
SDMMC_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e858  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  0800eaf0  0800eaf0  0001eaf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec5c  0800ec5c  000201cc  2**0
                  CONTENTS
  4 .ARM          00000000  0800ec5c  0800ec5c  000201cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ec5c  0800ec5c  000201cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec5c  0800ec5c  0001ec5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ec60  0800ec60  0001ec60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001cc  24000000  0800ec64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004a94  240001cc  0800ee30  000201cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24004c60  0800ee30  00024c60  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e0a2  00000000  00000000  000201fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005452  00000000  00000000  0004e29c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001638  00000000  00000000  000536f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001418  00000000  00000000  00054d28  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003bb28  00000000  00000000  00056140  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000186bc  00000000  00000000  00091c68  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00159612  00000000  00000000  000aa324  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00203936  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b0c  00000000  00000000  002039b4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240001cc 	.word	0x240001cc
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800ead8 	.word	0x0800ead8

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240001d0 	.word	0x240001d0
 80002d4:	0800ead8 	.word	0x0800ead8

080002d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d8:	b590      	push	{r4, r7, lr}
 80002da:	b089      	sub	sp, #36	; 0x24
 80002dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002de:	f000 fb75 	bl	80009cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002e2:	f000 f84b 	bl	800037c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e6:	f000 f92f 	bl	8000548 <MX_GPIO_Init>
  MX_SDMMC1_SD_Init();
 80002ea:	f000 f90b 	bl	8000504 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 80002ee:	f008 fc63 	bl	8008bb8 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 80002f2:	f00d fdf7 	bl	800dee4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */


  if(f_mount(&myFATAFS, SDPath, 1) == FR_OK){
 80002f6:	2201      	movs	r2, #1
 80002f8:	4919      	ldr	r1, [pc, #100]	; (8000360 <main+0x88>)
 80002fa:	481a      	ldr	r0, [pc, #104]	; (8000364 <main+0x8c>)
 80002fc:	f00d f948 	bl	800d590 <f_mount>
 8000300:	4603      	mov	r3, r0
 8000302:	2b00      	cmp	r3, #0
 8000304:	d122      	bne.n	800034c <main+0x74>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_0);
 8000306:	2101      	movs	r1, #1
 8000308:	4817      	ldr	r0, [pc, #92]	; (8000368 <main+0x90>)
 800030a:	f000 fef8 	bl	80010fe <HAL_GPIO_TogglePin>
	  char myPath[] = "ForAlban.txt\0";
 800030e:	4b17      	ldr	r3, [pc, #92]	; (800036c <main+0x94>)
 8000310:	f107 0410 	add.w	r4, r7, #16
 8000314:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000316:	c407      	stmia	r4!, {r0, r1, r2}
 8000318:	8023      	strh	r3, [r4, #0]
	  f_open(&myFILE, myPath, FA_WRITE | FA_CREATE_ALWAYS);
 800031a:	f107 0310 	add.w	r3, r7, #16
 800031e:	220a      	movs	r2, #10
 8000320:	4619      	mov	r1, r3
 8000322:	4813      	ldr	r0, [pc, #76]	; (8000370 <main+0x98>)
 8000324:	f00d f97a 	bl	800d61c <f_open>
	  char myData[] = "Hi_Alban";
 8000328:	4a12      	ldr	r2, [pc, #72]	; (8000374 <main+0x9c>)
 800032a:	1d3b      	adds	r3, r7, #4
 800032c:	ca07      	ldmia	r2, {r0, r1, r2}
 800032e:	c303      	stmia	r3!, {r0, r1}
 8000330:	701a      	strb	r2, [r3, #0]
	  f_write(&myFILE, myData, sizeof(myData), &testByte);
 8000332:	1d39      	adds	r1, r7, #4
 8000334:	4b10      	ldr	r3, [pc, #64]	; (8000378 <main+0xa0>)
 8000336:	2209      	movs	r2, #9
 8000338:	480d      	ldr	r0, [pc, #52]	; (8000370 <main+0x98>)
 800033a:	f00d fb3b 	bl	800d9b4 <f_write>
	  f_close(&myFILE);
 800033e:	480c      	ldr	r0, [pc, #48]	; (8000370 <main+0x98>)
 8000340:	f00d fd4a 	bl	800ddd8 <f_close>
	  HAL_Delay(3000);
 8000344:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000348:	f000 fbd2 	bl	8000af0 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800034c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000350:	4805      	ldr	r0, [pc, #20]	; (8000368 <main+0x90>)
 8000352:	f000 fed4 	bl	80010fe <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000356:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800035a:	f000 fbc9 	bl	8000af0 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800035e:	e7f5      	b.n	800034c <main+0x74>
 8000360:	2400231c 	.word	0x2400231c
 8000364:	240012dc 	.word	0x240012dc
 8000368:	58020400 	.word	0x58020400
 800036c:	0800eaf0 	.word	0x0800eaf0
 8000370:	2400022c 	.word	0x2400022c
 8000374:	0800eb00 	.word	0x0800eb00
 8000378:	24002310 	.word	0x24002310

0800037c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b0cc      	sub	sp, #304	; 0x130
 8000380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000382:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000386:	224c      	movs	r2, #76	; 0x4c
 8000388:	2100      	movs	r1, #0
 800038a:	4618      	mov	r0, r3
 800038c:	f00e fae2 	bl	800e954 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000390:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000394:	2220      	movs	r2, #32
 8000396:	2100      	movs	r1, #0
 8000398:	4618      	mov	r0, r3
 800039a:	f00e fadb 	bl	800e954 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800039e:	f107 0308 	add.w	r3, r7, #8
 80003a2:	4618      	mov	r0, r3
 80003a4:	23bc      	movs	r3, #188	; 0xbc
 80003a6:	461a      	mov	r2, r3
 80003a8:	2100      	movs	r1, #0
 80003aa:	f00e fad3 	bl	800e954 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80003ae:	2002      	movs	r0, #2
 80003b0:	f002 f8c8 	bl	8002544 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80003b4:	1d3b      	adds	r3, r7, #4
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	4b50      	ldr	r3, [pc, #320]	; (80004fc <SystemClock_Config+0x180>)
 80003bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003be:	4a4f      	ldr	r2, [pc, #316]	; (80004fc <SystemClock_Config+0x180>)
 80003c0:	f023 0301 	bic.w	r3, r3, #1
 80003c4:	62d3      	str	r3, [r2, #44]	; 0x2c
 80003c6:	4b4d      	ldr	r3, [pc, #308]	; (80004fc <SystemClock_Config+0x180>)
 80003c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003ca:	f003 0201 	and.w	r2, r3, #1
 80003ce:	1d3b      	adds	r3, r7, #4
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	4b4b      	ldr	r3, [pc, #300]	; (8000500 <SystemClock_Config+0x184>)
 80003d4:	699b      	ldr	r3, [r3, #24]
 80003d6:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80003da:	4a49      	ldr	r2, [pc, #292]	; (8000500 <SystemClock_Config+0x184>)
 80003dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003e0:	6193      	str	r3, [r2, #24]
 80003e2:	4b47      	ldr	r3, [pc, #284]	; (8000500 <SystemClock_Config+0x184>)
 80003e4:	699b      	ldr	r3, [r3, #24]
 80003e6:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 80003ea:	1d3b      	adds	r3, r7, #4
 80003ec:	601a      	str	r2, [r3, #0]
 80003ee:	1d3b      	adds	r3, r7, #4
 80003f0:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80003f2:	bf00      	nop
 80003f4:	4b42      	ldr	r3, [pc, #264]	; (8000500 <SystemClock_Config+0x184>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80003fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000400:	d1f8      	bne.n	80003f4 <SystemClock_Config+0x78>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8000402:	2323      	movs	r3, #35	; 0x23
 8000404:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000408:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800040c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000410:	2301      	movs	r3, #1
 8000412:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000416:	2340      	movs	r3, #64	; 0x40
 8000418:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800041c:	2301      	movs	r3, #1
 800041e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000422:	2302      	movs	r3, #2
 8000424:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000428:	2302      	movs	r3, #2
 800042a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800042e:	2301      	movs	r3, #1
 8000430:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 18;
 8000434:	2312      	movs	r3, #18
 8000436:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 800043a:	2302      	movs	r3, #2
 800043c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 75;
 8000440:	234b      	movs	r3, #75	; 0x4b
 8000442:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000446:	2302      	movs	r3, #2
 8000448:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 800044c:	230c      	movs	r3, #12
 800044e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000452:	2302      	movs	r3, #2
 8000454:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 6144;
 8000458:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800045c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000460:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000464:	4618      	mov	r0, r3
 8000466:	f002 f8b7 	bl	80025d8 <HAL_RCC_OscConfig>
 800046a:	4603      	mov	r3, r0
 800046c:	2b00      	cmp	r3, #0
 800046e:	d001      	beq.n	8000474 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8000470:	f000 f8fa 	bl	8000668 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000474:	233f      	movs	r3, #63	; 0x3f
 8000476:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800047a:	2300      	movs	r3, #0
 800047c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000480:	2300      	movs	r3, #0
 8000482:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000486:	2300      	movs	r3, #0
 8000488:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 800048c:	2300      	movs	r3, #0
 800048e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000492:	2300      	movs	r3, #0
 8000494:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000498:	2300      	movs	r3, #0
 800049a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800049e:	2300      	movs	r3, #0
 80004a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80004a4:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80004a8:	2100      	movs	r1, #0
 80004aa:	4618      	mov	r0, r3
 80004ac:	f002 fca4 	bl	8002df8 <HAL_RCC_ClockConfig>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <SystemClock_Config+0x13e>
  {
    Error_Handler();
 80004b6:	f000 f8d7 	bl	8000668 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC|RCC_PERIPHCLK_USB;
 80004ba:	f107 0308 	add.w	r3, r7, #8
 80004be:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 80004c2:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 80004c4:	f107 0308 	add.w	r3, r7, #8
 80004c8:	2200      	movs	r2, #0
 80004ca:	64da      	str	r2, [r3, #76]	; 0x4c
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80004cc:	f107 0308 	add.w	r3, r7, #8
 80004d0:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 80004d4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80004d8:	f107 0308 	add.w	r3, r7, #8
 80004dc:	4618      	mov	r0, r3
 80004de:	f002 ffe3 	bl	80034a8 <HAL_RCCEx_PeriphCLKConfig>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d001      	beq.n	80004ec <SystemClock_Config+0x170>
  {
    Error_Handler();
 80004e8:	f000 f8be 	bl	8000668 <Error_Handler>
  }
  /** Enable USB Voltage detector
  */
  HAL_PWREx_EnableUSBVoltageDetector();
 80004ec:	f002 f864 	bl	80025b8 <HAL_PWREx_EnableUSBVoltageDetector>
}
 80004f0:	bf00      	nop
 80004f2:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}
 80004fa:	bf00      	nop
 80004fc:	58000400 	.word	0x58000400
 8000500:	58024800 	.word	0x58024800

08000504 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000508:	4b0d      	ldr	r3, [pc, #52]	; (8000540 <MX_SDMMC1_SD_Init+0x3c>)
 800050a:	4a0e      	ldr	r2, [pc, #56]	; (8000544 <MX_SDMMC1_SD_Init+0x40>)
 800050c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800050e:	4b0c      	ldr	r3, [pc, #48]	; (8000540 <MX_SDMMC1_SD_Init+0x3c>)
 8000510:	2200      	movs	r2, #0
 8000512:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000514:	4b0a      	ldr	r3, [pc, #40]	; (8000540 <MX_SDMMC1_SD_Init+0x3c>)
 8000516:	2200      	movs	r2, #0
 8000518:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800051a:	4b09      	ldr	r3, [pc, #36]	; (8000540 <MX_SDMMC1_SD_Init+0x3c>)
 800051c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000520:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000522:	4b07      	ldr	r3, [pc, #28]	; (8000540 <MX_SDMMC1_SD_Init+0x3c>)
 8000524:	2200      	movs	r2, #0
 8000526:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8000528:	4b05      	ldr	r3, [pc, #20]	; (8000540 <MX_SDMMC1_SD_Init+0x3c>)
 800052a:	2200      	movs	r2, #0
 800052c:	615a      	str	r2, [r3, #20]
  hsd1.Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
 800052e:	4b04      	ldr	r3, [pc, #16]	; (8000540 <MX_SDMMC1_SD_Init+0x3c>)
 8000530:	2201      	movs	r2, #1
 8000532:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	2400125c 	.word	0x2400125c
 8000544:	52007000 	.word	0x52007000

08000548 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b08c      	sub	sp, #48	; 0x30
 800054c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800054e:	f107 031c 	add.w	r3, r7, #28
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
 8000556:	605a      	str	r2, [r3, #4]
 8000558:	609a      	str	r2, [r3, #8]
 800055a:	60da      	str	r2, [r3, #12]
 800055c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800055e:	4b3f      	ldr	r3, [pc, #252]	; (800065c <MX_GPIO_Init+0x114>)
 8000560:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000564:	4a3d      	ldr	r2, [pc, #244]	; (800065c <MX_GPIO_Init+0x114>)
 8000566:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800056a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800056e:	4b3b      	ldr	r3, [pc, #236]	; (800065c <MX_GPIO_Init+0x114>)
 8000570:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000578:	61bb      	str	r3, [r7, #24]
 800057a:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800057c:	4b37      	ldr	r3, [pc, #220]	; (800065c <MX_GPIO_Init+0x114>)
 800057e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000582:	4a36      	ldr	r2, [pc, #216]	; (800065c <MX_GPIO_Init+0x114>)
 8000584:	f043 0302 	orr.w	r3, r3, #2
 8000588:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800058c:	4b33      	ldr	r3, [pc, #204]	; (800065c <MX_GPIO_Init+0x114>)
 800058e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000592:	f003 0302 	and.w	r3, r3, #2
 8000596:	617b      	str	r3, [r7, #20]
 8000598:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800059a:	4b30      	ldr	r3, [pc, #192]	; (800065c <MX_GPIO_Init+0x114>)
 800059c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005a0:	4a2e      	ldr	r2, [pc, #184]	; (800065c <MX_GPIO_Init+0x114>)
 80005a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80005a6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005aa:	4b2c      	ldr	r3, [pc, #176]	; (800065c <MX_GPIO_Init+0x114>)
 80005ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80005b4:	613b      	str	r3, [r7, #16]
 80005b6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b8:	4b28      	ldr	r3, [pc, #160]	; (800065c <MX_GPIO_Init+0x114>)
 80005ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005be:	4a27      	ldr	r2, [pc, #156]	; (800065c <MX_GPIO_Init+0x114>)
 80005c0:	f043 0304 	orr.w	r3, r3, #4
 80005c4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005c8:	4b24      	ldr	r3, [pc, #144]	; (800065c <MX_GPIO_Init+0x114>)
 80005ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ce:	f003 0304 	and.w	r3, r3, #4
 80005d2:	60fb      	str	r3, [r7, #12]
 80005d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d6:	4b21      	ldr	r3, [pc, #132]	; (800065c <MX_GPIO_Init+0x114>)
 80005d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005dc:	4a1f      	ldr	r2, [pc, #124]	; (800065c <MX_GPIO_Init+0x114>)
 80005de:	f043 0301 	orr.w	r3, r3, #1
 80005e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005e6:	4b1d      	ldr	r3, [pc, #116]	; (800065c <MX_GPIO_Init+0x114>)
 80005e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ec:	f003 0301 	and.w	r3, r3, #1
 80005f0:	60bb      	str	r3, [r7, #8]
 80005f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005f4:	4b19      	ldr	r3, [pc, #100]	; (800065c <MX_GPIO_Init+0x114>)
 80005f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005fa:	4a18      	ldr	r2, [pc, #96]	; (800065c <MX_GPIO_Init+0x114>)
 80005fc:	f043 0308 	orr.w	r3, r3, #8
 8000600:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000604:	4b15      	ldr	r3, [pc, #84]	; (800065c <MX_GPIO_Init+0x114>)
 8000606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800060a:	f003 0308 	and.w	r3, r3, #8
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14, GPIO_PIN_RESET);
 8000612:	2200      	movs	r2, #0
 8000614:	f244 0101 	movw	r1, #16385	; 0x4001
 8000618:	4811      	ldr	r0, [pc, #68]	; (8000660 <MX_GPIO_Init+0x118>)
 800061a:	f000 fd57 	bl	80010cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14;
 800061e:	f244 0301 	movw	r3, #16385	; 0x4001
 8000622:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000624:	2301      	movs	r3, #1
 8000626:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	2300      	movs	r3, #0
 800062a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800062c:	2300      	movs	r3, #0
 800062e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000630:	f107 031c 	add.w	r3, r7, #28
 8000634:	4619      	mov	r1, r3
 8000636:	480a      	ldr	r0, [pc, #40]	; (8000660 <MX_GPIO_Init+0x118>)
 8000638:	f000 fb98 	bl	8000d6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PG2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800063c:	2304      	movs	r3, #4
 800063e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000640:	2300      	movs	r3, #0
 8000642:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000644:	2300      	movs	r3, #0
 8000646:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000648:	f107 031c 	add.w	r3, r7, #28
 800064c:	4619      	mov	r1, r3
 800064e:	4805      	ldr	r0, [pc, #20]	; (8000664 <MX_GPIO_Init+0x11c>)
 8000650:	f000 fb8c 	bl	8000d6c <HAL_GPIO_Init>

}
 8000654:	bf00      	nop
 8000656:	3730      	adds	r7, #48	; 0x30
 8000658:	46bd      	mov	sp, r7
 800065a:	bd80      	pop	{r7, pc}
 800065c:	58024400 	.word	0x58024400
 8000660:	58020400 	.word	0x58020400
 8000664:	58021800 	.word	0x58021800

08000668 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800066c:	bf00      	nop
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
	...

08000678 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000678:	b480      	push	{r7}
 800067a:	b083      	sub	sp, #12
 800067c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800067e:	4b0a      	ldr	r3, [pc, #40]	; (80006a8 <HAL_MspInit+0x30>)
 8000680:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000684:	4a08      	ldr	r2, [pc, #32]	; (80006a8 <HAL_MspInit+0x30>)
 8000686:	f043 0302 	orr.w	r3, r3, #2
 800068a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800068e:	4b06      	ldr	r3, [pc, #24]	; (80006a8 <HAL_MspInit+0x30>)
 8000690:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000694:	f003 0302 	and.w	r3, r3, #2
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800069c:	bf00      	nop
 800069e:	370c      	adds	r7, #12
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	58024400 	.word	0x58024400

080006ac <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b08a      	sub	sp, #40	; 0x28
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b4:	f107 0314 	add.w	r3, r7, #20
 80006b8:	2200      	movs	r2, #0
 80006ba:	601a      	str	r2, [r3, #0]
 80006bc:	605a      	str	r2, [r3, #4]
 80006be:	609a      	str	r2, [r3, #8]
 80006c0:	60da      	str	r2, [r3, #12]
 80006c2:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a2a      	ldr	r2, [pc, #168]	; (8000774 <HAL_SD_MspInit+0xc8>)
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d14d      	bne.n	800076a <HAL_SD_MspInit+0xbe>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80006ce:	4b2a      	ldr	r3, [pc, #168]	; (8000778 <HAL_SD_MspInit+0xcc>)
 80006d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80006d4:	4a28      	ldr	r2, [pc, #160]	; (8000778 <HAL_SD_MspInit+0xcc>)
 80006d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006da:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 80006de:	4b26      	ldr	r3, [pc, #152]	; (8000778 <HAL_SD_MspInit+0xcc>)
 80006e0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80006e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006e8:	613b      	str	r3, [r7, #16]
 80006ea:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ec:	4b22      	ldr	r3, [pc, #136]	; (8000778 <HAL_SD_MspInit+0xcc>)
 80006ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80006f2:	4a21      	ldr	r2, [pc, #132]	; (8000778 <HAL_SD_MspInit+0xcc>)
 80006f4:	f043 0304 	orr.w	r3, r3, #4
 80006f8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80006fc:	4b1e      	ldr	r3, [pc, #120]	; (8000778 <HAL_SD_MspInit+0xcc>)
 80006fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000702:	f003 0304 	and.w	r3, r3, #4
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800070a:	4b1b      	ldr	r3, [pc, #108]	; (8000778 <HAL_SD_MspInit+0xcc>)
 800070c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000710:	4a19      	ldr	r2, [pc, #100]	; (8000778 <HAL_SD_MspInit+0xcc>)
 8000712:	f043 0308 	orr.w	r3, r3, #8
 8000716:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800071a:	4b17      	ldr	r3, [pc, #92]	; (8000778 <HAL_SD_MspInit+0xcc>)
 800071c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000720:	f003 0308 	and.w	r3, r3, #8
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000728:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800072c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800072e:	2302      	movs	r3, #2
 8000730:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000736:	2303      	movs	r3, #3
 8000738:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800073a:	230c      	movs	r3, #12
 800073c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800073e:	f107 0314 	add.w	r3, r7, #20
 8000742:	4619      	mov	r1, r3
 8000744:	480d      	ldr	r0, [pc, #52]	; (800077c <HAL_SD_MspInit+0xd0>)
 8000746:	f000 fb11 	bl	8000d6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800074a:	2304      	movs	r3, #4
 800074c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800074e:	2302      	movs	r3, #2
 8000750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000752:	2300      	movs	r3, #0
 8000754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000756:	2303      	movs	r3, #3
 8000758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 800075a:	230c      	movs	r3, #12
 800075c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800075e:	f107 0314 	add.w	r3, r7, #20
 8000762:	4619      	mov	r1, r3
 8000764:	4806      	ldr	r0, [pc, #24]	; (8000780 <HAL_SD_MspInit+0xd4>)
 8000766:	f000 fb01 	bl	8000d6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 800076a:	bf00      	nop
 800076c:	3728      	adds	r7, #40	; 0x28
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	52007000 	.word	0x52007000
 8000778:	58024400 	.word	0x58024400
 800077c:	58020800 	.word	0x58020800
 8000780:	58020c00 	.word	0x58020c00

08000784 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	46bd      	mov	sp, r7
 800078c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000790:	4770      	bx	lr

08000792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000792:	b480      	push	{r7}
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000796:	e7fe      	b.n	8000796 <HardFault_Handler+0x4>

08000798 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800079c:	e7fe      	b.n	800079c <MemManage_Handler+0x4>

0800079e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800079e:	b480      	push	{r7}
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007a2:	e7fe      	b.n	80007a2 <BusFault_Handler+0x4>

080007a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007a8:	e7fe      	b.n	80007a8 <UsageFault_Handler+0x4>

080007aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr

080007b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007bc:	bf00      	nop
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr

080007c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007c6:	b480      	push	{r7}
 80007c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ca:	bf00      	nop
 80007cc:	46bd      	mov	sp, r7
 80007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d2:	4770      	bx	lr

080007d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007d8:	f000 f96a 	bl	8000ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007dc:	bf00      	nop
 80007de:	bd80      	pop	{r7, pc}

080007e0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80007e4:	4802      	ldr	r0, [pc, #8]	; (80007f0 <OTG_FS_IRQHandler+0x10>)
 80007e6:	f000 fdfc 	bl	80013e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80007ea:	bf00      	nop
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	24004854 	.word	0x24004854

080007f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007fc:	4a14      	ldr	r2, [pc, #80]	; (8000850 <_sbrk+0x5c>)
 80007fe:	4b15      	ldr	r3, [pc, #84]	; (8000854 <_sbrk+0x60>)
 8000800:	1ad3      	subs	r3, r2, r3
 8000802:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000804:	697b      	ldr	r3, [r7, #20]
 8000806:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000808:	4b13      	ldr	r3, [pc, #76]	; (8000858 <_sbrk+0x64>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d102      	bne.n	8000816 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000810:	4b11      	ldr	r3, [pc, #68]	; (8000858 <_sbrk+0x64>)
 8000812:	4a12      	ldr	r2, [pc, #72]	; (800085c <_sbrk+0x68>)
 8000814:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000816:	4b10      	ldr	r3, [pc, #64]	; (8000858 <_sbrk+0x64>)
 8000818:	681a      	ldr	r2, [r3, #0]
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	4413      	add	r3, r2
 800081e:	693a      	ldr	r2, [r7, #16]
 8000820:	429a      	cmp	r2, r3
 8000822:	d207      	bcs.n	8000834 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000824:	f00e f85c 	bl	800e8e0 <__errno>
 8000828:	4602      	mov	r2, r0
 800082a:	230c      	movs	r3, #12
 800082c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800082e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000832:	e009      	b.n	8000848 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000834:	4b08      	ldr	r3, [pc, #32]	; (8000858 <_sbrk+0x64>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800083a:	4b07      	ldr	r3, [pc, #28]	; (8000858 <_sbrk+0x64>)
 800083c:	681a      	ldr	r2, [r3, #0]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4413      	add	r3, r2
 8000842:	4a05      	ldr	r2, [pc, #20]	; (8000858 <_sbrk+0x64>)
 8000844:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000846:	68fb      	ldr	r3, [r7, #12]
}
 8000848:	4618      	mov	r0, r3
 800084a:	3718      	adds	r7, #24
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	24080000 	.word	0x24080000
 8000854:	00000400 	.word	0x00000400
 8000858:	240001e8 	.word	0x240001e8
 800085c:	24004c60 	.word	0x24004c60

08000860 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000864:	4b39      	ldr	r3, [pc, #228]	; (800094c <SystemInit+0xec>)
 8000866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800086a:	4a38      	ldr	r2, [pc, #224]	; (800094c <SystemInit+0xec>)
 800086c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000870:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000874:	4b36      	ldr	r3, [pc, #216]	; (8000950 <SystemInit+0xf0>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	f003 030f 	and.w	r3, r3, #15
 800087c:	2b06      	cmp	r3, #6
 800087e:	d807      	bhi.n	8000890 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000880:	4b33      	ldr	r3, [pc, #204]	; (8000950 <SystemInit+0xf0>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f023 030f 	bic.w	r3, r3, #15
 8000888:	4a31      	ldr	r2, [pc, #196]	; (8000950 <SystemInit+0xf0>)
 800088a:	f043 0307 	orr.w	r3, r3, #7
 800088e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000890:	4b30      	ldr	r3, [pc, #192]	; (8000954 <SystemInit+0xf4>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a2f      	ldr	r2, [pc, #188]	; (8000954 <SystemInit+0xf4>)
 8000896:	f043 0301 	orr.w	r3, r3, #1
 800089a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800089c:	4b2d      	ldr	r3, [pc, #180]	; (8000954 <SystemInit+0xf4>)
 800089e:	2200      	movs	r2, #0
 80008a0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80008a2:	4b2c      	ldr	r3, [pc, #176]	; (8000954 <SystemInit+0xf4>)
 80008a4:	681a      	ldr	r2, [r3, #0]
 80008a6:	492b      	ldr	r1, [pc, #172]	; (8000954 <SystemInit+0xf4>)
 80008a8:	4b2b      	ldr	r3, [pc, #172]	; (8000958 <SystemInit+0xf8>)
 80008aa:	4013      	ands	r3, r2
 80008ac:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80008ae:	4b28      	ldr	r3, [pc, #160]	; (8000950 <SystemInit+0xf0>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f003 030f 	and.w	r3, r3, #15
 80008b6:	2b07      	cmp	r3, #7
 80008b8:	d907      	bls.n	80008ca <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80008ba:	4b25      	ldr	r3, [pc, #148]	; (8000950 <SystemInit+0xf0>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	f023 030f 	bic.w	r3, r3, #15
 80008c2:	4a23      	ldr	r2, [pc, #140]	; (8000950 <SystemInit+0xf0>)
 80008c4:	f043 0307 	orr.w	r3, r3, #7
 80008c8:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80008ca:	4b22      	ldr	r3, [pc, #136]	; (8000954 <SystemInit+0xf4>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80008d0:	4b20      	ldr	r3, [pc, #128]	; (8000954 <SystemInit+0xf4>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80008d6:	4b1f      	ldr	r3, [pc, #124]	; (8000954 <SystemInit+0xf4>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80008dc:	4b1d      	ldr	r3, [pc, #116]	; (8000954 <SystemInit+0xf4>)
 80008de:	4a1f      	ldr	r2, [pc, #124]	; (800095c <SystemInit+0xfc>)
 80008e0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80008e2:	4b1c      	ldr	r3, [pc, #112]	; (8000954 <SystemInit+0xf4>)
 80008e4:	4a1e      	ldr	r2, [pc, #120]	; (8000960 <SystemInit+0x100>)
 80008e6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80008e8:	4b1a      	ldr	r3, [pc, #104]	; (8000954 <SystemInit+0xf4>)
 80008ea:	4a1e      	ldr	r2, [pc, #120]	; (8000964 <SystemInit+0x104>)
 80008ec:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80008ee:	4b19      	ldr	r3, [pc, #100]	; (8000954 <SystemInit+0xf4>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80008f4:	4b17      	ldr	r3, [pc, #92]	; (8000954 <SystemInit+0xf4>)
 80008f6:	4a1b      	ldr	r2, [pc, #108]	; (8000964 <SystemInit+0x104>)
 80008f8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80008fa:	4b16      	ldr	r3, [pc, #88]	; (8000954 <SystemInit+0xf4>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000900:	4b14      	ldr	r3, [pc, #80]	; (8000954 <SystemInit+0xf4>)
 8000902:	4a18      	ldr	r2, [pc, #96]	; (8000964 <SystemInit+0x104>)
 8000904:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000906:	4b13      	ldr	r3, [pc, #76]	; (8000954 <SystemInit+0xf4>)
 8000908:	2200      	movs	r2, #0
 800090a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800090c:	4b11      	ldr	r3, [pc, #68]	; (8000954 <SystemInit+0xf4>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a10      	ldr	r2, [pc, #64]	; (8000954 <SystemInit+0xf4>)
 8000912:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000916:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000918:	4b0e      	ldr	r3, [pc, #56]	; (8000954 <SystemInit+0xf4>)
 800091a:	2200      	movs	r2, #0
 800091c:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800091e:	4b12      	ldr	r3, [pc, #72]	; (8000968 <SystemInit+0x108>)
 8000920:	681a      	ldr	r2, [r3, #0]
 8000922:	4b12      	ldr	r3, [pc, #72]	; (800096c <SystemInit+0x10c>)
 8000924:	4013      	ands	r3, r2
 8000926:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800092a:	d202      	bcs.n	8000932 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800092c:	4b10      	ldr	r3, [pc, #64]	; (8000970 <SystemInit+0x110>)
 800092e:	2201      	movs	r2, #1
 8000930:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000932:	4b10      	ldr	r3, [pc, #64]	; (8000974 <SystemInit+0x114>)
 8000934:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000938:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800093a:	4b04      	ldr	r3, [pc, #16]	; (800094c <SystemInit+0xec>)
 800093c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000940:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 8000942:	bf00      	nop
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	e000ed00 	.word	0xe000ed00
 8000950:	52002000 	.word	0x52002000
 8000954:	58024400 	.word	0x58024400
 8000958:	eaf6ed7f 	.word	0xeaf6ed7f
 800095c:	02020200 	.word	0x02020200
 8000960:	01ff0000 	.word	0x01ff0000
 8000964:	01010280 	.word	0x01010280
 8000968:	5c001000 	.word	0x5c001000
 800096c:	ffff0000 	.word	0xffff0000
 8000970:	51008108 	.word	0x51008108
 8000974:	52004000 	.word	0x52004000

08000978 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000978:	f8df d034 	ldr.w	sp, [pc, #52]	; 80009b0 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800097c:	f7ff ff70 	bl	8000860 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000980:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000982:	e003      	b.n	800098c <LoopCopyDataInit>

08000984 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000984:	4b0b      	ldr	r3, [pc, #44]	; (80009b4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8000986:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000988:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800098a:	3104      	adds	r1, #4

0800098c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800098c:	480a      	ldr	r0, [pc, #40]	; (80009b8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800098e:	4b0b      	ldr	r3, [pc, #44]	; (80009bc <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8000990:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000992:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000994:	d3f6      	bcc.n	8000984 <CopyDataInit>
  ldr  r2, =_sbss
 8000996:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8000998:	e002      	b.n	80009a0 <LoopFillZerobss>

0800099a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800099a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800099c:	f842 3b04 	str.w	r3, [r2], #4

080009a0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80009a0:	4b08      	ldr	r3, [pc, #32]	; (80009c4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80009a2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80009a4:	d3f9      	bcc.n	800099a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009a6:	f00d ffa1 	bl	800e8ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009aa:	f7ff fc95 	bl	80002d8 <main>
  bx  lr    
 80009ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80009b0:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 80009b4:	0800ec64 	.word	0x0800ec64
  ldr  r0, =_sdata
 80009b8:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 80009bc:	240001cc 	.word	0x240001cc
  ldr  r2, =_sbss
 80009c0:	240001cc 	.word	0x240001cc
  ldr  r3, = _ebss
 80009c4:	24004c60 	.word	0x24004c60

080009c8 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009c8:	e7fe      	b.n	80009c8 <ADC3_IRQHandler>
	...

080009cc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009d2:	2003      	movs	r0, #3
 80009d4:	f000 f98a 	bl	8000cec <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80009d8:	f002 fbc4 	bl	8003164 <HAL_RCC_GetSysClockFreq>
 80009dc:	4601      	mov	r1, r0
 80009de:	4b15      	ldr	r3, [pc, #84]	; (8000a34 <HAL_Init+0x68>)
 80009e0:	699b      	ldr	r3, [r3, #24]
 80009e2:	0a1b      	lsrs	r3, r3, #8
 80009e4:	f003 030f 	and.w	r3, r3, #15
 80009e8:	4a13      	ldr	r2, [pc, #76]	; (8000a38 <HAL_Init+0x6c>)
 80009ea:	5cd3      	ldrb	r3, [r2, r3]
 80009ec:	f003 031f 	and.w	r3, r3, #31
 80009f0:	fa21 f303 	lsr.w	r3, r1, r3
 80009f4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80009f6:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <HAL_Init+0x68>)
 80009f8:	699b      	ldr	r3, [r3, #24]
 80009fa:	f003 030f 	and.w	r3, r3, #15
 80009fe:	4a0e      	ldr	r2, [pc, #56]	; (8000a38 <HAL_Init+0x6c>)
 8000a00:	5cd3      	ldrb	r3, [r2, r3]
 8000a02:	f003 031f 	and.w	r3, r3, #31
 8000a06:	687a      	ldr	r2, [r7, #4]
 8000a08:	fa22 f303 	lsr.w	r3, r2, r3
 8000a0c:	4a0b      	ldr	r2, [pc, #44]	; (8000a3c <HAL_Init+0x70>)
 8000a0e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000a10:	4a0b      	ldr	r2, [pc, #44]	; (8000a40 <HAL_Init+0x74>)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a16:	2000      	movs	r0, #0
 8000a18:	f000 f814 	bl	8000a44 <HAL_InitTick>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d001      	beq.n	8000a26 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000a22:	2301      	movs	r3, #1
 8000a24:	e002      	b.n	8000a2c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000a26:	f7ff fe27 	bl	8000678 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a2a:	2300      	movs	r3, #0
}
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	58024400 	.word	0x58024400
 8000a38:	0800eb94 	.word	0x0800eb94
 8000a3c:	24000004 	.word	0x24000004
 8000a40:	24000000 	.word	0x24000000

08000a44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000a4c:	4b15      	ldr	r3, [pc, #84]	; (8000aa4 <HAL_InitTick+0x60>)
 8000a4e:	781b      	ldrb	r3, [r3, #0]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d101      	bne.n	8000a58 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000a54:	2301      	movs	r3, #1
 8000a56:	e021      	b.n	8000a9c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000a58:	4b13      	ldr	r3, [pc, #76]	; (8000aa8 <HAL_InitTick+0x64>)
 8000a5a:	681a      	ldr	r2, [r3, #0]
 8000a5c:	4b11      	ldr	r3, [pc, #68]	; (8000aa4 <HAL_InitTick+0x60>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	4619      	mov	r1, r3
 8000a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f000 f96f 	bl	8000d52 <HAL_SYSTICK_Config>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e00e      	b.n	8000a9c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	2b0f      	cmp	r3, #15
 8000a82:	d80a      	bhi.n	8000a9a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a84:	2200      	movs	r2, #0
 8000a86:	6879      	ldr	r1, [r7, #4]
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000a8c:	f000 f939 	bl	8000d02 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a90:	4a06      	ldr	r2, [pc, #24]	; (8000aac <HAL_InitTick+0x68>)
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a96:	2300      	movs	r3, #0
 8000a98:	e000      	b.n	8000a9c <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000a9a:	2301      	movs	r3, #1
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3708      	adds	r7, #8
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	bd80      	pop	{r7, pc}
 8000aa4:	2400000c 	.word	0x2400000c
 8000aa8:	24000000 	.word	0x24000000
 8000aac:	24000008 	.word	0x24000008

08000ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ab4:	4b06      	ldr	r3, [pc, #24]	; (8000ad0 <HAL_IncTick+0x20>)
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	461a      	mov	r2, r3
 8000aba:	4b06      	ldr	r3, [pc, #24]	; (8000ad4 <HAL_IncTick+0x24>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	4413      	add	r3, r2
 8000ac0:	4a04      	ldr	r2, [pc, #16]	; (8000ad4 <HAL_IncTick+0x24>)
 8000ac2:	6013      	str	r3, [r2, #0]
}
 8000ac4:	bf00      	nop
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	2400000c 	.word	0x2400000c
 8000ad4:	24002314 	.word	0x24002314

08000ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0
  return uwTick;
 8000adc:	4b03      	ldr	r3, [pc, #12]	; (8000aec <HAL_GetTick+0x14>)
 8000ade:	681b      	ldr	r3, [r3, #0]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	24002314 	.word	0x24002314

08000af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000af8:	f7ff ffee 	bl	8000ad8 <HAL_GetTick>
 8000afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b08:	d005      	beq.n	8000b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b0a:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <HAL_Delay+0x40>)
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	461a      	mov	r2, r3
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	4413      	add	r3, r2
 8000b14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b16:	bf00      	nop
 8000b18:	f7ff ffde 	bl	8000ad8 <HAL_GetTick>
 8000b1c:	4602      	mov	r2, r0
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	68fa      	ldr	r2, [r7, #12]
 8000b24:	429a      	cmp	r2, r3
 8000b26:	d8f7      	bhi.n	8000b18 <HAL_Delay+0x28>
  {
  }
}
 8000b28:	bf00      	nop
 8000b2a:	3710      	adds	r7, #16
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	2400000c 	.word	0x2400000c

08000b34 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000b38:	4b03      	ldr	r3, [pc, #12]	; (8000b48 <HAL_GetREVID+0x14>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	0c1b      	lsrs	r3, r3, #16
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	46bd      	mov	sp, r7
 8000b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b46:	4770      	bx	lr
 8000b48:	5c001000 	.word	0x5c001000

08000b4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f003 0307 	and.w	r3, r3, #7
 8000b5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <__NVIC_SetPriorityGrouping+0x40>)
 8000b5e:	68db      	ldr	r3, [r3, #12]
 8000b60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b62:	68ba      	ldr	r2, [r7, #8]
 8000b64:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b68:	4013      	ands	r3, r2
 8000b6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000b74:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <__NVIC_SetPriorityGrouping+0x44>)
 8000b76:	4313      	orrs	r3, r2
 8000b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b7a:	4a04      	ldr	r2, [pc, #16]	; (8000b8c <__NVIC_SetPriorityGrouping+0x40>)
 8000b7c:	68bb      	ldr	r3, [r7, #8]
 8000b7e:	60d3      	str	r3, [r2, #12]
}
 8000b80:	bf00      	nop
 8000b82:	3714      	adds	r7, #20
 8000b84:	46bd      	mov	sp, r7
 8000b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8a:	4770      	bx	lr
 8000b8c:	e000ed00 	.word	0xe000ed00
 8000b90:	05fa0000 	.word	0x05fa0000

08000b94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b98:	4b04      	ldr	r3, [pc, #16]	; (8000bac <__NVIC_GetPriorityGrouping+0x18>)
 8000b9a:	68db      	ldr	r3, [r3, #12]
 8000b9c:	0a1b      	lsrs	r3, r3, #8
 8000b9e:	f003 0307 	and.w	r3, r3, #7
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000bba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	db0b      	blt.n	8000bda <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	f003 021f 	and.w	r2, r3, #31
 8000bc8:	4907      	ldr	r1, [pc, #28]	; (8000be8 <__NVIC_EnableIRQ+0x38>)
 8000bca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bce:	095b      	lsrs	r3, r3, #5
 8000bd0:	2001      	movs	r0, #1
 8000bd2:	fa00 f202 	lsl.w	r2, r0, r2
 8000bd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bda:	bf00      	nop
 8000bdc:	370c      	adds	r7, #12
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	e000e100 	.word	0xe000e100

08000bec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	6039      	str	r1, [r7, #0]
 8000bf6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000bf8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	db0a      	blt.n	8000c16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	b2da      	uxtb	r2, r3
 8000c04:	490c      	ldr	r1, [pc, #48]	; (8000c38 <__NVIC_SetPriority+0x4c>)
 8000c06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c0a:	0112      	lsls	r2, r2, #4
 8000c0c:	b2d2      	uxtb	r2, r2
 8000c0e:	440b      	add	r3, r1
 8000c10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c14:	e00a      	b.n	8000c2c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	b2da      	uxtb	r2, r3
 8000c1a:	4908      	ldr	r1, [pc, #32]	; (8000c3c <__NVIC_SetPriority+0x50>)
 8000c1c:	88fb      	ldrh	r3, [r7, #6]
 8000c1e:	f003 030f 	and.w	r3, r3, #15
 8000c22:	3b04      	subs	r3, #4
 8000c24:	0112      	lsls	r2, r2, #4
 8000c26:	b2d2      	uxtb	r2, r2
 8000c28:	440b      	add	r3, r1
 8000c2a:	761a      	strb	r2, [r3, #24]
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c36:	4770      	bx	lr
 8000c38:	e000e100 	.word	0xe000e100
 8000c3c:	e000ed00 	.word	0xe000ed00

08000c40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b089      	sub	sp, #36	; 0x24
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	60f8      	str	r0, [r7, #12]
 8000c48:	60b9      	str	r1, [r7, #8]
 8000c4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f003 0307 	and.w	r3, r3, #7
 8000c52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c54:	69fb      	ldr	r3, [r7, #28]
 8000c56:	f1c3 0307 	rsb	r3, r3, #7
 8000c5a:	2b04      	cmp	r3, #4
 8000c5c:	bf28      	it	cs
 8000c5e:	2304      	movcs	r3, #4
 8000c60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c62:	69fb      	ldr	r3, [r7, #28]
 8000c64:	3304      	adds	r3, #4
 8000c66:	2b06      	cmp	r3, #6
 8000c68:	d902      	bls.n	8000c70 <NVIC_EncodePriority+0x30>
 8000c6a:	69fb      	ldr	r3, [r7, #28]
 8000c6c:	3b03      	subs	r3, #3
 8000c6e:	e000      	b.n	8000c72 <NVIC_EncodePriority+0x32>
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000c78:	69bb      	ldr	r3, [r7, #24]
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	43da      	mvns	r2, r3
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	401a      	ands	r2, r3
 8000c84:	697b      	ldr	r3, [r7, #20]
 8000c86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c88:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000c8c:	697b      	ldr	r3, [r7, #20]
 8000c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c92:	43d9      	mvns	r1, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c98:	4313      	orrs	r3, r2
         );
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	3724      	adds	r7, #36	; 0x24
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
	...

08000ca8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cb8:	d301      	bcc.n	8000cbe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cba:	2301      	movs	r3, #1
 8000cbc:	e00f      	b.n	8000cde <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cbe:	4a0a      	ldr	r2, [pc, #40]	; (8000ce8 <SysTick_Config+0x40>)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	3b01      	subs	r3, #1
 8000cc4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cc6:	210f      	movs	r1, #15
 8000cc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ccc:	f7ff ff8e 	bl	8000bec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cd0:	4b05      	ldr	r3, [pc, #20]	; (8000ce8 <SysTick_Config+0x40>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cd6:	4b04      	ldr	r3, [pc, #16]	; (8000ce8 <SysTick_Config+0x40>)
 8000cd8:	2207      	movs	r2, #7
 8000cda:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cdc:	2300      	movs	r3, #0
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	e000e010 	.word	0xe000e010

08000cec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cf4:	6878      	ldr	r0, [r7, #4]
 8000cf6:	f7ff ff29 	bl	8000b4c <__NVIC_SetPriorityGrouping>
}
 8000cfa:	bf00      	nop
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b086      	sub	sp, #24
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	4603      	mov	r3, r0
 8000d0a:	60b9      	str	r1, [r7, #8]
 8000d0c:	607a      	str	r2, [r7, #4]
 8000d0e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000d10:	f7ff ff40 	bl	8000b94 <__NVIC_GetPriorityGrouping>
 8000d14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d16:	687a      	ldr	r2, [r7, #4]
 8000d18:	68b9      	ldr	r1, [r7, #8]
 8000d1a:	6978      	ldr	r0, [r7, #20]
 8000d1c:	f7ff ff90 	bl	8000c40 <NVIC_EncodePriority>
 8000d20:	4602      	mov	r2, r0
 8000d22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d26:	4611      	mov	r1, r2
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff ff5f 	bl	8000bec <__NVIC_SetPriority>
}
 8000d2e:	bf00      	nop
 8000d30:	3718      	adds	r7, #24
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b082      	sub	sp, #8
 8000d3a:	af00      	add	r7, sp, #0
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff ff33 	bl	8000bb0 <__NVIC_EnableIRQ>
}
 8000d4a:	bf00      	nop
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}

08000d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d52:	b580      	push	{r7, lr}
 8000d54:	b082      	sub	sp, #8
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f7ff ffa4 	bl	8000ca8 <SysTick_Config>
 8000d60:	4603      	mov	r3, r0
}
 8000d62:	4618      	mov	r0, r3
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}
	...

08000d6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b089      	sub	sp, #36	; 0x24
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000d7a:	4b89      	ldr	r3, [pc, #548]	; (8000fa0 <HAL_GPIO_Init+0x234>)
 8000d7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000d7e:	e194      	b.n	80010aa <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	2101      	movs	r1, #1
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	f000 8186 	beq.w	80010a4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d00b      	beq.n	8000db8 <HAL_GPIO_Init+0x4c>
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d007      	beq.n	8000db8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dac:	2b11      	cmp	r3, #17
 8000dae:	d003      	beq.n	8000db8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	2b12      	cmp	r3, #18
 8000db6:	d130      	bne.n	8000e1a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000dbe:	69fb      	ldr	r3, [r7, #28]
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	2203      	movs	r2, #3
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	69ba      	ldr	r2, [r7, #24]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	68da      	ldr	r2, [r3, #12]
 8000dd4:	69fb      	ldr	r3, [r7, #28]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	69ba      	ldr	r2, [r7, #24]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	69ba      	ldr	r2, [r7, #24]
 8000de6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000dee:	2201      	movs	r2, #1
 8000df0:	69fb      	ldr	r3, [r7, #28]
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	69ba      	ldr	r2, [r7, #24]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	091b      	lsrs	r3, r3, #4
 8000e04:	f003 0201 	and.w	r2, r3, #1
 8000e08:	69fb      	ldr	r3, [r7, #28]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	69ba      	ldr	r2, [r7, #24]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000e20:	69fb      	ldr	r3, [r7, #28]
 8000e22:	005b      	lsls	r3, r3, #1
 8000e24:	2203      	movs	r2, #3
 8000e26:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2a:	43db      	mvns	r3, r3
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	689a      	ldr	r2, [r3, #8]
 8000e36:	69fb      	ldr	r3, [r7, #28]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	69ba      	ldr	r2, [r7, #24]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	69ba      	ldr	r2, [r7, #24]
 8000e48:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d003      	beq.n	8000e5a <HAL_GPIO_Init+0xee>
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	685b      	ldr	r3, [r3, #4]
 8000e56:	2b12      	cmp	r3, #18
 8000e58:	d123      	bne.n	8000ea2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	08da      	lsrs	r2, r3, #3
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	3208      	adds	r2, #8
 8000e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e66:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000e68:	69fb      	ldr	r3, [r7, #28]
 8000e6a:	f003 0307 	and.w	r3, r3, #7
 8000e6e:	009b      	lsls	r3, r3, #2
 8000e70:	220f      	movs	r2, #15
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43db      	mvns	r3, r3
 8000e78:	69ba      	ldr	r2, [r7, #24]
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	691a      	ldr	r2, [r3, #16]
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	f003 0307 	and.w	r3, r3, #7
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8e:	69ba      	ldr	r2, [r7, #24]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000e94:	69fb      	ldr	r3, [r7, #28]
 8000e96:	08da      	lsrs	r2, r3, #3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	3208      	adds	r2, #8
 8000e9c:	69b9      	ldr	r1, [r7, #24]
 8000e9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	2203      	movs	r2, #3
 8000eae:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb2:	43db      	mvns	r3, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4013      	ands	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f003 0203 	and.w	r2, r3, #3
 8000ec2:	69fb      	ldr	r3, [r7, #28]
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	69ba      	ldr	r2, [r7, #24]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	69ba      	ldr	r2, [r7, #24]
 8000ed4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f000 80e0 	beq.w	80010a4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ee4:	4b2f      	ldr	r3, [pc, #188]	; (8000fa4 <HAL_GPIO_Init+0x238>)
 8000ee6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000eea:	4a2e      	ldr	r2, [pc, #184]	; (8000fa4 <HAL_GPIO_Init+0x238>)
 8000eec:	f043 0302 	orr.w	r3, r3, #2
 8000ef0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000ef4:	4b2b      	ldr	r3, [pc, #172]	; (8000fa4 <HAL_GPIO_Init+0x238>)
 8000ef6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000efa:	f003 0302 	and.w	r3, r3, #2
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f02:	4a29      	ldr	r2, [pc, #164]	; (8000fa8 <HAL_GPIO_Init+0x23c>)
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	089b      	lsrs	r3, r3, #2
 8000f08:	3302      	adds	r3, #2
 8000f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	f003 0303 	and.w	r3, r3, #3
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	220f      	movs	r2, #15
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	4013      	ands	r3, r2
 8000f24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4a20      	ldr	r2, [pc, #128]	; (8000fac <HAL_GPIO_Init+0x240>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d052      	beq.n	8000fd4 <HAL_GPIO_Init+0x268>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a1f      	ldr	r2, [pc, #124]	; (8000fb0 <HAL_GPIO_Init+0x244>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d031      	beq.n	8000f9a <HAL_GPIO_Init+0x22e>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a1e      	ldr	r2, [pc, #120]	; (8000fb4 <HAL_GPIO_Init+0x248>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d02b      	beq.n	8000f96 <HAL_GPIO_Init+0x22a>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a1d      	ldr	r2, [pc, #116]	; (8000fb8 <HAL_GPIO_Init+0x24c>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d025      	beq.n	8000f92 <HAL_GPIO_Init+0x226>
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a1c      	ldr	r2, [pc, #112]	; (8000fbc <HAL_GPIO_Init+0x250>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d01f      	beq.n	8000f8e <HAL_GPIO_Init+0x222>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a1b      	ldr	r2, [pc, #108]	; (8000fc0 <HAL_GPIO_Init+0x254>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d019      	beq.n	8000f8a <HAL_GPIO_Init+0x21e>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a1a      	ldr	r2, [pc, #104]	; (8000fc4 <HAL_GPIO_Init+0x258>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d013      	beq.n	8000f86 <HAL_GPIO_Init+0x21a>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a19      	ldr	r2, [pc, #100]	; (8000fc8 <HAL_GPIO_Init+0x25c>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d00d      	beq.n	8000f82 <HAL_GPIO_Init+0x216>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a18      	ldr	r2, [pc, #96]	; (8000fcc <HAL_GPIO_Init+0x260>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d007      	beq.n	8000f7e <HAL_GPIO_Init+0x212>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a17      	ldr	r2, [pc, #92]	; (8000fd0 <HAL_GPIO_Init+0x264>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d101      	bne.n	8000f7a <HAL_GPIO_Init+0x20e>
 8000f76:	2309      	movs	r3, #9
 8000f78:	e02d      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f7a:	230a      	movs	r3, #10
 8000f7c:	e02b      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f7e:	2308      	movs	r3, #8
 8000f80:	e029      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f82:	2307      	movs	r3, #7
 8000f84:	e027      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f86:	2306      	movs	r3, #6
 8000f88:	e025      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f8a:	2305      	movs	r3, #5
 8000f8c:	e023      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f8e:	2304      	movs	r3, #4
 8000f90:	e021      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f92:	2303      	movs	r3, #3
 8000f94:	e01f      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f96:	2302      	movs	r3, #2
 8000f98:	e01d      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e01b      	b.n	8000fd6 <HAL_GPIO_Init+0x26a>
 8000f9e:	bf00      	nop
 8000fa0:	58000080 	.word	0x58000080
 8000fa4:	58024400 	.word	0x58024400
 8000fa8:	58000400 	.word	0x58000400
 8000fac:	58020000 	.word	0x58020000
 8000fb0:	58020400 	.word	0x58020400
 8000fb4:	58020800 	.word	0x58020800
 8000fb8:	58020c00 	.word	0x58020c00
 8000fbc:	58021000 	.word	0x58021000
 8000fc0:	58021400 	.word	0x58021400
 8000fc4:	58021800 	.word	0x58021800
 8000fc8:	58021c00 	.word	0x58021c00
 8000fcc:	58022000 	.word	0x58022000
 8000fd0:	58022400 	.word	0x58022400
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	69fa      	ldr	r2, [r7, #28]
 8000fd8:	f002 0203 	and.w	r2, r2, #3
 8000fdc:	0092      	lsls	r2, r2, #2
 8000fde:	4093      	lsls	r3, r2
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	4313      	orrs	r3, r2
 8000fe4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fe6:	4938      	ldr	r1, [pc, #224]	; (80010c8 <HAL_GPIO_Init+0x35c>)
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	089b      	lsrs	r3, r3, #2
 8000fec:	3302      	adds	r3, #2
 8000fee:	69ba      	ldr	r2, [r7, #24]
 8000ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4013      	ands	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800100c:	2b00      	cmp	r3, #0
 800100e:	d003      	beq.n	8001018 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001010:	69ba      	ldr	r2, [r7, #24]
 8001012:	693b      	ldr	r3, [r7, #16]
 8001014:	4313      	orrs	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 800101e:	697b      	ldr	r3, [r7, #20]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	43db      	mvns	r3, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4013      	ands	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001048:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001062:	2b00      	cmp	r3, #0
 8001064:	d003      	beq.n	800106e <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	4313      	orrs	r3, r2
 800106c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800106e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001072:	69bb      	ldr	r3, [r7, #24]
 8001074:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001076:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800107a:	685b      	ldr	r3, [r3, #4]
 800107c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800107e:	693b      	ldr	r3, [r7, #16]
 8001080:	43db      	mvns	r3, r3
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	4013      	ands	r3, r2
 8001086:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001090:	2b00      	cmp	r3, #0
 8001092:	d003      	beq.n	800109c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	4313      	orrs	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800109c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	3301      	adds	r3, #1
 80010a8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	fa22 f303 	lsr.w	r3, r2, r3
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	f47f ae63 	bne.w	8000d80 <HAL_GPIO_Init+0x14>
  }
}
 80010ba:	bf00      	nop
 80010bc:	3724      	adds	r7, #36	; 0x24
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	58000400 	.word	0x58000400

080010cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010cc:	b480      	push	{r7}
 80010ce:	b083      	sub	sp, #12
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	6078      	str	r0, [r7, #4]
 80010d4:	460b      	mov	r3, r1
 80010d6:	807b      	strh	r3, [r7, #2]
 80010d8:	4613      	mov	r3, r2
 80010da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010dc:	787b      	ldrb	r3, [r7, #1]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d003      	beq.n	80010ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010e2:	887a      	ldrh	r2, [r7, #2]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80010e8:	e003      	b.n	80010f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80010ea:	887b      	ldrh	r3, [r7, #2]
 80010ec:	041a      	lsls	r2, r3, #16
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	619a      	str	r2, [r3, #24]
}
 80010f2:	bf00      	nop
 80010f4:	370c      	adds	r7, #12
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr

080010fe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
 8001106:	460b      	mov	r3, r1
 8001108:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	695a      	ldr	r2, [r3, #20]
 800110e:	887b      	ldrh	r3, [r7, #2]
 8001110:	401a      	ands	r2, r3
 8001112:	887b      	ldrh	r3, [r7, #2]
 8001114:	429a      	cmp	r2, r3
 8001116:	d104      	bne.n	8001122 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001118:	887b      	ldrh	r3, [r7, #2]
 800111a:	041a      	lsls	r2, r3, #16
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001120:	e002      	b.n	8001128 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001122:	887a      	ldrh	r2, [r7, #2]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	619a      	str	r2, [r3, #24]
}
 8001128:	bf00      	nop
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001134:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001136:	b08f      	sub	sp, #60	; 0x3c
 8001138:	af0a      	add	r7, sp, #40	; 0x28
 800113a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d101      	bne.n	8001146 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e116      	b.n	8001374 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b00      	cmp	r3, #0
 8001156:	d106      	bne.n	8001166 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f00d f89f 	bl	800e2a4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2203      	movs	r2, #3
 800116a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001172:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001176:	2b00      	cmp	r3, #0
 8001178:	d102      	bne.n	8001180 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4618      	mov	r0, r3
 8001186:	f006 fb10 	bl	80077aa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	603b      	str	r3, [r7, #0]
 8001190:	687e      	ldr	r6, [r7, #4]
 8001192:	466d      	mov	r5, sp
 8001194:	f106 0410 	add.w	r4, r6, #16
 8001198:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800119a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800119c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800119e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011a0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011a4:	e885 0003 	stmia.w	r5, {r0, r1}
 80011a8:	1d33      	adds	r3, r6, #4
 80011aa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011ac:	6838      	ldr	r0, [r7, #0]
 80011ae:	f006 f9e7 	bl	8007580 <USB_CoreInit>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d005      	beq.n	80011c4 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2202      	movs	r2, #2
 80011bc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e0d7      	b.n	8001374 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f006 fafe 	bl	80077cc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011d0:	2300      	movs	r3, #0
 80011d2:	73fb      	strb	r3, [r7, #15]
 80011d4:	e04a      	b.n	800126c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80011d6:	7bfa      	ldrb	r2, [r7, #15]
 80011d8:	6879      	ldr	r1, [r7, #4]
 80011da:	4613      	mov	r3, r2
 80011dc:	00db      	lsls	r3, r3, #3
 80011de:	1a9b      	subs	r3, r3, r2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	440b      	add	r3, r1
 80011e4:	333d      	adds	r3, #61	; 0x3d
 80011e6:	2201      	movs	r2, #1
 80011e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80011ea:	7bfa      	ldrb	r2, [r7, #15]
 80011ec:	6879      	ldr	r1, [r7, #4]
 80011ee:	4613      	mov	r3, r2
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	1a9b      	subs	r3, r3, r2
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	440b      	add	r3, r1
 80011f8:	333c      	adds	r3, #60	; 0x3c
 80011fa:	7bfa      	ldrb	r2, [r7, #15]
 80011fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80011fe:	7bfa      	ldrb	r2, [r7, #15]
 8001200:	7bfb      	ldrb	r3, [r7, #15]
 8001202:	b298      	uxth	r0, r3
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	4613      	mov	r3, r2
 8001208:	00db      	lsls	r3, r3, #3
 800120a:	1a9b      	subs	r3, r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	440b      	add	r3, r1
 8001210:	3342      	adds	r3, #66	; 0x42
 8001212:	4602      	mov	r2, r0
 8001214:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001216:	7bfa      	ldrb	r2, [r7, #15]
 8001218:	6879      	ldr	r1, [r7, #4]
 800121a:	4613      	mov	r3, r2
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	1a9b      	subs	r3, r3, r2
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	440b      	add	r3, r1
 8001224:	333f      	adds	r3, #63	; 0x3f
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800122a:	7bfa      	ldrb	r2, [r7, #15]
 800122c:	6879      	ldr	r1, [r7, #4]
 800122e:	4613      	mov	r3, r2
 8001230:	00db      	lsls	r3, r3, #3
 8001232:	1a9b      	subs	r3, r3, r2
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	440b      	add	r3, r1
 8001238:	3344      	adds	r3, #68	; 0x44
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800123e:	7bfa      	ldrb	r2, [r7, #15]
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	4613      	mov	r3, r2
 8001244:	00db      	lsls	r3, r3, #3
 8001246:	1a9b      	subs	r3, r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	440b      	add	r3, r1
 800124c:	3348      	adds	r3, #72	; 0x48
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001252:	7bfa      	ldrb	r2, [r7, #15]
 8001254:	6879      	ldr	r1, [r7, #4]
 8001256:	4613      	mov	r3, r2
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	1a9b      	subs	r3, r3, r2
 800125c:	009b      	lsls	r3, r3, #2
 800125e:	440b      	add	r3, r1
 8001260:	3350      	adds	r3, #80	; 0x50
 8001262:	2200      	movs	r2, #0
 8001264:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001266:	7bfb      	ldrb	r3, [r7, #15]
 8001268:	3301      	adds	r3, #1
 800126a:	73fb      	strb	r3, [r7, #15]
 800126c:	7bfa      	ldrb	r2, [r7, #15]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	429a      	cmp	r2, r3
 8001274:	d3af      	bcc.n	80011d6 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001276:	2300      	movs	r3, #0
 8001278:	73fb      	strb	r3, [r7, #15]
 800127a:	e044      	b.n	8001306 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800127c:	7bfa      	ldrb	r2, [r7, #15]
 800127e:	6879      	ldr	r1, [r7, #4]
 8001280:	4613      	mov	r3, r2
 8001282:	00db      	lsls	r3, r3, #3
 8001284:	1a9b      	subs	r3, r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	440b      	add	r3, r1
 800128a:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001292:	7bfa      	ldrb	r2, [r7, #15]
 8001294:	6879      	ldr	r1, [r7, #4]
 8001296:	4613      	mov	r3, r2
 8001298:	00db      	lsls	r3, r3, #3
 800129a:	1a9b      	subs	r3, r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	440b      	add	r3, r1
 80012a0:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80012a4:	7bfa      	ldrb	r2, [r7, #15]
 80012a6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80012a8:	7bfa      	ldrb	r2, [r7, #15]
 80012aa:	6879      	ldr	r1, [r7, #4]
 80012ac:	4613      	mov	r3, r2
 80012ae:	00db      	lsls	r3, r3, #3
 80012b0:	1a9b      	subs	r3, r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	440b      	add	r3, r1
 80012b6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80012ba:	2200      	movs	r2, #0
 80012bc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80012be:	7bfa      	ldrb	r2, [r7, #15]
 80012c0:	6879      	ldr	r1, [r7, #4]
 80012c2:	4613      	mov	r3, r2
 80012c4:	00db      	lsls	r3, r3, #3
 80012c6:	1a9b      	subs	r3, r3, r2
 80012c8:	009b      	lsls	r3, r3, #2
 80012ca:	440b      	add	r3, r1
 80012cc:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80012d4:	7bfa      	ldrb	r2, [r7, #15]
 80012d6:	6879      	ldr	r1, [r7, #4]
 80012d8:	4613      	mov	r3, r2
 80012da:	00db      	lsls	r3, r3, #3
 80012dc:	1a9b      	subs	r3, r3, r2
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	440b      	add	r3, r1
 80012e2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80012ea:	7bfa      	ldrb	r2, [r7, #15]
 80012ec:	6879      	ldr	r1, [r7, #4]
 80012ee:	4613      	mov	r3, r2
 80012f0:	00db      	lsls	r3, r3, #3
 80012f2:	1a9b      	subs	r3, r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	440b      	add	r3, r1
 80012f8:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001300:	7bfb      	ldrb	r3, [r7, #15]
 8001302:	3301      	adds	r3, #1
 8001304:	73fb      	strb	r3, [r7, #15]
 8001306:	7bfa      	ldrb	r2, [r7, #15]
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	429a      	cmp	r2, r3
 800130e:	d3b5      	bcc.n	800127c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	603b      	str	r3, [r7, #0]
 8001316:	687e      	ldr	r6, [r7, #4]
 8001318:	466d      	mov	r5, sp
 800131a:	f106 0410 	add.w	r4, r6, #16
 800131e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001320:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001322:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001324:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001326:	e894 0003 	ldmia.w	r4, {r0, r1}
 800132a:	e885 0003 	stmia.w	r5, {r0, r1}
 800132e:	1d33      	adds	r3, r6, #4
 8001330:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001332:	6838      	ldr	r0, [r7, #0]
 8001334:	f006 fa74 	bl	8007820 <USB_DevInit>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d005      	beq.n	800134a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	2202      	movs	r2, #2
 8001342:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e014      	b.n	8001374 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2200      	movs	r2, #0
 800134e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2201      	movs	r2, #1
 8001356:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800135e:	2b01      	cmp	r3, #1
 8001360:	d102      	bne.n	8001368 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f001 f8be 	bl	80024e4 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4618      	mov	r0, r3
 800136e:	f007 fab3 	bl	80088d8 <USB_DevDisconnect>

  return HAL_OK;
 8001372:	2300      	movs	r3, #0
}
 8001374:	4618      	mov	r0, r3
 8001376:	3714      	adds	r7, #20
 8001378:	46bd      	mov	sp, r7
 800137a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800137c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001390:	2b01      	cmp	r3, #1
 8001392:	d101      	bne.n	8001398 <HAL_PCD_Start+0x1c>
 8001394:	2302      	movs	r3, #2
 8001396:	e020      	b.n	80013da <HAL_PCD_Start+0x5e>
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2201      	movs	r2, #1
 800139c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d109      	bne.n	80013bc <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80013ac:	2b01      	cmp	r3, #1
 80013ae:	d005      	beq.n	80013bc <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013b4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f007 fa71 	bl	80088a8 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f006 f9dc 	bl	8007788 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2200      	movs	r2, #0
 80013d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}

080013e2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80013e2:	b590      	push	{r4, r7, lr}
 80013e4:	b08d      	sub	sp, #52	; 0x34
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80013f0:	6a3b      	ldr	r3, [r7, #32]
 80013f2:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f007 fb18 	bl	8008a2e <USB_GetMode>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	f040 83ca 	bne.w	8001b9a <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4618      	mov	r0, r3
 800140c:	f007 fa7c 	bl	8008908 <USB_ReadInterrupts>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	f000 83c0 	beq.w	8001b98 <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4618      	mov	r0, r3
 800141e:	f007 fa73 	bl	8008908 <USB_ReadInterrupts>
 8001422:	4603      	mov	r3, r0
 8001424:	f003 0302 	and.w	r3, r3, #2
 8001428:	2b02      	cmp	r3, #2
 800142a:	d107      	bne.n	800143c <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	695a      	ldr	r2, [r3, #20]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f002 0202 	and.w	r2, r2, #2
 800143a:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f007 fa61 	bl	8008908 <USB_ReadInterrupts>
 8001446:	4603      	mov	r3, r0
 8001448:	f003 0310 	and.w	r3, r3, #16
 800144c:	2b10      	cmp	r3, #16
 800144e:	d161      	bne.n	8001514 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	699a      	ldr	r2, [r3, #24]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f022 0210 	bic.w	r2, r2, #16
 800145e:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8001460:	6a3b      	ldr	r3, [r7, #32]
 8001462:	6a1b      	ldr	r3, [r3, #32]
 8001464:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	f003 020f 	and.w	r2, r3, #15
 800146c:	4613      	mov	r3, r2
 800146e:	00db      	lsls	r3, r3, #3
 8001470:	1a9b      	subs	r3, r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	4413      	add	r3, r2
 800147c:	3304      	adds	r3, #4
 800147e:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	0c5b      	lsrs	r3, r3, #17
 8001484:	f003 030f 	and.w	r3, r3, #15
 8001488:	2b02      	cmp	r3, #2
 800148a:	d124      	bne.n	80014d6 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800148c:	69ba      	ldr	r2, [r7, #24]
 800148e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001492:	4013      	ands	r3, r2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d035      	beq.n	8001504 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800149c:	69bb      	ldr	r3, [r7, #24]
 800149e:	091b      	lsrs	r3, r3, #4
 80014a0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80014a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	461a      	mov	r2, r3
 80014aa:	6a38      	ldr	r0, [r7, #32]
 80014ac:	f007 f8d9 	bl	8008662 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014b0:	697b      	ldr	r3, [r7, #20]
 80014b2:	68da      	ldr	r2, [r3, #12]
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	091b      	lsrs	r3, r3, #4
 80014b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014bc:	441a      	add	r2, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	699a      	ldr	r2, [r3, #24]
 80014c6:	69bb      	ldr	r3, [r7, #24]
 80014c8:	091b      	lsrs	r3, r3, #4
 80014ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014ce:	441a      	add	r2, r3
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	619a      	str	r2, [r3, #24]
 80014d4:	e016      	b.n	8001504 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	0c5b      	lsrs	r3, r3, #17
 80014da:	f003 030f 	and.w	r3, r3, #15
 80014de:	2b06      	cmp	r3, #6
 80014e0:	d110      	bne.n	8001504 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80014e8:	2208      	movs	r2, #8
 80014ea:	4619      	mov	r1, r3
 80014ec:	6a38      	ldr	r0, [r7, #32]
 80014ee:	f007 f8b8 	bl	8008662 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80014f2:	697b      	ldr	r3, [r7, #20]
 80014f4:	699a      	ldr	r2, [r3, #24]
 80014f6:	69bb      	ldr	r3, [r7, #24]
 80014f8:	091b      	lsrs	r3, r3, #4
 80014fa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80014fe:	441a      	add	r2, r3
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	699a      	ldr	r2, [r3, #24]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f042 0210 	orr.w	r2, r2, #16
 8001512:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	4618      	mov	r0, r3
 800151a:	f007 f9f5 	bl	8008908 <USB_ReadInterrupts>
 800151e:	4603      	mov	r3, r0
 8001520:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001524:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001528:	d16e      	bne.n	8001608 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800152a:	2300      	movs	r3, #0
 800152c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	4618      	mov	r0, r3
 8001534:	f007 f9fb 	bl	800892e <USB_ReadDevAllOutEpInterrupt>
 8001538:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800153a:	e062      	b.n	8001602 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800153c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	2b00      	cmp	r3, #0
 8001544:	d057      	beq.n	80015f6 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800154c:	b2d2      	uxtb	r2, r2
 800154e:	4611      	mov	r1, r2
 8001550:	4618      	mov	r0, r3
 8001552:	f007 fa20 	bl	8008996 <USB_ReadDevOutEPInterrupt>
 8001556:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	f003 0301 	and.w	r3, r3, #1
 800155e:	2b00      	cmp	r3, #0
 8001560:	d00c      	beq.n	800157c <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001564:	015a      	lsls	r2, r3, #5
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	4413      	add	r3, r2
 800156a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800156e:	461a      	mov	r2, r3
 8001570:	2301      	movs	r3, #1
 8001572:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001574:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001576:	6878      	ldr	r0, [r7, #4]
 8001578:	f000 fe0a 	bl	8002190 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	2b00      	cmp	r3, #0
 8001584:	d00c      	beq.n	80015a0 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001588:	015a      	lsls	r2, r3, #5
 800158a:	69fb      	ldr	r3, [r7, #28]
 800158c:	4413      	add	r3, r2
 800158e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001592:	461a      	mov	r2, r3
 8001594:	2308      	movs	r3, #8
 8001596:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001598:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f000 ff04 	bl	80023a8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	f003 0310 	and.w	r3, r3, #16
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d008      	beq.n	80015bc <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80015aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ac:	015a      	lsls	r2, r3, #5
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	4413      	add	r3, r2
 80015b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80015b6:	461a      	mov	r2, r3
 80015b8:	2310      	movs	r3, #16
 80015ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	f003 0320 	and.w	r3, r3, #32
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d008      	beq.n	80015d8 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80015c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c8:	015a      	lsls	r2, r3, #5
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	4413      	add	r3, r2
 80015ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80015d2:	461a      	mov	r2, r3
 80015d4:	2320      	movs	r3, #32
 80015d6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d009      	beq.n	80015f6 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80015e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e4:	015a      	lsls	r2, r3, #5
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	4413      	add	r3, r2
 80015ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80015ee:	461a      	mov	r2, r3
 80015f0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015f4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80015f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f8:	3301      	adds	r3, #1
 80015fa:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80015fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015fe:	085b      	lsrs	r3, r3, #1
 8001600:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001602:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001604:	2b00      	cmp	r3, #0
 8001606:	d199      	bne.n	800153c <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4618      	mov	r0, r3
 800160e:	f007 f97b 	bl	8008908 <USB_ReadInterrupts>
 8001612:	4603      	mov	r3, r0
 8001614:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001618:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800161c:	f040 80c0 	bne.w	80017a0 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4618      	mov	r0, r3
 8001626:	f007 f99c 	bl	8008962 <USB_ReadDevAllInEpInterrupt>
 800162a:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800162c:	2300      	movs	r3, #0
 800162e:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001630:	e0b2      	b.n	8001798 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001634:	f003 0301 	and.w	r3, r3, #1
 8001638:	2b00      	cmp	r3, #0
 800163a:	f000 80a7 	beq.w	800178c <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f007 f9c2 	bl	80089d2 <USB_ReadDevInEPInterrupt>
 800164e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	f003 0301 	and.w	r3, r3, #1
 8001656:	2b00      	cmp	r3, #0
 8001658:	d057      	beq.n	800170a <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800165a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165c:	f003 030f 	and.w	r3, r3, #15
 8001660:	2201      	movs	r2, #1
 8001662:	fa02 f303 	lsl.w	r3, r2, r3
 8001666:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001668:	69fb      	ldr	r3, [r7, #28]
 800166a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800166e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	43db      	mvns	r3, r3
 8001674:	69f9      	ldr	r1, [r7, #28]
 8001676:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800167a:	4013      	ands	r3, r2
 800167c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800167e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001680:	015a      	lsls	r2, r3, #5
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	4413      	add	r3, r2
 8001686:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800168a:	461a      	mov	r2, r3
 800168c:	2301      	movs	r3, #1
 800168e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	691b      	ldr	r3, [r3, #16]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d132      	bne.n	80016fe <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001698:	6879      	ldr	r1, [r7, #4]
 800169a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800169c:	4613      	mov	r3, r2
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	1a9b      	subs	r3, r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	440b      	add	r3, r1
 80016a6:	3348      	adds	r3, #72	; 0x48
 80016a8:	6819      	ldr	r1, [r3, #0]
 80016aa:	6878      	ldr	r0, [r7, #4]
 80016ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016ae:	4613      	mov	r3, r2
 80016b0:	00db      	lsls	r3, r3, #3
 80016b2:	1a9b      	subs	r3, r3, r2
 80016b4:	009b      	lsls	r3, r3, #2
 80016b6:	4403      	add	r3, r0
 80016b8:	3344      	adds	r3, #68	; 0x44
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4419      	add	r1, r3
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016c2:	4613      	mov	r3, r2
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	1a9b      	subs	r3, r3, r2
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4403      	add	r3, r0
 80016cc:	3348      	adds	r3, #72	; 0x48
 80016ce:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80016d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d113      	bne.n	80016fe <HAL_PCD_IRQHandler+0x31c>
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80016da:	4613      	mov	r3, r2
 80016dc:	00db      	lsls	r3, r3, #3
 80016de:	1a9b      	subs	r3, r3, r2
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	440b      	add	r3, r1
 80016e4:	3350      	adds	r3, #80	; 0x50
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d108      	bne.n	80016fe <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6818      	ldr	r0, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80016f6:	461a      	mov	r2, r3
 80016f8:	2101      	movs	r1, #1
 80016fa:	f007 f9cb 	bl	8008a94 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80016fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001700:	b2db      	uxtb	r3, r3
 8001702:	4619      	mov	r1, r3
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f00c fe4c 	bl	800e3a2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	f003 0308 	and.w	r3, r3, #8
 8001710:	2b00      	cmp	r3, #0
 8001712:	d008      	beq.n	8001726 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001716:	015a      	lsls	r2, r3, #5
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	4413      	add	r3, r2
 800171c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001720:	461a      	mov	r2, r3
 8001722:	2308      	movs	r3, #8
 8001724:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	f003 0310 	and.w	r3, r3, #16
 800172c:	2b00      	cmp	r3, #0
 800172e:	d008      	beq.n	8001742 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001732:	015a      	lsls	r2, r3, #5
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	4413      	add	r3, r2
 8001738:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800173c:	461a      	mov	r2, r3
 800173e:	2310      	movs	r3, #16
 8001740:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001748:	2b00      	cmp	r3, #0
 800174a:	d008      	beq.n	800175e <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800174c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800174e:	015a      	lsls	r2, r3, #5
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	4413      	add	r3, r2
 8001754:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001758:	461a      	mov	r2, r3
 800175a:	2340      	movs	r3, #64	; 0x40
 800175c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d008      	beq.n	800177a <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	015a      	lsls	r2, r3, #5
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	4413      	add	r3, r2
 8001770:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001774:	461a      	mov	r2, r3
 8001776:	2302      	movs	r3, #2
 8001778:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001780:	2b00      	cmp	r3, #0
 8001782:	d003      	beq.n	800178c <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001784:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001786:	6878      	ldr	r0, [r7, #4]
 8001788:	f000 fc75 	bl	8002076 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800178c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178e:	3301      	adds	r3, #1
 8001790:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001792:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001794:	085b      	lsrs	r3, r3, #1
 8001796:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800179a:	2b00      	cmp	r3, #0
 800179c:	f47f af49 	bne.w	8001632 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f007 f8af 	bl	8008908 <USB_ReadInterrupts>
 80017aa:	4603      	mov	r3, r0
 80017ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80017b0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80017b4:	d122      	bne.n	80017fc <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80017b6:	69fb      	ldr	r3, [r7, #28]
 80017b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	69fa      	ldr	r2, [r7, #28]
 80017c0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80017c4:	f023 0301 	bic.w	r3, r3, #1
 80017c8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80017d0:	2b01      	cmp	r3, #1
 80017d2:	d108      	bne.n	80017e6 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2200      	movs	r2, #0
 80017d8:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80017dc:	2100      	movs	r1, #0
 80017de:	6878      	ldr	r0, [r7, #4]
 80017e0:	f000 fea4 	bl	800252c <HAL_PCDEx_LPM_Callback>
 80017e4:	e002      	b.n	80017ec <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80017e6:	6878      	ldr	r0, [r7, #4]
 80017e8:	f00c fe52 	bl	800e490 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	695a      	ldr	r2, [r3, #20]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80017fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4618      	mov	r0, r3
 8001802:	f007 f881 	bl	8008908 <USB_ReadInterrupts>
 8001806:	4603      	mov	r3, r0
 8001808:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800180c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001810:	d112      	bne.n	8001838 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f003 0301 	and.w	r3, r3, #1
 800181e:	2b01      	cmp	r3, #1
 8001820:	d102      	bne.n	8001828 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f00c fe0e 	bl	800e444 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	695a      	ldr	r2, [r3, #20]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001836:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4618      	mov	r0, r3
 800183e:	f007 f863 	bl	8008908 <USB_ReadInterrupts>
 8001842:	4603      	mov	r3, r0
 8001844:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001848:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800184c:	d121      	bne.n	8001892 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	695a      	ldr	r2, [r3, #20]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800185c:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001864:	2b00      	cmp	r3, #0
 8001866:	d111      	bne.n	800188c <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2201      	movs	r2, #1
 800186c:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001876:	089b      	lsrs	r3, r3, #2
 8001878:	f003 020f 	and.w	r2, r3, #15
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001882:	2101      	movs	r1, #1
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f000 fe51 	bl	800252c <HAL_PCDEx_LPM_Callback>
 800188a:	e002      	b.n	8001892 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	f00c fdd9 	bl	800e444 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f007 f836 	bl	8008908 <USB_ReadInterrupts>
 800189c:	4603      	mov	r3, r0
 800189e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018a6:	f040 80c7 	bne.w	8001a38 <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	69fa      	ldr	r2, [r7, #28]
 80018b4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80018b8:	f023 0301 	bic.w	r3, r3, #1
 80018bc:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2110      	movs	r1, #16
 80018c4:	4618      	mov	r0, r3
 80018c6:	f006 f909 	bl	8007adc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018ca:	2300      	movs	r3, #0
 80018cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018ce:	e056      	b.n	800197e <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80018d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d2:	015a      	lsls	r2, r3, #5
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	4413      	add	r3, r2
 80018d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80018dc:	461a      	mov	r2, r3
 80018de:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80018e2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80018e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018e6:	015a      	lsls	r2, r3, #5
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	4413      	add	r3, r2
 80018ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018f4:	0151      	lsls	r1, r2, #5
 80018f6:	69fa      	ldr	r2, [r7, #28]
 80018f8:	440a      	add	r2, r1
 80018fa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80018fe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001902:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8001904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001906:	015a      	lsls	r2, r3, #5
 8001908:	69fb      	ldr	r3, [r7, #28]
 800190a:	4413      	add	r3, r2
 800190c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001914:	0151      	lsls	r1, r2, #5
 8001916:	69fa      	ldr	r2, [r7, #28]
 8001918:	440a      	add	r2, r1
 800191a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800191e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001922:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001926:	015a      	lsls	r2, r3, #5
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	4413      	add	r3, r2
 800192c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001930:	461a      	mov	r2, r3
 8001932:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001936:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001938:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800193a:	015a      	lsls	r2, r3, #5
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	4413      	add	r3, r2
 8001940:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001948:	0151      	lsls	r1, r2, #5
 800194a:	69fa      	ldr	r2, [r7, #28]
 800194c:	440a      	add	r2, r1
 800194e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001952:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001956:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800195a:	015a      	lsls	r2, r3, #5
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	4413      	add	r3, r2
 8001960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001968:	0151      	lsls	r1, r2, #5
 800196a:	69fa      	ldr	r2, [r7, #28]
 800196c:	440a      	add	r2, r1
 800196e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001972:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001976:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800197a:	3301      	adds	r3, #1
 800197c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001984:	429a      	cmp	r2, r3
 8001986:	d3a3      	bcc.n	80018d0 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001988:	69fb      	ldr	r3, [r7, #28]
 800198a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800198e:	69db      	ldr	r3, [r3, #28]
 8001990:	69fa      	ldr	r2, [r7, #28]
 8001992:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001996:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800199a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d016      	beq.n	80019d2 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80019ae:	69fa      	ldr	r2, [r7, #28]
 80019b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80019b4:	f043 030b 	orr.w	r3, r3, #11
 80019b8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c4:	69fa      	ldr	r2, [r7, #28]
 80019c6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80019ca:	f043 030b 	orr.w	r3, r3, #11
 80019ce:	6453      	str	r3, [r2, #68]	; 0x44
 80019d0:	e015      	b.n	80019fe <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019d8:	695a      	ldr	r2, [r3, #20]
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019e0:	4619      	mov	r1, r3
 80019e2:	f242 032b 	movw	r3, #8235	; 0x202b
 80019e6:	4313      	orrs	r3, r2
 80019e8:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	69fa      	ldr	r2, [r7, #28]
 80019f4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80019f8:	f043 030b 	orr.w	r3, r3, #11
 80019fc:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	69fa      	ldr	r2, [r7, #28]
 8001a08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001a0c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001a10:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6818      	ldr	r0, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001a22:	461a      	mov	r2, r3
 8001a24:	f007 f836 	bl	8008a94 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	695a      	ldr	r2, [r3, #20]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001a36:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f006 ff63 	bl	8008908 <USB_ReadInterrupts>
 8001a42:	4603      	mov	r3, r0
 8001a44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a4c:	d124      	bne.n	8001a98 <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4618      	mov	r0, r3
 8001a54:	f006 fffa 	bl	8008a4c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f006 f89e 	bl	8007b9e <USB_GetDevSpeed>
 8001a62:	4603      	mov	r3, r0
 8001a64:	461a      	mov	r2, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681c      	ldr	r4, [r3, #0]
 8001a6e:	f001 fceb 	bl	8003448 <HAL_RCC_GetHCLKFreq>
 8001a72:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4620      	mov	r0, r4
 8001a7e:	f005 fde1 	bl	8007644 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f00c fcb5 	bl	800e3f2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	695a      	ldr	r2, [r3, #20]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001a96:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f006 ff33 	bl	8008908 <USB_ReadInterrupts>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	f003 0308 	and.w	r3, r3, #8
 8001aa8:	2b08      	cmp	r3, #8
 8001aaa:	d10a      	bne.n	8001ac2 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f00c fc92 	bl	800e3d6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	695a      	ldr	r2, [r3, #20]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f002 0208 	and.w	r2, r2, #8
 8001ac0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f006 ff1e 	bl	8008908 <USB_ReadInterrupts>
 8001acc:	4603      	mov	r3, r0
 8001ace:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ad2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001ad6:	d10f      	bne.n	8001af8 <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f00c fcf4 	bl	800e4d0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	695a      	ldr	r2, [r3, #20]
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001af6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f006 ff03 	bl	8008908 <USB_ReadInterrupts>
 8001b02:	4603      	mov	r3, r0
 8001b04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b08:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b0c:	d10f      	bne.n	8001b2e <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	4619      	mov	r1, r3
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f00c fcc7 	bl	800e4ac <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	695a      	ldr	r2, [r3, #20]
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001b2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	4618      	mov	r0, r3
 8001b34:	f006 fee8 	bl	8008908 <USB_ReadInterrupts>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b42:	d10a      	bne.n	8001b5a <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f00c fcd5 	bl	800e4f4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	695a      	ldr	r2, [r3, #20]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001b58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f006 fed2 	bl	8008908 <USB_ReadInterrupts>
 8001b64:	4603      	mov	r3, r0
 8001b66:	f003 0304 	and.w	r3, r3, #4
 8001b6a:	2b04      	cmp	r3, #4
 8001b6c:	d115      	bne.n	8001b9a <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	f003 0304 	and.w	r3, r3, #4
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d002      	beq.n	8001b86 <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001b80:	6878      	ldr	r0, [r7, #4]
 8001b82:	f00c fcc5 	bl	800e510 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	6859      	ldr	r1, [r3, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	430a      	orrs	r2, r1
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	e000      	b.n	8001b9a <HAL_PCD_IRQHandler+0x7b8>
      return;
 8001b98:	bf00      	nop
    }
  }
}
 8001b9a:	3734      	adds	r7, #52	; 0x34
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd90      	pop	{r4, r7, pc}

08001ba0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
 8001ba8:	460b      	mov	r3, r1
 8001baa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d101      	bne.n	8001bba <HAL_PCD_SetAddress+0x1a>
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	e013      	b.n	8001be2 <HAL_PCD_SetAddress+0x42>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	78fa      	ldrb	r2, [r7, #3]
 8001bc6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	78fa      	ldrb	r2, [r7, #3]
 8001bd0:	4611      	mov	r1, r2
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f006 fe42 	bl	800885c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2200      	movs	r2, #0
 8001bdc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b084      	sub	sp, #16
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
 8001bf2:	4608      	mov	r0, r1
 8001bf4:	4611      	mov	r1, r2
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	70fb      	strb	r3, [r7, #3]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	803b      	strh	r3, [r7, #0]
 8001c00:	4613      	mov	r3, r2
 8001c02:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001c04:	2300      	movs	r3, #0
 8001c06:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c08:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	da0f      	bge.n	8001c30 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c10:	78fb      	ldrb	r3, [r7, #3]
 8001c12:	f003 020f 	and.w	r2, r3, #15
 8001c16:	4613      	mov	r3, r2
 8001c18:	00db      	lsls	r3, r3, #3
 8001c1a:	1a9b      	subs	r3, r3, r2
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	3338      	adds	r3, #56	; 0x38
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	4413      	add	r3, r2
 8001c24:	3304      	adds	r3, #4
 8001c26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	705a      	strb	r2, [r3, #1]
 8001c2e:	e00f      	b.n	8001c50 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	f003 020f 	and.w	r2, r3, #15
 8001c36:	4613      	mov	r3, r2
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	1a9b      	subs	r3, r3, r2
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	4413      	add	r3, r2
 8001c46:	3304      	adds	r3, #4
 8001c48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	f003 030f 	and.w	r3, r3, #15
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001c5c:	883a      	ldrh	r2, [r7, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	78ba      	ldrb	r2, [r7, #2]
 8001c66:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	785b      	ldrb	r3, [r3, #1]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d004      	beq.n	8001c7a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	b29a      	uxth	r2, r3
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001c7a:	78bb      	ldrb	r3, [r7, #2]
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d102      	bne.n	8001c86 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2200      	movs	r2, #0
 8001c84:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d101      	bne.n	8001c94 <HAL_PCD_EP_Open+0xaa>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e00e      	b.n	8001cb2 <HAL_PCD_EP_Open+0xc8>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2201      	movs	r2, #1
 8001c98:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	68f9      	ldr	r1, [r7, #12]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f005 ffa0 	bl	8007be8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8001cb0:	7afb      	ldrb	r3, [r7, #11]
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b084      	sub	sp, #16
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001cc6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	da0f      	bge.n	8001cee <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001cce:	78fb      	ldrb	r3, [r7, #3]
 8001cd0:	f003 020f 	and.w	r2, r3, #15
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	00db      	lsls	r3, r3, #3
 8001cd8:	1a9b      	subs	r3, r3, r2
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	3338      	adds	r3, #56	; 0x38
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	705a      	strb	r2, [r3, #1]
 8001cec:	e00f      	b.n	8001d0e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001cee:	78fb      	ldrb	r3, [r7, #3]
 8001cf0:	f003 020f 	and.w	r2, r3, #15
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	1a9b      	subs	r3, r3, r2
 8001cfa:	009b      	lsls	r3, r3, #2
 8001cfc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	4413      	add	r3, r2
 8001d04:	3304      	adds	r3, #4
 8001d06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8001d0e:	78fb      	ldrb	r3, [r7, #3]
 8001d10:	f003 030f 	and.w	r3, r3, #15
 8001d14:	b2da      	uxtb	r2, r3
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d101      	bne.n	8001d28 <HAL_PCD_EP_Close+0x6e>
 8001d24:	2302      	movs	r3, #2
 8001d26:	e00e      	b.n	8001d46 <HAL_PCD_EP_Close+0x8c>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68f9      	ldr	r1, [r7, #12]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f005 ffde 	bl	8007cf8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8001d44:	2300      	movs	r3, #0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	60f8      	str	r0, [r7, #12]
 8001d56:	607a      	str	r2, [r7, #4]
 8001d58:	603b      	str	r3, [r7, #0]
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d5e:	7afb      	ldrb	r3, [r7, #11]
 8001d60:	f003 020f 	and.w	r2, r3, #15
 8001d64:	4613      	mov	r3, r2
 8001d66:	00db      	lsls	r3, r3, #3
 8001d68:	1a9b      	subs	r3, r3, r2
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	4413      	add	r3, r2
 8001d74:	3304      	adds	r3, #4
 8001d76:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	687a      	ldr	r2, [r7, #4]
 8001d7c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	683a      	ldr	r2, [r7, #0]
 8001d82:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	2200      	movs	r2, #0
 8001d88:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d90:	7afb      	ldrb	r3, [r7, #11]
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	b2da      	uxtb	r2, r3
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d102      	bne.n	8001daa <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001daa:	7afb      	ldrb	r3, [r7, #11]
 8001dac:	f003 030f 	and.w	r3, r3, #15
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d109      	bne.n	8001dc8 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6818      	ldr	r0, [r3, #0]
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	691b      	ldr	r3, [r3, #16]
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	6979      	ldr	r1, [r7, #20]
 8001dc2:	f006 fac1 	bl	8008348 <USB_EP0StartXfer>
 8001dc6:	e008      	b.n	8001dda <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6818      	ldr	r0, [r3, #0]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	6979      	ldr	r1, [r7, #20]
 8001dd6:	f006 f86b 	bl	8007eb0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001dda:	2300      	movs	r3, #0
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	460b      	mov	r3, r1
 8001dee:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001df0:	78fb      	ldrb	r3, [r7, #3]
 8001df2:	f003 020f 	and.w	r2, r3, #15
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	1a9b      	subs	r3, r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	440b      	add	r3, r1
 8001e02:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8001e06:	681b      	ldr	r3, [r3, #0]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e12:	4770      	bx	lr

08001e14 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	60f8      	str	r0, [r7, #12]
 8001e1c:	607a      	str	r2, [r7, #4]
 8001e1e:	603b      	str	r3, [r7, #0]
 8001e20:	460b      	mov	r3, r1
 8001e22:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e24:	7afb      	ldrb	r3, [r7, #11]
 8001e26:	f003 020f 	and.w	r2, r3, #15
 8001e2a:	4613      	mov	r3, r2
 8001e2c:	00db      	lsls	r3, r3, #3
 8001e2e:	1a9b      	subs	r3, r3, r2
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	3338      	adds	r3, #56	; 0x38
 8001e34:	68fa      	ldr	r2, [r7, #12]
 8001e36:	4413      	add	r3, r2
 8001e38:	3304      	adds	r3, #4
 8001e3a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e3c:	697b      	ldr	r3, [r7, #20]
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	2201      	movs	r2, #1
 8001e52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e54:	7afb      	ldrb	r3, [r7, #11]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	691b      	ldr	r3, [r3, #16]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d102      	bne.n	8001e6e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001e6e:	7afb      	ldrb	r3, [r7, #11]
 8001e70:	f003 030f 	and.w	r3, r3, #15
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d109      	bne.n	8001e8c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6818      	ldr	r0, [r3, #0]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	b2db      	uxtb	r3, r3
 8001e82:	461a      	mov	r2, r3
 8001e84:	6979      	ldr	r1, [r7, #20]
 8001e86:	f006 fa5f 	bl	8008348 <USB_EP0StartXfer>
 8001e8a:	e008      	b.n	8001e9e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6818      	ldr	r0, [r3, #0]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	691b      	ldr	r3, [r3, #16]
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	461a      	mov	r2, r3
 8001e98:	6979      	ldr	r1, [r7, #20]
 8001e9a:	f006 f809 	bl	8007eb0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001e9e:	2300      	movs	r3, #0
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3718      	adds	r7, #24
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bd80      	pop	{r7, pc}

08001ea8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
 8001eb0:	460b      	mov	r3, r1
 8001eb2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001eb4:	78fb      	ldrb	r3, [r7, #3]
 8001eb6:	f003 020f 	and.w	r2, r3, #15
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d901      	bls.n	8001ec6 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e050      	b.n	8001f68 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ec6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	da0f      	bge.n	8001eee <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ece:	78fb      	ldrb	r3, [r7, #3]
 8001ed0:	f003 020f 	and.w	r2, r3, #15
 8001ed4:	4613      	mov	r3, r2
 8001ed6:	00db      	lsls	r3, r3, #3
 8001ed8:	1a9b      	subs	r3, r3, r2
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	3338      	adds	r3, #56	; 0x38
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3304      	adds	r3, #4
 8001ee4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	705a      	strb	r2, [r3, #1]
 8001eec:	e00d      	b.n	8001f0a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001eee:	78fa      	ldrb	r2, [r7, #3]
 8001ef0:	4613      	mov	r3, r2
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	1a9b      	subs	r3, r3, r2
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001efc:	687a      	ldr	r2, [r7, #4]
 8001efe:	4413      	add	r3, r2
 8001f00:	3304      	adds	r3, #4
 8001f02:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2200      	movs	r2, #0
 8001f08:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f10:	78fb      	ldrb	r3, [r7, #3]
 8001f12:	f003 030f 	and.w	r3, r3, #15
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d101      	bne.n	8001f2a <HAL_PCD_EP_SetStall+0x82>
 8001f26:	2302      	movs	r3, #2
 8001f28:	e01e      	b.n	8001f68 <HAL_PCD_EP_SetStall+0xc0>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	68f9      	ldr	r1, [r7, #12]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f006 fbbb 	bl	80086b4 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001f3e:	78fb      	ldrb	r3, [r7, #3]
 8001f40:	f003 030f 	and.w	r3, r3, #15
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d10a      	bne.n	8001f5e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6818      	ldr	r0, [r3, #0]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	691b      	ldr	r3, [r3, #16]
 8001f50:	b2d9      	uxtb	r1, r3
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001f58:	461a      	mov	r2, r3
 8001f5a:	f006 fd9b 	bl	8008a94 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3710      	adds	r7, #16
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001f7c:	78fb      	ldrb	r3, [r7, #3]
 8001f7e:	f003 020f 	and.w	r2, r3, #15
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d901      	bls.n	8001f8e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e042      	b.n	8002014 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001f8e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	da0f      	bge.n	8001fb6 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001f96:	78fb      	ldrb	r3, [r7, #3]
 8001f98:	f003 020f 	and.w	r2, r3, #15
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	00db      	lsls	r3, r3, #3
 8001fa0:	1a9b      	subs	r3, r3, r2
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	3338      	adds	r3, #56	; 0x38
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	4413      	add	r3, r2
 8001faa:	3304      	adds	r3, #4
 8001fac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	705a      	strb	r2, [r3, #1]
 8001fb4:	e00f      	b.n	8001fd6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fb6:	78fb      	ldrb	r3, [r7, #3]
 8001fb8:	f003 020f 	and.w	r2, r3, #15
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	00db      	lsls	r3, r3, #3
 8001fc0:	1a9b      	subs	r3, r3, r2
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	4413      	add	r3, r2
 8001fcc:	3304      	adds	r3, #4
 8001fce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001fdc:	78fb      	ldrb	r3, [r7, #3]
 8001fde:	f003 030f 	and.w	r3, r3, #15
 8001fe2:	b2da      	uxtb	r2, r3
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d101      	bne.n	8001ff6 <HAL_PCD_EP_ClrStall+0x86>
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	e00e      	b.n	8002014 <HAL_PCD_EP_ClrStall+0xa4>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2201      	movs	r2, #1
 8001ffa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68f9      	ldr	r1, [r7, #12]
 8002004:	4618      	mov	r0, r3
 8002006:	f006 fbc3 	bl	8008790 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2200      	movs	r2, #0
 800200e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002012:	2300      	movs	r3, #0
}
 8002014:	4618      	mov	r0, r3
 8002016:	3710      	adds	r7, #16
 8002018:	46bd      	mov	sp, r7
 800201a:	bd80      	pop	{r7, pc}

0800201c <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b082      	sub	sp, #8
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	460b      	mov	r3, r1
 8002026:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800202e:	2b01      	cmp	r3, #1
 8002030:	d101      	bne.n	8002036 <HAL_PCD_EP_Flush+0x1a>
 8002032:	2302      	movs	r3, #2
 8002034:	e01b      	b.n	800206e <HAL_PCD_EP_Flush+0x52>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2201      	movs	r2, #1
 800203a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((ep_addr & 0x80U) == 0x80U)
 800203e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002042:	2b00      	cmp	r3, #0
 8002044:	da09      	bge.n	800205a <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	78fb      	ldrb	r3, [r7, #3]
 800204c:	f003 030f 	and.w	r3, r3, #15
 8002050:	4619      	mov	r1, r3
 8002052:	4610      	mov	r0, r2
 8002054:	f005 fd42 	bl	8007adc <USB_FlushTxFifo>
 8002058:	e004      	b.n	8002064 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4618      	mov	r0, r3
 8002060:	f005 fd62 	bl	8007b28 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}

08002076 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	b08a      	sub	sp, #40	; 0x28
 800207a:	af02      	add	r7, sp, #8
 800207c:	6078      	str	r0, [r7, #4]
 800207e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800208a:	683a      	ldr	r2, [r7, #0]
 800208c:	4613      	mov	r3, r2
 800208e:	00db      	lsls	r3, r3, #3
 8002090:	1a9b      	subs	r3, r3, r2
 8002092:	009b      	lsls	r3, r3, #2
 8002094:	3338      	adds	r3, #56	; 0x38
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	4413      	add	r3, r2
 800209a:	3304      	adds	r3, #4
 800209c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	699a      	ldr	r2, [r3, #24]
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	695b      	ldr	r3, [r3, #20]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d901      	bls.n	80020ae <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e06c      	b.n	8002188 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	695a      	ldr	r2, [r3, #20]
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	699b      	ldr	r3, [r3, #24]
 80020b6:	1ad3      	subs	r3, r2, r3
 80020b8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	69fa      	ldr	r2, [r7, #28]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d902      	bls.n	80020ca <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	3303      	adds	r3, #3
 80020ce:	089b      	lsrs	r3, r3, #2
 80020d0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80020d2:	e02b      	b.n	800212c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	695a      	ldr	r2, [r3, #20]
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	699b      	ldr	r3, [r3, #24]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	69fa      	ldr	r2, [r7, #28]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d902      	bls.n	80020f0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	3303      	adds	r3, #3
 80020f4:	089b      	lsrs	r3, r3, #2
 80020f6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	68d9      	ldr	r1, [r3, #12]
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002108:	b2db      	uxtb	r3, r3
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	4603      	mov	r3, r0
 800210e:	6978      	ldr	r0, [r7, #20]
 8002110:	f006 fa72 	bl	80085f8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	68da      	ldr	r2, [r3, #12]
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	441a      	add	r2, r3
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	699a      	ldr	r2, [r3, #24]
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	441a      	add	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	015a      	lsls	r2, r3, #5
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	4413      	add	r3, r2
 8002134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	b29b      	uxth	r3, r3
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	429a      	cmp	r2, r3
 8002140:	d809      	bhi.n	8002156 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	699a      	ldr	r2, [r3, #24]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800214a:	429a      	cmp	r2, r3
 800214c:	d203      	bcs.n	8002156 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	695b      	ldr	r3, [r3, #20]
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1be      	bne.n	80020d4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	695a      	ldr	r2, [r3, #20]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	429a      	cmp	r2, r3
 8002160:	d811      	bhi.n	8002186 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	f003 030f 	and.w	r3, r3, #15
 8002168:	2201      	movs	r2, #1
 800216a:	fa02 f303 	lsl.w	r3, r2, r3
 800216e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	43db      	mvns	r3, r3
 800217c:	6939      	ldr	r1, [r7, #16]
 800217e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002182:	4013      	ands	r3, r2
 8002184:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002186:	2300      	movs	r3, #0
}
 8002188:	4618      	mov	r0, r3
 800218a:	3720      	adds	r7, #32
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}

08002190 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b086      	sub	sp, #24
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
 8002198:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	333c      	adds	r3, #60	; 0x3c
 80021a8:	3304      	adds	r3, #4
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	015a      	lsls	r2, r3, #5
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	4413      	add	r3, r2
 80021b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	f040 80a0 	bne.w	8002308 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f003 0308 	and.w	r3, r3, #8
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d015      	beq.n	80021fe <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	4a72      	ldr	r2, [pc, #456]	; (80023a0 <PCD_EP_OutXfrComplete_int+0x210>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	f240 80dd 	bls.w	8002396 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80021dc:	68bb      	ldr	r3, [r7, #8]
 80021de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f000 80d7 	beq.w	8002396 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	015a      	lsls	r2, r3, #5
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	4413      	add	r3, r2
 80021f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80021f4:	461a      	mov	r2, r3
 80021f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021fa:	6093      	str	r3, [r2, #8]
 80021fc:	e0cb      	b.n	8002396 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	f003 0320 	and.w	r3, r3, #32
 8002204:	2b00      	cmp	r3, #0
 8002206:	d009      	beq.n	800221c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	015a      	lsls	r2, r3, #5
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	4413      	add	r3, r2
 8002210:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002214:	461a      	mov	r2, r3
 8002216:	2320      	movs	r3, #32
 8002218:	6093      	str	r3, [r2, #8]
 800221a:	e0bc      	b.n	8002396 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002222:	2b00      	cmp	r3, #0
 8002224:	f040 80b7 	bne.w	8002396 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4a5d      	ldr	r2, [pc, #372]	; (80023a0 <PCD_EP_OutXfrComplete_int+0x210>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d90f      	bls.n	8002250 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00a      	beq.n	8002250 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	015a      	lsls	r2, r3, #5
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	4413      	add	r3, r2
 8002242:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002246:	461a      	mov	r2, r3
 8002248:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800224c:	6093      	str	r3, [r2, #8]
 800224e:	e0a2      	b.n	8002396 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8002250:	6879      	ldr	r1, [r7, #4]
 8002252:	683a      	ldr	r2, [r7, #0]
 8002254:	4613      	mov	r3, r2
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	1a9b      	subs	r3, r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	440b      	add	r3, r1
 800225e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002262:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	0159      	lsls	r1, r3, #5
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	440b      	add	r3, r1
 800226c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002270:	691b      	ldr	r3, [r3, #16]
 8002272:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8002276:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8002278:	6878      	ldr	r0, [r7, #4]
 800227a:	683a      	ldr	r2, [r7, #0]
 800227c:	4613      	mov	r3, r2
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	1a9b      	subs	r3, r3, r2
 8002282:	009b      	lsls	r3, r3, #2
 8002284:	4403      	add	r3, r0
 8002286:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800228a:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800228c:	6879      	ldr	r1, [r7, #4]
 800228e:	683a      	ldr	r2, [r7, #0]
 8002290:	4613      	mov	r3, r2
 8002292:	00db      	lsls	r3, r3, #3
 8002294:	1a9b      	subs	r3, r3, r2
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	440b      	add	r3, r1
 800229a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800229e:	6819      	ldr	r1, [r3, #0]
 80022a0:	6878      	ldr	r0, [r7, #4]
 80022a2:	683a      	ldr	r2, [r7, #0]
 80022a4:	4613      	mov	r3, r2
 80022a6:	00db      	lsls	r3, r3, #3
 80022a8:	1a9b      	subs	r3, r3, r2
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4403      	add	r3, r0
 80022ae:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4419      	add	r1, r3
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	683a      	ldr	r2, [r7, #0]
 80022ba:	4613      	mov	r3, r2
 80022bc:	00db      	lsls	r3, r3, #3
 80022be:	1a9b      	subs	r3, r3, r2
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	4403      	add	r3, r0
 80022c4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80022c8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d114      	bne.n	80022fa <PCD_EP_OutXfrComplete_int+0x16a>
 80022d0:	6879      	ldr	r1, [r7, #4]
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	4613      	mov	r3, r2
 80022d6:	00db      	lsls	r3, r3, #3
 80022d8:	1a9b      	subs	r3, r3, r2
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	440b      	add	r3, r1
 80022de:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d108      	bne.n	80022fa <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80022f2:	461a      	mov	r2, r3
 80022f4:	2101      	movs	r1, #1
 80022f6:	f006 fbcd 	bl	8008a94 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	4619      	mov	r1, r3
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f00c f833 	bl	800e36c <HAL_PCD_DataOutStageCallback>
 8002306:	e046      	b.n	8002396 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	4a26      	ldr	r2, [pc, #152]	; (80023a4 <PCD_EP_OutXfrComplete_int+0x214>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d124      	bne.n	800235a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d00a      	beq.n	8002330 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	015a      	lsls	r2, r3, #5
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	4413      	add	r3, r2
 8002322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002326:	461a      	mov	r2, r3
 8002328:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800232c:	6093      	str	r3, [r2, #8]
 800232e:	e032      	b.n	8002396 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	f003 0320 	and.w	r3, r3, #32
 8002336:	2b00      	cmp	r3, #0
 8002338:	d008      	beq.n	800234c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	015a      	lsls	r2, r3, #5
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	4413      	add	r3, r2
 8002342:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002346:	461a      	mov	r2, r3
 8002348:	2320      	movs	r3, #32
 800234a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	b2db      	uxtb	r3, r3
 8002350:	4619      	mov	r1, r3
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f00c f80a 	bl	800e36c <HAL_PCD_DataOutStageCallback>
 8002358:	e01d      	b.n	8002396 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	d114      	bne.n	800238a <PCD_EP_OutXfrComplete_int+0x1fa>
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	683a      	ldr	r2, [r7, #0]
 8002364:	4613      	mov	r3, r2
 8002366:	00db      	lsls	r3, r3, #3
 8002368:	1a9b      	subs	r3, r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	440b      	add	r3, r1
 800236e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d108      	bne.n	800238a <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6818      	ldr	r0, [r3, #0]
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002382:	461a      	mov	r2, r3
 8002384:	2100      	movs	r1, #0
 8002386:	f006 fb85 	bl	8008a94 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	4619      	mov	r1, r3
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f00b ffeb 	bl	800e36c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002396:	2300      	movs	r3, #0
}
 8002398:	4618      	mov	r0, r3
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	4f54300a 	.word	0x4f54300a
 80023a4:	4f54310a 	.word	0x4f54310a

080023a8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80023bc:	697b      	ldr	r3, [r7, #20]
 80023be:	333c      	adds	r3, #60	; 0x3c
 80023c0:	3304      	adds	r3, #4
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	015a      	lsls	r2, r3, #5
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	4413      	add	r3, r2
 80023ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	4a15      	ldr	r2, [pc, #84]	; (8002430 <PCD_EP_OutSetupPacket_int+0x88>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d90e      	bls.n	80023fc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d009      	beq.n	80023fc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	015a      	lsls	r2, r3, #5
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	4413      	add	r3, r2
 80023f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80023f4:	461a      	mov	r2, r3
 80023f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023fa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f00b ffa3 	bl	800e348 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	4a0a      	ldr	r2, [pc, #40]	; (8002430 <PCD_EP_OutSetupPacket_int+0x88>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d90c      	bls.n	8002424 <PCD_EP_OutSetupPacket_int+0x7c>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d108      	bne.n	8002424 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6818      	ldr	r0, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800241c:	461a      	mov	r2, r3
 800241e:	2101      	movs	r1, #1
 8002420:	f006 fb38 	bl	8008a94 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	4f54300a 	.word	0x4f54300a

08002434 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	460b      	mov	r3, r1
 800243e:	70fb      	strb	r3, [r7, #3]
 8002440:	4613      	mov	r3, r2
 8002442:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800244c:	78fb      	ldrb	r3, [r7, #3]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d107      	bne.n	8002462 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002452:	883b      	ldrh	r3, [r7, #0]
 8002454:	0419      	lsls	r1, r3, #16
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	430a      	orrs	r2, r1
 800245e:	629a      	str	r2, [r3, #40]	; 0x28
 8002460:	e028      	b.n	80024b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002468:	0c1b      	lsrs	r3, r3, #16
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	4413      	add	r3, r2
 800246e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002470:	2300      	movs	r3, #0
 8002472:	73fb      	strb	r3, [r7, #15]
 8002474:	e00d      	b.n	8002492 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	7bfb      	ldrb	r3, [r7, #15]
 800247c:	3340      	adds	r3, #64	; 0x40
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	4413      	add	r3, r2
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	0c1b      	lsrs	r3, r3, #16
 8002486:	68ba      	ldr	r2, [r7, #8]
 8002488:	4413      	add	r3, r2
 800248a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800248c:	7bfb      	ldrb	r3, [r7, #15]
 800248e:	3301      	adds	r3, #1
 8002490:	73fb      	strb	r3, [r7, #15]
 8002492:	7bfa      	ldrb	r2, [r7, #15]
 8002494:	78fb      	ldrb	r3, [r7, #3]
 8002496:	3b01      	subs	r3, #1
 8002498:	429a      	cmp	r2, r3
 800249a:	d3ec      	bcc.n	8002476 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800249c:	883b      	ldrh	r3, [r7, #0]
 800249e:	0418      	lsls	r0, r3, #16
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6819      	ldr	r1, [r3, #0]
 80024a4:	78fb      	ldrb	r3, [r7, #3]
 80024a6:	3b01      	subs	r3, #1
 80024a8:	68ba      	ldr	r2, [r7, #8]
 80024aa:	4302      	orrs	r2, r0
 80024ac:	3340      	adds	r3, #64	; 0x40
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	440b      	add	r3, r1
 80024b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3714      	adds	r7, #20
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr

080024c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80024c2:	b480      	push	{r7}
 80024c4:	b083      	sub	sp, #12
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]
 80024ca:	460b      	mov	r3, r1
 80024cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	887a      	ldrh	r2, [r7, #2]
 80024d4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	370c      	adds	r7, #12
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2201      	movs	r2, #1
 80024f6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2200      	movs	r2, #0
 80024fe:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002512:	4b05      	ldr	r3, [pc, #20]	; (8002528 <HAL_PCDEx_ActivateLPM+0x44>)
 8002514:	4313      	orrs	r3, r2
 8002516:	68fa      	ldr	r2, [r7, #12]
 8002518:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800251a:	2300      	movs	r3, #0
}
 800251c:	4618      	mov	r0, r3
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	10000003 	.word	0x10000003

0800252c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800252c:	b480      	push	{r7}
 800252e:	b083      	sub	sp, #12
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	460b      	mov	r3, r1
 8002536:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800254c:	4b19      	ldr	r3, [pc, #100]	; (80025b4 <HAL_PWREx_ConfigSupply+0x70>)
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	2b04      	cmp	r3, #4
 8002556:	d00a      	beq.n	800256e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002558:	4b16      	ldr	r3, [pc, #88]	; (80025b4 <HAL_PWREx_ConfigSupply+0x70>)
 800255a:	68db      	ldr	r3, [r3, #12]
 800255c:	f003 0307 	and.w	r3, r3, #7
 8002560:	687a      	ldr	r2, [r7, #4]
 8002562:	429a      	cmp	r2, r3
 8002564:	d001      	beq.n	800256a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e01f      	b.n	80025aa <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800256a:	2300      	movs	r3, #0
 800256c:	e01d      	b.n	80025aa <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800256e:	4b11      	ldr	r3, [pc, #68]	; (80025b4 <HAL_PWREx_ConfigSupply+0x70>)
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	f023 0207 	bic.w	r2, r3, #7
 8002576:	490f      	ldr	r1, [pc, #60]	; (80025b4 <HAL_PWREx_ConfigSupply+0x70>)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	4313      	orrs	r3, r2
 800257c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800257e:	f7fe faab 	bl	8000ad8 <HAL_GetTick>
 8002582:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002584:	e009      	b.n	800259a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002586:	f7fe faa7 	bl	8000ad8 <HAL_GetTick>
 800258a:	4602      	mov	r2, r0
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	1ad3      	subs	r3, r2, r3
 8002590:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002594:	d901      	bls.n	800259a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e007      	b.n	80025aa <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800259a:	4b06      	ldr	r3, [pc, #24]	; (80025b4 <HAL_PWREx_ConfigSupply+0x70>)
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80025a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80025a6:	d1ee      	bne.n	8002586 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3710      	adds	r7, #16
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	58024800 	.word	0x58024800

080025b8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80025bc:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	4a04      	ldr	r2, [pc, #16]	; (80025d4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80025c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025c6:	60d3      	str	r3, [r2, #12]
}
 80025c8:	bf00      	nop
 80025ca:	46bd      	mov	sp, r7
 80025cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	58024800 	.word	0x58024800

080025d8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b08c      	sub	sp, #48	; 0x30
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e3ff      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f000 8087 	beq.w	8002706 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025f8:	4b99      	ldr	r3, [pc, #612]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002600:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002602:	4b97      	ldr	r3, [pc, #604]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002606:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002608:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800260a:	2b10      	cmp	r3, #16
 800260c:	d007      	beq.n	800261e <HAL_RCC_OscConfig+0x46>
 800260e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002610:	2b18      	cmp	r3, #24
 8002612:	d110      	bne.n	8002636 <HAL_RCC_OscConfig+0x5e>
 8002614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002616:	f003 0303 	and.w	r3, r3, #3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d10b      	bne.n	8002636 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800261e:	4b90      	ldr	r3, [pc, #576]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d06c      	beq.n	8002704 <HAL_RCC_OscConfig+0x12c>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d168      	bne.n	8002704 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002632:	2301      	movs	r3, #1
 8002634:	e3d9      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800263e:	d106      	bne.n	800264e <HAL_RCC_OscConfig+0x76>
 8002640:	4b87      	ldr	r3, [pc, #540]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a86      	ldr	r2, [pc, #536]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002646:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800264a:	6013      	str	r3, [r2, #0]
 800264c:	e02e      	b.n	80026ac <HAL_RCC_OscConfig+0xd4>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d10c      	bne.n	8002670 <HAL_RCC_OscConfig+0x98>
 8002656:	4b82      	ldr	r3, [pc, #520]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a81      	ldr	r2, [pc, #516]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800265c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002660:	6013      	str	r3, [r2, #0]
 8002662:	4b7f      	ldr	r3, [pc, #508]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a7e      	ldr	r2, [pc, #504]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002668:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800266c:	6013      	str	r3, [r2, #0]
 800266e:	e01d      	b.n	80026ac <HAL_RCC_OscConfig+0xd4>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002678:	d10c      	bne.n	8002694 <HAL_RCC_OscConfig+0xbc>
 800267a:	4b79      	ldr	r3, [pc, #484]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a78      	ldr	r2, [pc, #480]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002680:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002684:	6013      	str	r3, [r2, #0]
 8002686:	4b76      	ldr	r3, [pc, #472]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a75      	ldr	r2, [pc, #468]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800268c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002690:	6013      	str	r3, [r2, #0]
 8002692:	e00b      	b.n	80026ac <HAL_RCC_OscConfig+0xd4>
 8002694:	4b72      	ldr	r3, [pc, #456]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a71      	ldr	r2, [pc, #452]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800269a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800269e:	6013      	str	r3, [r2, #0]
 80026a0:	4b6f      	ldr	r3, [pc, #444]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a6e      	ldr	r2, [pc, #440]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80026a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d013      	beq.n	80026dc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b4:	f7fe fa10 	bl	8000ad8 <HAL_GetTick>
 80026b8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026bc:	f7fe fa0c 	bl	8000ad8 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b64      	cmp	r3, #100	; 0x64
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e38d      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026ce:	4b64      	ldr	r3, [pc, #400]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d0f0      	beq.n	80026bc <HAL_RCC_OscConfig+0xe4>
 80026da:	e014      	b.n	8002706 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026dc:	f7fe f9fc 	bl	8000ad8 <HAL_GetTick>
 80026e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026e2:	e008      	b.n	80026f6 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80026e4:	f7fe f9f8 	bl	8000ad8 <HAL_GetTick>
 80026e8:	4602      	mov	r2, r0
 80026ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	2b64      	cmp	r3, #100	; 0x64
 80026f0:	d901      	bls.n	80026f6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80026f2:	2303      	movs	r3, #3
 80026f4:	e379      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026f6:	4b5a      	ldr	r3, [pc, #360]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f0      	bne.n	80026e4 <HAL_RCC_OscConfig+0x10c>
 8002702:	e000      	b.n	8002706 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002704:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0302 	and.w	r3, r3, #2
 800270e:	2b00      	cmp	r3, #0
 8002710:	f000 80ae 	beq.w	8002870 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002714:	4b52      	ldr	r3, [pc, #328]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800271c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800271e:	4b50      	ldr	r3, [pc, #320]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002720:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002722:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002724:	6a3b      	ldr	r3, [r7, #32]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d007      	beq.n	800273a <HAL_RCC_OscConfig+0x162>
 800272a:	6a3b      	ldr	r3, [r7, #32]
 800272c:	2b18      	cmp	r3, #24
 800272e:	d13a      	bne.n	80027a6 <HAL_RCC_OscConfig+0x1ce>
 8002730:	69fb      	ldr	r3, [r7, #28]
 8002732:	f003 0303 	and.w	r3, r3, #3
 8002736:	2b00      	cmp	r3, #0
 8002738:	d135      	bne.n	80027a6 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800273a:	4b49      	ldr	r3, [pc, #292]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0304 	and.w	r3, r3, #4
 8002742:	2b00      	cmp	r3, #0
 8002744:	d005      	beq.n	8002752 <HAL_RCC_OscConfig+0x17a>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d101      	bne.n	8002752 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e34b      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002752:	f7fe f9ef 	bl	8000b34 <HAL_GetREVID>
 8002756:	4602      	mov	r2, r0
 8002758:	f241 0303 	movw	r3, #4099	; 0x1003
 800275c:	429a      	cmp	r2, r3
 800275e:	d817      	bhi.n	8002790 <HAL_RCC_OscConfig+0x1b8>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	691b      	ldr	r3, [r3, #16]
 8002764:	2b40      	cmp	r3, #64	; 0x40
 8002766:	d108      	bne.n	800277a <HAL_RCC_OscConfig+0x1a2>
 8002768:	4b3d      	ldr	r3, [pc, #244]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002770:	4a3b      	ldr	r2, [pc, #236]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002772:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002776:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002778:	e07a      	b.n	8002870 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800277a:	4b39      	ldr	r3, [pc, #228]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	691b      	ldr	r3, [r3, #16]
 8002786:	031b      	lsls	r3, r3, #12
 8002788:	4935      	ldr	r1, [pc, #212]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800278a:	4313      	orrs	r3, r2
 800278c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800278e:	e06f      	b.n	8002870 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002790:	4b33      	ldr	r3, [pc, #204]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	691b      	ldr	r3, [r3, #16]
 800279c:	061b      	lsls	r3, r3, #24
 800279e:	4930      	ldr	r1, [pc, #192]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027a4:	e064      	b.n	8002870 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d045      	beq.n	800283a <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027ae:	4b2c      	ldr	r3, [pc, #176]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f023 0219 	bic.w	r2, r3, #25
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	4929      	ldr	r1, [pc, #164]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80027bc:	4313      	orrs	r3, r2
 80027be:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027c0:	f7fe f98a 	bl	8000ad8 <HAL_GetTick>
 80027c4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027c6:	e008      	b.n	80027da <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80027c8:	f7fe f986 	bl	8000ad8 <HAL_GetTick>
 80027cc:	4602      	mov	r2, r0
 80027ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d0:	1ad3      	subs	r3, r2, r3
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d901      	bls.n	80027da <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80027d6:	2303      	movs	r3, #3
 80027d8:	e307      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027da:	4b21      	ldr	r3, [pc, #132]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f003 0304 	and.w	r3, r3, #4
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d0f0      	beq.n	80027c8 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027e6:	f7fe f9a5 	bl	8000b34 <HAL_GetREVID>
 80027ea:	4602      	mov	r2, r0
 80027ec:	f241 0303 	movw	r3, #4099	; 0x1003
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d817      	bhi.n	8002824 <HAL_RCC_OscConfig+0x24c>
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	691b      	ldr	r3, [r3, #16]
 80027f8:	2b40      	cmp	r3, #64	; 0x40
 80027fa:	d108      	bne.n	800280e <HAL_RCC_OscConfig+0x236>
 80027fc:	4b18      	ldr	r3, [pc, #96]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002804:	4a16      	ldr	r2, [pc, #88]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002806:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800280a:	6053      	str	r3, [r2, #4]
 800280c:	e030      	b.n	8002870 <HAL_RCC_OscConfig+0x298>
 800280e:	4b14      	ldr	r3, [pc, #80]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	031b      	lsls	r3, r3, #12
 800281c:	4910      	ldr	r1, [pc, #64]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800281e:	4313      	orrs	r3, r2
 8002820:	604b      	str	r3, [r1, #4]
 8002822:	e025      	b.n	8002870 <HAL_RCC_OscConfig+0x298>
 8002824:	4b0e      	ldr	r3, [pc, #56]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	061b      	lsls	r3, r3, #24
 8002832:	490b      	ldr	r1, [pc, #44]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002834:	4313      	orrs	r3, r2
 8002836:	604b      	str	r3, [r1, #4]
 8002838:	e01a      	b.n	8002870 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800283a:	4b09      	ldr	r3, [pc, #36]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a08      	ldr	r2, [pc, #32]	; (8002860 <HAL_RCC_OscConfig+0x288>)
 8002840:	f023 0301 	bic.w	r3, r3, #1
 8002844:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002846:	f7fe f947 	bl	8000ad8 <HAL_GetTick>
 800284a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800284c:	e00a      	b.n	8002864 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800284e:	f7fe f943 	bl	8000ad8 <HAL_GetTick>
 8002852:	4602      	mov	r2, r0
 8002854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002856:	1ad3      	subs	r3, r2, r3
 8002858:	2b02      	cmp	r3, #2
 800285a:	d903      	bls.n	8002864 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 800285c:	2303      	movs	r3, #3
 800285e:	e2c4      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
 8002860:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002864:	4ba4      	ldr	r3, [pc, #656]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0304 	and.w	r3, r3, #4
 800286c:	2b00      	cmp	r3, #0
 800286e:	d1ee      	bne.n	800284e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0310 	and.w	r3, r3, #16
 8002878:	2b00      	cmp	r3, #0
 800287a:	f000 80a9 	beq.w	80029d0 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800287e:	4b9e      	ldr	r3, [pc, #632]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002886:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002888:	4b9b      	ldr	r3, [pc, #620]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 800288a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	2b08      	cmp	r3, #8
 8002892:	d007      	beq.n	80028a4 <HAL_RCC_OscConfig+0x2cc>
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	2b18      	cmp	r3, #24
 8002898:	d13a      	bne.n	8002910 <HAL_RCC_OscConfig+0x338>
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	f003 0303 	and.w	r3, r3, #3
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d135      	bne.n	8002910 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028a4:	4b94      	ldr	r3, [pc, #592]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d005      	beq.n	80028bc <HAL_RCC_OscConfig+0x2e4>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69db      	ldr	r3, [r3, #28]
 80028b4:	2b80      	cmp	r3, #128	; 0x80
 80028b6:	d001      	beq.n	80028bc <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e296      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028bc:	f7fe f93a 	bl	8000b34 <HAL_GetREVID>
 80028c0:	4602      	mov	r2, r0
 80028c2:	f241 0303 	movw	r3, #4099	; 0x1003
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d817      	bhi.n	80028fa <HAL_RCC_OscConfig+0x322>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6a1b      	ldr	r3, [r3, #32]
 80028ce:	2b20      	cmp	r3, #32
 80028d0:	d108      	bne.n	80028e4 <HAL_RCC_OscConfig+0x30c>
 80028d2:	4b89      	ldr	r3, [pc, #548]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80028da:	4a87      	ldr	r2, [pc, #540]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80028dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80028e0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028e2:	e075      	b.n	80029d0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028e4:	4b84      	ldr	r3, [pc, #528]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	069b      	lsls	r3, r3, #26
 80028f2:	4981      	ldr	r1, [pc, #516]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028f8:	e06a      	b.n	80029d0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028fa:	4b7f      	ldr	r3, [pc, #508]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	061b      	lsls	r3, r3, #24
 8002908:	497b      	ldr	r1, [pc, #492]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 800290a:	4313      	orrs	r3, r2
 800290c:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800290e:	e05f      	b.n	80029d0 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d042      	beq.n	800299e <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002918:	4b77      	ldr	r3, [pc, #476]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a76      	ldr	r2, [pc, #472]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 800291e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002922:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002924:	f7fe f8d8 	bl	8000ad8 <HAL_GetTick>
 8002928:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800292a:	e008      	b.n	800293e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800292c:	f7fe f8d4 	bl	8000ad8 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2b02      	cmp	r3, #2
 8002938:	d901      	bls.n	800293e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800293a:	2303      	movs	r3, #3
 800293c:	e255      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800293e:	4b6e      	ldr	r3, [pc, #440]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002946:	2b00      	cmp	r3, #0
 8002948:	d0f0      	beq.n	800292c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800294a:	f7fe f8f3 	bl	8000b34 <HAL_GetREVID>
 800294e:	4602      	mov	r2, r0
 8002950:	f241 0303 	movw	r3, #4099	; 0x1003
 8002954:	429a      	cmp	r2, r3
 8002956:	d817      	bhi.n	8002988 <HAL_RCC_OscConfig+0x3b0>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6a1b      	ldr	r3, [r3, #32]
 800295c:	2b20      	cmp	r3, #32
 800295e:	d108      	bne.n	8002972 <HAL_RCC_OscConfig+0x39a>
 8002960:	4b65      	ldr	r3, [pc, #404]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002968:	4a63      	ldr	r2, [pc, #396]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 800296a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800296e:	6053      	str	r3, [r2, #4]
 8002970:	e02e      	b.n	80029d0 <HAL_RCC_OscConfig+0x3f8>
 8002972:	4b61      	ldr	r3, [pc, #388]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	069b      	lsls	r3, r3, #26
 8002980:	495d      	ldr	r1, [pc, #372]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002982:	4313      	orrs	r3, r2
 8002984:	604b      	str	r3, [r1, #4]
 8002986:	e023      	b.n	80029d0 <HAL_RCC_OscConfig+0x3f8>
 8002988:	4b5b      	ldr	r3, [pc, #364]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6a1b      	ldr	r3, [r3, #32]
 8002994:	061b      	lsls	r3, r3, #24
 8002996:	4958      	ldr	r1, [pc, #352]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002998:	4313      	orrs	r3, r2
 800299a:	60cb      	str	r3, [r1, #12]
 800299c:	e018      	b.n	80029d0 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800299e:	4b56      	ldr	r3, [pc, #344]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a55      	ldr	r2, [pc, #340]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80029a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029aa:	f7fe f895 	bl	8000ad8 <HAL_GetTick>
 80029ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029b0:	e008      	b.n	80029c4 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80029b2:	f7fe f891 	bl	8000ad8 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	2b02      	cmp	r3, #2
 80029be:	d901      	bls.n	80029c4 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e212      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029c4:	4b4c      	ldr	r3, [pc, #304]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d1f0      	bne.n	80029b2 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f003 0308 	and.w	r3, r3, #8
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d036      	beq.n	8002a4a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	695b      	ldr	r3, [r3, #20]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d019      	beq.n	8002a18 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029e4:	4b44      	ldr	r3, [pc, #272]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80029e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80029e8:	4a43      	ldr	r2, [pc, #268]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 80029ea:	f043 0301 	orr.w	r3, r3, #1
 80029ee:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f0:	f7fe f872 	bl	8000ad8 <HAL_GetTick>
 80029f4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80029f6:	e008      	b.n	8002a0a <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029f8:	f7fe f86e 	bl	8000ad8 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d901      	bls.n	8002a0a <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e1ef      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a0a:	4b3b      	ldr	r3, [pc, #236]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002a0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a0e:	f003 0302 	and.w	r3, r3, #2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d0f0      	beq.n	80029f8 <HAL_RCC_OscConfig+0x420>
 8002a16:	e018      	b.n	8002a4a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a18:	4b37      	ldr	r3, [pc, #220]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002a1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a1c:	4a36      	ldr	r2, [pc, #216]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002a1e:	f023 0301 	bic.w	r3, r3, #1
 8002a22:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a24:	f7fe f858 	bl	8000ad8 <HAL_GetTick>
 8002a28:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a2c:	f7fe f854 	bl	8000ad8 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b02      	cmp	r3, #2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e1d5      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a3e:	4b2e      	ldr	r3, [pc, #184]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002a40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d1f0      	bne.n	8002a2c <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0320 	and.w	r3, r3, #32
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d036      	beq.n	8002ac4 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d019      	beq.n	8002a92 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a5e:	4b26      	ldr	r3, [pc, #152]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a25      	ldr	r2, [pc, #148]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002a64:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a68:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a6a:	f7fe f835 	bl	8000ad8 <HAL_GetTick>
 8002a6e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a70:	e008      	b.n	8002a84 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002a72:	f7fe f831 	bl	8000ad8 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b02      	cmp	r3, #2
 8002a7e:	d901      	bls.n	8002a84 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002a80:	2303      	movs	r3, #3
 8002a82:	e1b2      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a84:	4b1c      	ldr	r3, [pc, #112]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d0f0      	beq.n	8002a72 <HAL_RCC_OscConfig+0x49a>
 8002a90:	e018      	b.n	8002ac4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002a92:	4b19      	ldr	r3, [pc, #100]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a18      	ldr	r2, [pc, #96]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002a98:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a9c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a9e:	f7fe f81b 	bl	8000ad8 <HAL_GetTick>
 8002aa2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002aa4:	e008      	b.n	8002ab8 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8002aa6:	f7fe f817 	bl	8000ad8 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d901      	bls.n	8002ab8 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e198      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ab8:	4b0f      	ldr	r3, [pc, #60]	; (8002af8 <HAL_RCC_OscConfig+0x520>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d1f0      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f003 0304 	and.w	r3, r3, #4
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	f000 8085 	beq.w	8002bdc <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ad2:	4b0a      	ldr	r3, [pc, #40]	; (8002afc <HAL_RCC_OscConfig+0x524>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a09      	ldr	r2, [pc, #36]	; (8002afc <HAL_RCC_OscConfig+0x524>)
 8002ad8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002adc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002ade:	f7fd fffb 	bl	8000ad8 <HAL_GetTick>
 8002ae2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002ae4:	e00c      	b.n	8002b00 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002ae6:	f7fd fff7 	bl	8000ad8 <HAL_GetTick>
 8002aea:	4602      	mov	r2, r0
 8002aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b64      	cmp	r3, #100	; 0x64
 8002af2:	d905      	bls.n	8002b00 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e178      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
 8002af8:	58024400 	.word	0x58024400
 8002afc:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b00:	4b96      	ldr	r3, [pc, #600]	; (8002d5c <HAL_RCC_OscConfig+0x784>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d0ec      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d106      	bne.n	8002b22 <HAL_RCC_OscConfig+0x54a>
 8002b14:	4b92      	ldr	r3, [pc, #584]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b18:	4a91      	ldr	r2, [pc, #580]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b1a:	f043 0301 	orr.w	r3, r3, #1
 8002b1e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b20:	e02d      	b.n	8002b7e <HAL_RCC_OscConfig+0x5a6>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d10c      	bne.n	8002b44 <HAL_RCC_OscConfig+0x56c>
 8002b2a:	4b8d      	ldr	r3, [pc, #564]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2e:	4a8c      	ldr	r2, [pc, #560]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b30:	f023 0301 	bic.w	r3, r3, #1
 8002b34:	6713      	str	r3, [r2, #112]	; 0x70
 8002b36:	4b8a      	ldr	r3, [pc, #552]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b3a:	4a89      	ldr	r2, [pc, #548]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b3c:	f023 0304 	bic.w	r3, r3, #4
 8002b40:	6713      	str	r3, [r2, #112]	; 0x70
 8002b42:	e01c      	b.n	8002b7e <HAL_RCC_OscConfig+0x5a6>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	2b05      	cmp	r3, #5
 8002b4a:	d10c      	bne.n	8002b66 <HAL_RCC_OscConfig+0x58e>
 8002b4c:	4b84      	ldr	r3, [pc, #528]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b50:	4a83      	ldr	r2, [pc, #524]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b52:	f043 0304 	orr.w	r3, r3, #4
 8002b56:	6713      	str	r3, [r2, #112]	; 0x70
 8002b58:	4b81      	ldr	r3, [pc, #516]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5c:	4a80      	ldr	r2, [pc, #512]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	6713      	str	r3, [r2, #112]	; 0x70
 8002b64:	e00b      	b.n	8002b7e <HAL_RCC_OscConfig+0x5a6>
 8002b66:	4b7e      	ldr	r3, [pc, #504]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6a:	4a7d      	ldr	r2, [pc, #500]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b6c:	f023 0301 	bic.w	r3, r3, #1
 8002b70:	6713      	str	r3, [r2, #112]	; 0x70
 8002b72:	4b7b      	ldr	r3, [pc, #492]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b76:	4a7a      	ldr	r2, [pc, #488]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002b78:	f023 0304 	bic.w	r3, r3, #4
 8002b7c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d015      	beq.n	8002bb2 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b86:	f7fd ffa7 	bl	8000ad8 <HAL_GetTick>
 8002b8a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b8c:	e00a      	b.n	8002ba4 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b8e:	f7fd ffa3 	bl	8000ad8 <HAL_GetTick>
 8002b92:	4602      	mov	r2, r0
 8002b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d901      	bls.n	8002ba4 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8002ba0:	2303      	movs	r3, #3
 8002ba2:	e122      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002ba4:	4b6e      	ldr	r3, [pc, #440]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002ba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ba8:	f003 0302 	and.w	r3, r3, #2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d0ee      	beq.n	8002b8e <HAL_RCC_OscConfig+0x5b6>
 8002bb0:	e014      	b.n	8002bdc <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bb2:	f7fd ff91 	bl	8000ad8 <HAL_GetTick>
 8002bb6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bb8:	e00a      	b.n	8002bd0 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bba:	f7fd ff8d 	bl	8000ad8 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e10c      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bd0:	4b63      	ldr	r3, [pc, #396]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002bd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd4:	f003 0302 	and.w	r3, r3, #2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d1ee      	bne.n	8002bba <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f000 8101 	beq.w	8002de8 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002be6:	4b5e      	ldr	r3, [pc, #376]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002be8:	691b      	ldr	r3, [r3, #16]
 8002bea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002bee:	2b18      	cmp	r3, #24
 8002bf0:	f000 80bc 	beq.w	8002d6c <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf8:	2b02      	cmp	r3, #2
 8002bfa:	f040 8095 	bne.w	8002d28 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bfe:	4b58      	ldr	r3, [pc, #352]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4a57      	ldr	r2, [pc, #348]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c04:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c0a:	f7fd ff65 	bl	8000ad8 <HAL_GetTick>
 8002c0e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c10:	e008      	b.n	8002c24 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c12:	f7fd ff61 	bl	8000ad8 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e0e2      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c24:	4b4e      	ldr	r3, [pc, #312]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d1f0      	bne.n	8002c12 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c30:	4b4b      	ldr	r3, [pc, #300]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c32:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c34:	4b4b      	ldr	r3, [pc, #300]	; (8002d64 <HAL_RCC_OscConfig+0x78c>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002c40:	0112      	lsls	r2, r2, #4
 8002c42:	430a      	orrs	r2, r1
 8002c44:	4946      	ldr	r1, [pc, #280]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	628b      	str	r3, [r1, #40]	; 0x28
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	025b      	lsls	r3, r3, #9
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c64:	3b01      	subs	r3, #1
 8002c66:	041b      	lsls	r3, r3, #16
 8002c68:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c72:	3b01      	subs	r3, #1
 8002c74:	061b      	lsls	r3, r3, #24
 8002c76:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002c7a:	4939      	ldr	r1, [pc, #228]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002c80:	4b37      	ldr	r3, [pc, #220]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c84:	4a36      	ldr	r2, [pc, #216]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c86:	f023 0301 	bic.w	r3, r3, #1
 8002c8a:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c8c:	4b34      	ldr	r3, [pc, #208]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c90:	4b35      	ldr	r3, [pc, #212]	; (8002d68 <HAL_RCC_OscConfig+0x790>)
 8002c92:	4013      	ands	r3, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002c98:	00d2      	lsls	r2, r2, #3
 8002c9a:	4931      	ldr	r1, [pc, #196]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002ca0:	4b2f      	ldr	r3, [pc, #188]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca4:	f023 020c 	bic.w	r2, r3, #12
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cac:	492c      	ldr	r1, [pc, #176]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002cb2:	4b2b      	ldr	r3, [pc, #172]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cb6:	f023 0202 	bic.w	r2, r3, #2
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cbe:	4928      	ldr	r1, [pc, #160]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002cc4:	4b26      	ldr	r3, [pc, #152]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc8:	4a25      	ldr	r2, [pc, #148]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cce:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cd0:	4b23      	ldr	r3, [pc, #140]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd4:	4a22      	ldr	r2, [pc, #136]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cda:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002cdc:	4b20      	ldr	r3, [pc, #128]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce0:	4a1f      	ldr	r2, [pc, #124]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002ce2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ce6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8002ce8:	4b1d      	ldr	r3, [pc, #116]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cec:	4a1c      	ldr	r2, [pc, #112]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cf4:	4b1a      	ldr	r3, [pc, #104]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4a19      	ldr	r2, [pc, #100]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002cfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d00:	f7fd feea 	bl	8000ad8 <HAL_GetTick>
 8002d04:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d06:	e008      	b.n	8002d1a <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d08:	f7fd fee6 	bl	8000ad8 <HAL_GetTick>
 8002d0c:	4602      	mov	r2, r0
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d10:	1ad3      	subs	r3, r2, r3
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d901      	bls.n	8002d1a <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8002d16:	2303      	movs	r3, #3
 8002d18:	e067      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d1a:	4b11      	ldr	r3, [pc, #68]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0f0      	beq.n	8002d08 <HAL_RCC_OscConfig+0x730>
 8002d26:	e05f      	b.n	8002de8 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d28:	4b0d      	ldr	r3, [pc, #52]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a0c      	ldr	r2, [pc, #48]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002d2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d32:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d34:	f7fd fed0 	bl	8000ad8 <HAL_GetTick>
 8002d38:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d3c:	f7fd fecc 	bl	8000ad8 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e04d      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d4e:	4b04      	ldr	r3, [pc, #16]	; (8002d60 <HAL_RCC_OscConfig+0x788>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d1f0      	bne.n	8002d3c <HAL_RCC_OscConfig+0x764>
 8002d5a:	e045      	b.n	8002de8 <HAL_RCC_OscConfig+0x810>
 8002d5c:	58024800 	.word	0x58024800
 8002d60:	58024400 	.word	0x58024400
 8002d64:	fffffc0c 	.word	0xfffffc0c
 8002d68:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002d6c:	4b21      	ldr	r3, [pc, #132]	; (8002df4 <HAL_RCC_OscConfig+0x81c>)
 8002d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d70:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002d72:	4b20      	ldr	r3, [pc, #128]	; (8002df4 <HAL_RCC_OscConfig+0x81c>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d76:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d031      	beq.n	8002de4 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	f003 0203 	and.w	r2, r3, #3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d8a:	429a      	cmp	r2, r3
 8002d8c:	d12a      	bne.n	8002de4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	091b      	lsrs	r3, r3, #4
 8002d92:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d122      	bne.n	8002de4 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da8:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d11a      	bne.n	8002de4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	0a5b      	lsrs	r3, r3, #9
 8002db2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dba:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d111      	bne.n	8002de4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	0c1b      	lsrs	r3, r3, #16
 8002dc4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dcc:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d108      	bne.n	8002de4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	0e1b      	lsrs	r3, r3, #24
 8002dd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dde:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d001      	beq.n	8002de8 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e000      	b.n	8002dea <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3730      	adds	r7, #48	; 0x30
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	58024400 	.word	0x58024400

08002df8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d101      	bne.n	8002e0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e19c      	b.n	8003146 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b8a      	ldr	r3, [pc, #552]	; (8003038 <HAL_RCC_ClockConfig+0x240>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 030f 	and.w	r3, r3, #15
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d910      	bls.n	8002e3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1a:	4b87      	ldr	r3, [pc, #540]	; (8003038 <HAL_RCC_ClockConfig+0x240>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f023 020f 	bic.w	r2, r3, #15
 8002e22:	4985      	ldr	r1, [pc, #532]	; (8003038 <HAL_RCC_ClockConfig+0x240>)
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e2a:	4b83      	ldr	r3, [pc, #524]	; (8003038 <HAL_RCC_ClockConfig+0x240>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 030f 	and.w	r3, r3, #15
 8002e32:	683a      	ldr	r2, [r7, #0]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d001      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	e184      	b.n	8003146 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0304 	and.w	r3, r3, #4
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d010      	beq.n	8002e6a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	691a      	ldr	r2, [r3, #16]
 8002e4c:	4b7b      	ldr	r3, [pc, #492]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d908      	bls.n	8002e6a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002e58:	4b78      	ldr	r3, [pc, #480]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002e5a:	699b      	ldr	r3, [r3, #24]
 8002e5c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	4975      	ldr	r1, [pc, #468]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002e66:	4313      	orrs	r3, r2
 8002e68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0308 	and.w	r3, r3, #8
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d010      	beq.n	8002e98 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	695a      	ldr	r2, [r3, #20]
 8002e7a:	4b70      	ldr	r3, [pc, #448]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002e82:	429a      	cmp	r2, r3
 8002e84:	d908      	bls.n	8002e98 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002e86:	4b6d      	ldr	r3, [pc, #436]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	496a      	ldr	r1, [pc, #424]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0310 	and.w	r3, r3, #16
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d010      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	699a      	ldr	r2, [r3, #24]
 8002ea8:	4b64      	ldr	r3, [pc, #400]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002eaa:	69db      	ldr	r3, [r3, #28]
 8002eac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d908      	bls.n	8002ec6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002eb4:	4b61      	ldr	r3, [pc, #388]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002eb6:	69db      	ldr	r3, [r3, #28]
 8002eb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	495e      	ldr	r1, [pc, #376]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0320 	and.w	r3, r3, #32
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d010      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69da      	ldr	r2, [r3, #28]
 8002ed6:	4b59      	ldr	r3, [pc, #356]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002ed8:	6a1b      	ldr	r3, [r3, #32]
 8002eda:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	d908      	bls.n	8002ef4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002ee2:	4b56      	ldr	r3, [pc, #344]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	69db      	ldr	r3, [r3, #28]
 8002eee:	4953      	ldr	r1, [pc, #332]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d010      	beq.n	8002f22 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68da      	ldr	r2, [r3, #12]
 8002f04:	4b4d      	ldr	r3, [pc, #308]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f06:	699b      	ldr	r3, [r3, #24]
 8002f08:	f003 030f 	and.w	r3, r3, #15
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d908      	bls.n	8002f22 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f10:	4b4a      	ldr	r3, [pc, #296]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	f023 020f 	bic.w	r2, r3, #15
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	4947      	ldr	r1, [pc, #284]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f003 0301 	and.w	r3, r3, #1
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d055      	beq.n	8002fda <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002f2e:	4b43      	ldr	r3, [pc, #268]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	4940      	ldr	r1, [pc, #256]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	d107      	bne.n	8002f58 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002f48:	4b3c      	ldr	r3, [pc, #240]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d121      	bne.n	8002f98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e0f6      	b.n	8003146 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2b03      	cmp	r3, #3
 8002f5e:	d107      	bne.n	8002f70 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f60:	4b36      	ldr	r3, [pc, #216]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d115      	bne.n	8002f98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e0ea      	b.n	8003146 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d107      	bne.n	8002f88 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f78:	4b30      	ldr	r3, [pc, #192]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d109      	bne.n	8002f98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e0de      	b.n	8003146 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f88:	4b2c      	ldr	r3, [pc, #176]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0304 	and.w	r3, r3, #4
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d101      	bne.n	8002f98 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	e0d6      	b.n	8003146 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002f98:	4b28      	ldr	r3, [pc, #160]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002f9a:	691b      	ldr	r3, [r3, #16]
 8002f9c:	f023 0207 	bic.w	r2, r3, #7
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	4925      	ldr	r1, [pc, #148]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002fa6:	4313      	orrs	r3, r2
 8002fa8:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002faa:	f7fd fd95 	bl	8000ad8 <HAL_GetTick>
 8002fae:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fb0:	e00a      	b.n	8002fc8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fb2:	f7fd fd91 	bl	8000ad8 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d901      	bls.n	8002fc8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e0be      	b.n	8003146 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fc8:	4b1c      	ldr	r3, [pc, #112]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002fca:	691b      	ldr	r3, [r3, #16]
 8002fcc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	00db      	lsls	r3, r3, #3
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d1eb      	bne.n	8002fb2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f003 0302 	and.w	r3, r3, #2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d010      	beq.n	8003008 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	68da      	ldr	r2, [r3, #12]
 8002fea:	4b14      	ldr	r3, [pc, #80]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	f003 030f 	and.w	r3, r3, #15
 8002ff2:	429a      	cmp	r2, r3
 8002ff4:	d208      	bcs.n	8003008 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ff6:	4b11      	ldr	r3, [pc, #68]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	f023 020f 	bic.w	r2, r3, #15
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	68db      	ldr	r3, [r3, #12]
 8003002:	490e      	ldr	r1, [pc, #56]	; (800303c <HAL_RCC_ClockConfig+0x244>)
 8003004:	4313      	orrs	r3, r2
 8003006:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003008:	4b0b      	ldr	r3, [pc, #44]	; (8003038 <HAL_RCC_ClockConfig+0x240>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 030f 	and.w	r3, r3, #15
 8003010:	683a      	ldr	r2, [r7, #0]
 8003012:	429a      	cmp	r2, r3
 8003014:	d214      	bcs.n	8003040 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003016:	4b08      	ldr	r3, [pc, #32]	; (8003038 <HAL_RCC_ClockConfig+0x240>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f023 020f 	bic.w	r2, r3, #15
 800301e:	4906      	ldr	r1, [pc, #24]	; (8003038 <HAL_RCC_ClockConfig+0x240>)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	4313      	orrs	r3, r2
 8003024:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003026:	4b04      	ldr	r3, [pc, #16]	; (8003038 <HAL_RCC_ClockConfig+0x240>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 030f 	and.w	r3, r3, #15
 800302e:	683a      	ldr	r2, [r7, #0]
 8003030:	429a      	cmp	r2, r3
 8003032:	d005      	beq.n	8003040 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e086      	b.n	8003146 <HAL_RCC_ClockConfig+0x34e>
 8003038:	52002000 	.word	0x52002000
 800303c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f003 0304 	and.w	r3, r3, #4
 8003048:	2b00      	cmp	r3, #0
 800304a:	d010      	beq.n	800306e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	691a      	ldr	r2, [r3, #16]
 8003050:	4b3f      	ldr	r3, [pc, #252]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003058:	429a      	cmp	r2, r3
 800305a:	d208      	bcs.n	800306e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800305c:	4b3c      	ldr	r3, [pc, #240]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	691b      	ldr	r3, [r3, #16]
 8003068:	4939      	ldr	r1, [pc, #228]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 800306a:	4313      	orrs	r3, r2
 800306c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0308 	and.w	r3, r3, #8
 8003076:	2b00      	cmp	r3, #0
 8003078:	d010      	beq.n	800309c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	695a      	ldr	r2, [r3, #20]
 800307e:	4b34      	ldr	r3, [pc, #208]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 8003080:	69db      	ldr	r3, [r3, #28]
 8003082:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003086:	429a      	cmp	r2, r3
 8003088:	d208      	bcs.n	800309c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800308a:	4b31      	ldr	r3, [pc, #196]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 800308c:	69db      	ldr	r3, [r3, #28]
 800308e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	492e      	ldr	r1, [pc, #184]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 8003098:	4313      	orrs	r3, r2
 800309a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0310 	and.w	r3, r3, #16
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d010      	beq.n	80030ca <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	699a      	ldr	r2, [r3, #24]
 80030ac:	4b28      	ldr	r3, [pc, #160]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 80030ae:	69db      	ldr	r3, [r3, #28]
 80030b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80030b4:	429a      	cmp	r2, r3
 80030b6:	d208      	bcs.n	80030ca <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80030b8:	4b25      	ldr	r3, [pc, #148]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 80030ba:	69db      	ldr	r3, [r3, #28]
 80030bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	4922      	ldr	r1, [pc, #136]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0320 	and.w	r3, r3, #32
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d010      	beq.n	80030f8 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	69da      	ldr	r2, [r3, #28]
 80030da:	4b1d      	ldr	r3, [pc, #116]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 80030dc:	6a1b      	ldr	r3, [r3, #32]
 80030de:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d208      	bcs.n	80030f8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80030e6:	4b1a      	ldr	r3, [pc, #104]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	4917      	ldr	r1, [pc, #92]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 80030f4:	4313      	orrs	r3, r2
 80030f6:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80030f8:	f000 f834 	bl	8003164 <HAL_RCC_GetSysClockFreq>
 80030fc:	4601      	mov	r1, r0
 80030fe:	4b14      	ldr	r3, [pc, #80]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 8003100:	699b      	ldr	r3, [r3, #24]
 8003102:	0a1b      	lsrs	r3, r3, #8
 8003104:	f003 030f 	and.w	r3, r3, #15
 8003108:	4a12      	ldr	r2, [pc, #72]	; (8003154 <HAL_RCC_ClockConfig+0x35c>)
 800310a:	5cd3      	ldrb	r3, [r2, r3]
 800310c:	f003 031f 	and.w	r3, r3, #31
 8003110:	fa21 f303 	lsr.w	r3, r1, r3
 8003114:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003116:	4b0e      	ldr	r3, [pc, #56]	; (8003150 <HAL_RCC_ClockConfig+0x358>)
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	f003 030f 	and.w	r3, r3, #15
 800311e:	4a0d      	ldr	r2, [pc, #52]	; (8003154 <HAL_RCC_ClockConfig+0x35c>)
 8003120:	5cd3      	ldrb	r3, [r2, r3]
 8003122:	f003 031f 	and.w	r3, r3, #31
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	fa22 f303 	lsr.w	r3, r2, r3
 800312c:	4a0a      	ldr	r2, [pc, #40]	; (8003158 <HAL_RCC_ClockConfig+0x360>)
 800312e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003130:	4a0a      	ldr	r2, [pc, #40]	; (800315c <HAL_RCC_ClockConfig+0x364>)
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8003136:	4b0a      	ldr	r3, [pc, #40]	; (8003160 <HAL_RCC_ClockConfig+0x368>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	4618      	mov	r0, r3
 800313c:	f7fd fc82 	bl	8000a44 <HAL_InitTick>
 8003140:	4603      	mov	r3, r0
 8003142:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003144:	7bfb      	ldrb	r3, [r7, #15]
}
 8003146:	4618      	mov	r0, r3
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	58024400 	.word	0x58024400
 8003154:	0800eb94 	.word	0x0800eb94
 8003158:	24000004 	.word	0x24000004
 800315c:	24000000 	.word	0x24000000
 8003160:	24000008 	.word	0x24000008

08003164 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003164:	b480      	push	{r7}
 8003166:	b089      	sub	sp, #36	; 0x24
 8003168:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800316a:	4baf      	ldr	r3, [pc, #700]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003172:	2b18      	cmp	r3, #24
 8003174:	f200 814e 	bhi.w	8003414 <HAL_RCC_GetSysClockFreq+0x2b0>
 8003178:	a201      	add	r2, pc, #4	; (adr r2, 8003180 <HAL_RCC_GetSysClockFreq+0x1c>)
 800317a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800317e:	bf00      	nop
 8003180:	080031e5 	.word	0x080031e5
 8003184:	08003415 	.word	0x08003415
 8003188:	08003415 	.word	0x08003415
 800318c:	08003415 	.word	0x08003415
 8003190:	08003415 	.word	0x08003415
 8003194:	08003415 	.word	0x08003415
 8003198:	08003415 	.word	0x08003415
 800319c:	08003415 	.word	0x08003415
 80031a0:	0800320b 	.word	0x0800320b
 80031a4:	08003415 	.word	0x08003415
 80031a8:	08003415 	.word	0x08003415
 80031ac:	08003415 	.word	0x08003415
 80031b0:	08003415 	.word	0x08003415
 80031b4:	08003415 	.word	0x08003415
 80031b8:	08003415 	.word	0x08003415
 80031bc:	08003415 	.word	0x08003415
 80031c0:	08003211 	.word	0x08003211
 80031c4:	08003415 	.word	0x08003415
 80031c8:	08003415 	.word	0x08003415
 80031cc:	08003415 	.word	0x08003415
 80031d0:	08003415 	.word	0x08003415
 80031d4:	08003415 	.word	0x08003415
 80031d8:	08003415 	.word	0x08003415
 80031dc:	08003415 	.word	0x08003415
 80031e0:	08003217 	.word	0x08003217
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80031e4:	4b90      	ldr	r3, [pc, #576]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0320 	and.w	r3, r3, #32
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d009      	beq.n	8003204 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80031f0:	4b8d      	ldr	r3, [pc, #564]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	08db      	lsrs	r3, r3, #3
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	4a8c      	ldr	r2, [pc, #560]	; (800342c <HAL_RCC_GetSysClockFreq+0x2c8>)
 80031fc:	fa22 f303 	lsr.w	r3, r2, r3
 8003200:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8003202:	e10a      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003204:	4b89      	ldr	r3, [pc, #548]	; (800342c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8003206:	61bb      	str	r3, [r7, #24]
    break;
 8003208:	e107      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800320a:	4b89      	ldr	r3, [pc, #548]	; (8003430 <HAL_RCC_GetSysClockFreq+0x2cc>)
 800320c:	61bb      	str	r3, [r7, #24]
    break;
 800320e:	e104      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8003210:	4b88      	ldr	r3, [pc, #544]	; (8003434 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8003212:	61bb      	str	r3, [r7, #24]
    break;
 8003214:	e101      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003216:	4b84      	ldr	r3, [pc, #528]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321a:	f003 0303 	and.w	r3, r3, #3
 800321e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8003220:	4b81      	ldr	r3, [pc, #516]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003224:	091b      	lsrs	r3, r3, #4
 8003226:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800322a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800322c:	4b7e      	ldr	r3, [pc, #504]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800322e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8003236:	4b7c      	ldr	r3, [pc, #496]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800323a:	08db      	lsrs	r3, r3, #3
 800323c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	fb02 f303 	mul.w	r3, r2, r3
 8003246:	ee07 3a90 	vmov	s15, r3
 800324a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800324e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	2b00      	cmp	r3, #0
 8003256:	f000 80da 	beq.w	800340e <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d05a      	beq.n	8003316 <HAL_RCC_GetSysClockFreq+0x1b2>
 8003260:	2b01      	cmp	r3, #1
 8003262:	d302      	bcc.n	800326a <HAL_RCC_GetSysClockFreq+0x106>
 8003264:	2b02      	cmp	r3, #2
 8003266:	d078      	beq.n	800335a <HAL_RCC_GetSysClockFreq+0x1f6>
 8003268:	e099      	b.n	800339e <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800326a:	4b6f      	ldr	r3, [pc, #444]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0320 	and.w	r3, r3, #32
 8003272:	2b00      	cmp	r3, #0
 8003274:	d02d      	beq.n	80032d2 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8003276:	4b6c      	ldr	r3, [pc, #432]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	08db      	lsrs	r3, r3, #3
 800327c:	f003 0303 	and.w	r3, r3, #3
 8003280:	4a6a      	ldr	r2, [pc, #424]	; (800342c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8003282:	fa22 f303 	lsr.w	r3, r2, r3
 8003286:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	ee07 3a90 	vmov	s15, r3
 800328e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	ee07 3a90 	vmov	s15, r3
 8003298:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800329c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032a0:	4b61      	ldr	r3, [pc, #388]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80032a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032a8:	ee07 3a90 	vmov	s15, r3
 80032ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032b0:	ed97 6a02 	vldr	s12, [r7, #8]
 80032b4:	eddf 5a60 	vldr	s11, [pc, #384]	; 8003438 <HAL_RCC_GetSysClockFreq+0x2d4>
 80032b8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80032bc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80032c0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80032c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80032c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032cc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 80032d0:	e087      	b.n	80033e2 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	ee07 3a90 	vmov	s15, r3
 80032d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032dc:	eddf 6a57 	vldr	s13, [pc, #348]	; 800343c <HAL_RCC_GetSysClockFreq+0x2d8>
 80032e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032e4:	4b50      	ldr	r3, [pc, #320]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80032e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80032ec:	ee07 3a90 	vmov	s15, r3
 80032f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80032f4:	ed97 6a02 	vldr	s12, [r7, #8]
 80032f8:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8003438 <HAL_RCC_GetSysClockFreq+0x2d4>
 80032fc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003300:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003304:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003308:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800330c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003310:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003314:	e065      	b.n	80033e2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	ee07 3a90 	vmov	s15, r3
 800331c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003320:	eddf 6a47 	vldr	s13, [pc, #284]	; 8003440 <HAL_RCC_GetSysClockFreq+0x2dc>
 8003324:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003328:	4b3f      	ldr	r3, [pc, #252]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800332a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003330:	ee07 3a90 	vmov	s15, r3
 8003334:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003338:	ed97 6a02 	vldr	s12, [r7, #8]
 800333c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8003438 <HAL_RCC_GetSysClockFreq+0x2d4>
 8003340:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003344:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003348:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800334c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003350:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003354:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003358:	e043      	b.n	80033e2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800335a:	693b      	ldr	r3, [r7, #16]
 800335c:	ee07 3a90 	vmov	s15, r3
 8003360:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003364:	eddf 6a37 	vldr	s13, [pc, #220]	; 8003444 <HAL_RCC_GetSysClockFreq+0x2e0>
 8003368:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800336c:	4b2e      	ldr	r3, [pc, #184]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 800336e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003370:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003374:	ee07 3a90 	vmov	s15, r3
 8003378:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800337c:	ed97 6a02 	vldr	s12, [r7, #8]
 8003380:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8003438 <HAL_RCC_GetSysClockFreq+0x2d4>
 8003384:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003388:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800338c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003390:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003394:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003398:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800339c:	e021      	b.n	80033e2 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	ee07 3a90 	vmov	s15, r3
 80033a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033a8:	eddf 6a25 	vldr	s13, [pc, #148]	; 8003440 <HAL_RCC_GetSysClockFreq+0x2dc>
 80033ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033b0:	4b1d      	ldr	r3, [pc, #116]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80033b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033b8:	ee07 3a90 	vmov	s15, r3
 80033bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033c0:	ed97 6a02 	vldr	s12, [r7, #8]
 80033c4:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8003438 <HAL_RCC_GetSysClockFreq+0x2d4>
 80033c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033d0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80033d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033dc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80033e0:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80033e2:	4b11      	ldr	r3, [pc, #68]	; (8003428 <HAL_RCC_GetSysClockFreq+0x2c4>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e6:	0a5b      	lsrs	r3, r3, #9
 80033e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033ec:	3301      	adds	r3, #1
 80033ee:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	ee07 3a90 	vmov	s15, r3
 80033f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80033fa:	edd7 6a07 	vldr	s13, [r7, #28]
 80033fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003402:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003406:	ee17 3a90 	vmov	r3, s15
 800340a:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800340c:	e005      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 800340e:	2300      	movs	r3, #0
 8003410:	61bb      	str	r3, [r7, #24]
    break;
 8003412:	e002      	b.n	800341a <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8003414:	4b06      	ldr	r3, [pc, #24]	; (8003430 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8003416:	61bb      	str	r3, [r7, #24]
    break;
 8003418:	bf00      	nop
  }

  return sysclockfreq;
 800341a:	69bb      	ldr	r3, [r7, #24]
}
 800341c:	4618      	mov	r0, r3
 800341e:	3724      	adds	r7, #36	; 0x24
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	58024400 	.word	0x58024400
 800342c:	03d09000 	.word	0x03d09000
 8003430:	003d0900 	.word	0x003d0900
 8003434:	007a1200 	.word	0x007a1200
 8003438:	46000000 	.word	0x46000000
 800343c:	4c742400 	.word	0x4c742400
 8003440:	4a742400 	.word	0x4a742400
 8003444:	4af42400 	.word	0x4af42400

08003448 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800344e:	f7ff fe89 	bl	8003164 <HAL_RCC_GetSysClockFreq>
 8003452:	4601      	mov	r1, r0
 8003454:	4b10      	ldr	r3, [pc, #64]	; (8003498 <HAL_RCC_GetHCLKFreq+0x50>)
 8003456:	699b      	ldr	r3, [r3, #24]
 8003458:	0a1b      	lsrs	r3, r3, #8
 800345a:	f003 030f 	and.w	r3, r3, #15
 800345e:	4a0f      	ldr	r2, [pc, #60]	; (800349c <HAL_RCC_GetHCLKFreq+0x54>)
 8003460:	5cd3      	ldrb	r3, [r2, r3]
 8003462:	f003 031f 	and.w	r3, r3, #31
 8003466:	fa21 f303 	lsr.w	r3, r1, r3
 800346a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800346c:	4b0a      	ldr	r3, [pc, #40]	; (8003498 <HAL_RCC_GetHCLKFreq+0x50>)
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	f003 030f 	and.w	r3, r3, #15
 8003474:	4a09      	ldr	r2, [pc, #36]	; (800349c <HAL_RCC_GetHCLKFreq+0x54>)
 8003476:	5cd3      	ldrb	r3, [r2, r3]
 8003478:	f003 031f 	and.w	r3, r3, #31
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	fa22 f303 	lsr.w	r3, r2, r3
 8003482:	4a07      	ldr	r2, [pc, #28]	; (80034a0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003484:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003486:	4a07      	ldr	r2, [pc, #28]	; (80034a4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800348c:	4b04      	ldr	r3, [pc, #16]	; (80034a0 <HAL_RCC_GetHCLKFreq+0x58>)
 800348e:	681b      	ldr	r3, [r3, #0]
}
 8003490:	4618      	mov	r0, r3
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	58024400 	.word	0x58024400
 800349c:	0800eb94 	.word	0x0800eb94
 80034a0:	24000004 	.word	0x24000004
 80034a4:	24000000 	.word	0x24000000

080034a8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b086      	sub	sp, #24
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034b0:	2300      	movs	r3, #0
 80034b2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034b4:	2300      	movs	r3, #0
 80034b6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d03d      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80034c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034cc:	d013      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 80034ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034d2:	d802      	bhi.n	80034da <HAL_RCCEx_PeriphCLKConfig+0x32>
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d007      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x40>
 80034d8:	e01f      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x72>
 80034da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034de:	d013      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0x60>
 80034e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80034e4:	d01c      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80034e6:	e018      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034e8:	4baf      	ldr	r3, [pc, #700]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80034ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ec:	4aae      	ldr	r2, [pc, #696]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80034ee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034f2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80034f4:	e015      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	3304      	adds	r3, #4
 80034fa:	2102      	movs	r1, #2
 80034fc:	4618      	mov	r0, r3
 80034fe:	f001 fd33 	bl	8004f68 <RCCEx_PLL2_Config>
 8003502:	4603      	mov	r3, r0
 8003504:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003506:	e00c      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3324      	adds	r3, #36	; 0x24
 800350c:	2102      	movs	r1, #2
 800350e:	4618      	mov	r0, r3
 8003510:	f001 fddc 	bl	80050cc <RCCEx_PLL3_Config>
 8003514:	4603      	mov	r3, r0
 8003516:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003518:	e003      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	75fb      	strb	r3, [r7, #23]
      break;
 800351e:	e000      	b.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8003520:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003522:	7dfb      	ldrb	r3, [r7, #23]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d109      	bne.n	800353c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003528:	4b9f      	ldr	r3, [pc, #636]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800352a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800352c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003534:	499c      	ldr	r1, [pc, #624]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003536:	4313      	orrs	r3, r2
 8003538:	650b      	str	r3, [r1, #80]	; 0x50
 800353a:	e001      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800353c:	7dfb      	ldrb	r3, [r7, #23]
 800353e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003548:	2b00      	cmp	r3, #0
 800354a:	d03d      	beq.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003550:	2b04      	cmp	r3, #4
 8003552:	d826      	bhi.n	80035a2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 8003554:	a201      	add	r2, pc, #4	; (adr r2, 800355c <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 8003556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800355a:	bf00      	nop
 800355c:	08003571 	.word	0x08003571
 8003560:	0800357f 	.word	0x0800357f
 8003564:	08003591 	.word	0x08003591
 8003568:	080035a9 	.word	0x080035a9
 800356c:	080035a9 	.word	0x080035a9
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003570:	4b8d      	ldr	r3, [pc, #564]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003574:	4a8c      	ldr	r2, [pc, #560]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003576:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800357a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800357c:	e015      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	3304      	adds	r3, #4
 8003582:	2100      	movs	r1, #0
 8003584:	4618      	mov	r0, r3
 8003586:	f001 fcef 	bl	8004f68 <RCCEx_PLL2_Config>
 800358a:	4603      	mov	r3, r0
 800358c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800358e:	e00c      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	3324      	adds	r3, #36	; 0x24
 8003594:	2100      	movs	r1, #0
 8003596:	4618      	mov	r0, r3
 8003598:	f001 fd98 	bl	80050cc <RCCEx_PLL3_Config>
 800359c:	4603      	mov	r3, r0
 800359e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80035a0:	e003      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	75fb      	strb	r3, [r7, #23]
      break;
 80035a6:	e000      	b.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 80035a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80035aa:	7dfb      	ldrb	r3, [r7, #23]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d109      	bne.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035b0:	4b7d      	ldr	r3, [pc, #500]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80035b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035b4:	f023 0207 	bic.w	r2, r3, #7
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035bc:	497a      	ldr	r1, [pc, #488]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80035be:	4313      	orrs	r3, r2
 80035c0:	650b      	str	r3, [r1, #80]	; 0x50
 80035c2:	e001      	b.n	80035c8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035c4:	7dfb      	ldrb	r3, [r7, #23]
 80035c6:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d03e      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d8:	2b80      	cmp	r3, #128	; 0x80
 80035da:	d01c      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80035dc:	2b80      	cmp	r3, #128	; 0x80
 80035de:	d804      	bhi.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0x142>
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d008      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80035e4:	2b40      	cmp	r3, #64	; 0x40
 80035e6:	d00d      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80035e8:	e01e      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80035ea:	2bc0      	cmp	r3, #192	; 0xc0
 80035ec:	d01f      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x186>
 80035ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035f2:	d01e      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80035f4:	e018      	b.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035f6:	4b6c      	ldr	r3, [pc, #432]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80035f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035fa:	4a6b      	ldr	r2, [pc, #428]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80035fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003600:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003602:	e017      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	3304      	adds	r3, #4
 8003608:	2100      	movs	r1, #0
 800360a:	4618      	mov	r0, r3
 800360c:	f001 fcac 	bl	8004f68 <RCCEx_PLL2_Config>
 8003610:	4603      	mov	r3, r0
 8003612:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003614:	e00e      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	3324      	adds	r3, #36	; 0x24
 800361a:	2100      	movs	r1, #0
 800361c:	4618      	mov	r0, r3
 800361e:	f001 fd55 	bl	80050cc <RCCEx_PLL3_Config>
 8003622:	4603      	mov	r3, r0
 8003624:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003626:	e005      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	75fb      	strb	r3, [r7, #23]
      break;
 800362c:	e002      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 800362e:	bf00      	nop
 8003630:	e000      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 8003632:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003634:	7dfb      	ldrb	r3, [r7, #23]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d109      	bne.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800363a:	4b5b      	ldr	r3, [pc, #364]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800363c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800363e:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003646:	4958      	ldr	r1, [pc, #352]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003648:	4313      	orrs	r3, r2
 800364a:	650b      	str	r3, [r1, #80]	; 0x50
 800364c:	e001      	b.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800364e:	7dfb      	ldrb	r3, [r7, #23]
 8003650:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800365a:	2b00      	cmp	r3, #0
 800365c:	d044      	beq.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003664:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003668:	d01f      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x202>
 800366a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800366e:	d805      	bhi.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003670:	2b00      	cmp	r3, #0
 8003672:	d00a      	beq.n	800368a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003674:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003678:	d00e      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 800367a:	e01f      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x214>
 800367c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003680:	d01f      	beq.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8003682:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003686:	d01e      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8003688:	e018      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800368a:	4b47      	ldr	r3, [pc, #284]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800368c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800368e:	4a46      	ldr	r2, [pc, #280]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003690:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003694:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003696:	e017      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	3304      	adds	r3, #4
 800369c:	2100      	movs	r1, #0
 800369e:	4618      	mov	r0, r3
 80036a0:	f001 fc62 	bl	8004f68 <RCCEx_PLL2_Config>
 80036a4:	4603      	mov	r3, r0
 80036a6:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80036a8:	e00e      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	3324      	adds	r3, #36	; 0x24
 80036ae:	2100      	movs	r1, #0
 80036b0:	4618      	mov	r0, r3
 80036b2:	f001 fd0b 	bl	80050cc <RCCEx_PLL3_Config>
 80036b6:	4603      	mov	r3, r0
 80036b8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80036ba:	e005      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80036bc:	2301      	movs	r3, #1
 80036be:	75fb      	strb	r3, [r7, #23]
      break;
 80036c0:	e002      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80036c2:	bf00      	nop
 80036c4:	e000      	b.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 80036c6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036c8:	7dfb      	ldrb	r3, [r7, #23]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d10a      	bne.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80036ce:	4b36      	ldr	r3, [pc, #216]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80036d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d2:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80036dc:	4932      	ldr	r1, [pc, #200]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	658b      	str	r3, [r1, #88]	; 0x58
 80036e2:	e001      	b.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036e4:	7dfb      	ldrb	r3, [r7, #23]
 80036e6:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d044      	beq.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80036fa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80036fe:	d01f      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003700:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003704:	d805      	bhi.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00a      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800370a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800370e:	d00e      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x286>
 8003710:	e01f      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8003712:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003716:	d01f      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003718:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800371c:	d01e      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800371e:	e018      	b.n	8003752 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003720:	4b21      	ldr	r3, [pc, #132]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003724:	4a20      	ldr	r2, [pc, #128]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003726:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800372a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800372c:	e017      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	3304      	adds	r3, #4
 8003732:	2100      	movs	r1, #0
 8003734:	4618      	mov	r0, r3
 8003736:	f001 fc17 	bl	8004f68 <RCCEx_PLL2_Config>
 800373a:	4603      	mov	r3, r0
 800373c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800373e:	e00e      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	3324      	adds	r3, #36	; 0x24
 8003744:	2100      	movs	r1, #0
 8003746:	4618      	mov	r0, r3
 8003748:	f001 fcc0 	bl	80050cc <RCCEx_PLL3_Config>
 800374c:	4603      	mov	r3, r0
 800374e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003750:	e005      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003752:	2301      	movs	r3, #1
 8003754:	75fb      	strb	r3, [r7, #23]
      break;
 8003756:	e002      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 8003758:	bf00      	nop
 800375a:	e000      	b.n	800375e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 800375c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800375e:	7dfb      	ldrb	r3, [r7, #23]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d10a      	bne.n	800377a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003764:	4b10      	ldr	r3, [pc, #64]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003768:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003772:	490d      	ldr	r1, [pc, #52]	; (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8003774:	4313      	orrs	r3, r2
 8003776:	658b      	str	r3, [r1, #88]	; 0x58
 8003778:	e001      	b.n	800377e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800377a:	7dfb      	ldrb	r3, [r7, #23]
 800377c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d035      	beq.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800378e:	2b10      	cmp	r3, #16
 8003790:	d00c      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x304>
 8003792:	2b10      	cmp	r3, #16
 8003794:	d802      	bhi.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8003796:	2b00      	cmp	r3, #0
 8003798:	d01b      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800379a:	e017      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x324>
 800379c:	2b20      	cmp	r3, #32
 800379e:	d00c      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x312>
 80037a0:	2b30      	cmp	r3, #48	; 0x30
 80037a2:	d018      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 80037a4:	e012      	b.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x324>
 80037a6:	bf00      	nop
 80037a8:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037ac:	4baf      	ldr	r3, [pc, #700]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80037ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037b0:	4aae      	ldr	r2, [pc, #696]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80037b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037b6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80037b8:	e00e      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	3304      	adds	r3, #4
 80037be:	2102      	movs	r1, #2
 80037c0:	4618      	mov	r0, r3
 80037c2:	f001 fbd1 	bl	8004f68 <RCCEx_PLL2_Config>
 80037c6:	4603      	mov	r3, r0
 80037c8:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80037ca:	e005      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	75fb      	strb	r3, [r7, #23]
      break;
 80037d0:	e002      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80037d2:	bf00      	nop
 80037d4:	e000      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 80037d6:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037d8:	7dfb      	ldrb	r3, [r7, #23]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d109      	bne.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037de:	4ba3      	ldr	r3, [pc, #652]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80037e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037e2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80037ea:	49a0      	ldr	r1, [pc, #640]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80037ec:	4313      	orrs	r3, r2
 80037ee:	64cb      	str	r3, [r1, #76]	; 0x4c
 80037f0:	e001      	b.n	80037f6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037f2:	7dfb      	ldrb	r3, [r7, #23]
 80037f4:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d042      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800380a:	d01f      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 800380c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003810:	d805      	bhi.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x384>
 8003816:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800381a:	d00e      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x392>
 800381c:	e01f      	b.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 800381e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003822:	d01f      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 8003824:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003828:	d01e      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 800382a:	e018      	b.n	800385e <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800382c:	4b8f      	ldr	r3, [pc, #572]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800382e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003830:	4a8e      	ldr	r2, [pc, #568]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003832:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003836:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8003838:	e017      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	3304      	adds	r3, #4
 800383e:	2100      	movs	r1, #0
 8003840:	4618      	mov	r0, r3
 8003842:	f001 fb91 	bl	8004f68 <RCCEx_PLL2_Config>
 8003846:	4603      	mov	r3, r0
 8003848:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800384a:	e00e      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3324      	adds	r3, #36	; 0x24
 8003850:	2100      	movs	r1, #0
 8003852:	4618      	mov	r0, r3
 8003854:	f001 fc3a 	bl	80050cc <RCCEx_PLL3_Config>
 8003858:	4603      	mov	r3, r0
 800385a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800385c:	e005      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	75fb      	strb	r3, [r7, #23]
      break;
 8003862:	e002      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8003864:	bf00      	nop
 8003866:	e000      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8003868:	bf00      	nop
    }

    if(ret == HAL_OK)
 800386a:	7dfb      	ldrb	r3, [r7, #23]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d109      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003870:	4b7e      	ldr	r3, [pc, #504]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003874:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800387c:	497b      	ldr	r1, [pc, #492]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800387e:	4313      	orrs	r3, r2
 8003880:	650b      	str	r3, [r1, #80]	; 0x50
 8003882:	e001      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003884:	7dfb      	ldrb	r3, [r7, #23]
 8003886:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d042      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003898:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800389c:	d01b      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800389e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80038a2:	d805      	bhi.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x408>
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d022      	beq.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x446>
 80038a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038ac:	d00a      	beq.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80038ae:	e01b      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x440>
 80038b0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038b4:	d01d      	beq.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 80038b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038ba:	d01c      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 80038bc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80038c0:	d01b      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x452>
 80038c2:	e011      	b.n	80038e8 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3304      	adds	r3, #4
 80038c8:	2101      	movs	r1, #1
 80038ca:	4618      	mov	r0, r3
 80038cc:	f001 fb4c 	bl	8004f68 <RCCEx_PLL2_Config>
 80038d0:	4603      	mov	r3, r0
 80038d2:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80038d4:	e012      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	3324      	adds	r3, #36	; 0x24
 80038da:	2101      	movs	r1, #1
 80038dc:	4618      	mov	r0, r3
 80038de:	f001 fbf5 	bl	80050cc <RCCEx_PLL3_Config>
 80038e2:	4603      	mov	r3, r0
 80038e4:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80038e6:	e009      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	75fb      	strb	r3, [r7, #23]
      break;
 80038ec:	e006      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80038ee:	bf00      	nop
 80038f0:	e004      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80038f2:	bf00      	nop
 80038f4:	e002      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80038f6:	bf00      	nop
 80038f8:	e000      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 80038fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038fc:	7dfb      	ldrb	r3, [r7, #23]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d109      	bne.n	8003916 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003902:	4b5a      	ldr	r3, [pc, #360]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003904:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003906:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800390e:	4957      	ldr	r1, [pc, #348]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003910:	4313      	orrs	r3, r2
 8003912:	650b      	str	r3, [r1, #80]	; 0x50
 8003914:	e001      	b.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003916:	7dfb      	ldrb	r3, [r7, #23]
 8003918:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d044      	beq.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800392c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003930:	d01b      	beq.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8003932:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003936:	d805      	bhi.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 8003938:	2b00      	cmp	r3, #0
 800393a:	d022      	beq.n	8003982 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800393c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003940:	d00a      	beq.n	8003958 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8003942:	e01b      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 8003944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003948:	d01d      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800394a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800394e:	d01c      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 8003950:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003954:	d01b      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8003956:	e011      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	3304      	adds	r3, #4
 800395c:	2101      	movs	r1, #1
 800395e:	4618      	mov	r0, r3
 8003960:	f001 fb02 	bl	8004f68 <RCCEx_PLL2_Config>
 8003964:	4603      	mov	r3, r0
 8003966:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003968:	e012      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	3324      	adds	r3, #36	; 0x24
 800396e:	2101      	movs	r1, #1
 8003970:	4618      	mov	r0, r3
 8003972:	f001 fbab 	bl	80050cc <RCCEx_PLL3_Config>
 8003976:	4603      	mov	r3, r0
 8003978:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800397a:	e009      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	75fb      	strb	r3, [r7, #23]
      break;
 8003980:	e006      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003982:	bf00      	nop
 8003984:	e004      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8003986:	bf00      	nop
 8003988:	e002      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800398a:	bf00      	nop
 800398c:	e000      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800398e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003990:	7dfb      	ldrb	r3, [r7, #23]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10a      	bne.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003996:	4b35      	ldr	r3, [pc, #212]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800399a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80039a4:	4931      	ldr	r1, [pc, #196]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	658b      	str	r3, [r1, #88]	; 0x58
 80039aa:	e001      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039ac:	7dfb      	ldrb	r3, [r7, #23]
 80039ae:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d02d      	beq.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80039c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039c4:	d005      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 80039c6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039ca:	d009      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x538>
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d013      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x550>
 80039d0:	e00f      	b.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039d2:	4b26      	ldr	r3, [pc, #152]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80039d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d6:	4a25      	ldr	r2, [pc, #148]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80039d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039dc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80039de:	e00c      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	3304      	adds	r3, #4
 80039e4:	2101      	movs	r1, #1
 80039e6:	4618      	mov	r0, r3
 80039e8:	f001 fabe 	bl	8004f68 <RCCEx_PLL2_Config>
 80039ec:	4603      	mov	r3, r0
 80039ee:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80039f0:	e003      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	75fb      	strb	r3, [r7, #23]
      break;
 80039f6:	e000      	b.n	80039fa <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 80039f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039fa:	7dfb      	ldrb	r3, [r7, #23]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d109      	bne.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003a00:	4b1a      	ldr	r3, [pc, #104]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a04:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a0c:	4917      	ldr	r1, [pc, #92]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	650b      	str	r3, [r1, #80]	; 0x50
 8003a12:	e001      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a14:	7dfb      	ldrb	r3, [r7, #23]
 8003a16:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d035      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a28:	2b03      	cmp	r3, #3
 8003a2a:	d81b      	bhi.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8003a2c:	a201      	add	r2, pc, #4	; (adr r2, 8003a34 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 8003a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a32:	bf00      	nop
 8003a34:	08003a71 	.word	0x08003a71
 8003a38:	08003a45 	.word	0x08003a45
 8003a3c:	08003a53 	.word	0x08003a53
 8003a40:	08003a71 	.word	0x08003a71
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a44:	4b09      	ldr	r3, [pc, #36]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a48:	4a08      	ldr	r2, [pc, #32]	; (8003a6c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8003a4a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003a4e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003a50:	e00f      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	3304      	adds	r3, #4
 8003a56:	2102      	movs	r1, #2
 8003a58:	4618      	mov	r0, r3
 8003a5a:	f001 fa85 	bl	8004f68 <RCCEx_PLL2_Config>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8003a62:	e006      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	75fb      	strb	r3, [r7, #23]
      break;
 8003a68:	e003      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 8003a6a:	bf00      	nop
 8003a6c:	58024400 	.word	0x58024400
      break;
 8003a70:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a72:	7dfb      	ldrb	r3, [r7, #23]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d109      	bne.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003a78:	4bba      	ldr	r3, [pc, #744]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003a7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a7c:	f023 0203 	bic.w	r2, r3, #3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a84:	49b7      	ldr	r1, [pc, #732]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003a8a:	e001      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a8c:	7dfb      	ldrb	r3, [r7, #23]
 8003a8e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f000 8086 	beq.w	8003baa <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a9e:	4bb2      	ldr	r3, [pc, #712]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4ab1      	ldr	r2, [pc, #708]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003aa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aa8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003aaa:	f7fd f815 	bl	8000ad8 <HAL_GetTick>
 8003aae:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ab0:	e009      	b.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab2:	f7fd f811 	bl	8000ad8 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	2b64      	cmp	r3, #100	; 0x64
 8003abe:	d902      	bls.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	75fb      	strb	r3, [r7, #23]
        break;
 8003ac4:	e005      	b.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003ac6:	4ba8      	ldr	r3, [pc, #672]	; (8003d68 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0ef      	beq.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8003ad2:	7dfb      	ldrb	r3, [r7, #23]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d166      	bne.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003ad8:	4ba2      	ldr	r3, [pc, #648]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003ada:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003ae2:	4053      	eors	r3, r2
 8003ae4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d013      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003aec:	4b9d      	ldr	r3, [pc, #628]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003aee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003af4:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003af6:	4b9b      	ldr	r3, [pc, #620]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003af8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afa:	4a9a      	ldr	r2, [pc, #616]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b00:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b02:	4b98      	ldr	r3, [pc, #608]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b06:	4a97      	ldr	r2, [pc, #604]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b0c:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003b0e:	4a95      	ldr	r2, [pc, #596]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b1e:	d115      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b20:	f7fc ffda 	bl	8000ad8 <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b26:	e00b      	b.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b28:	f7fc ffd6 	bl	8000ad8 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d902      	bls.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	75fb      	strb	r3, [r7, #23]
            break;
 8003b3e:	e005      	b.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003b40:	4b88      	ldr	r3, [pc, #544]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b44:	f003 0302 	and.w	r3, r3, #2
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d0ed      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 8003b4c:	7dfb      	ldrb	r3, [r7, #23]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d126      	bne.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b60:	d10d      	bne.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8003b62:	4b80      	ldr	r3, [pc, #512]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b70:	0919      	lsrs	r1, r3, #4
 8003b72:	4b7e      	ldr	r3, [pc, #504]	; (8003d6c <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8003b74:	400b      	ands	r3, r1
 8003b76:	497b      	ldr	r1, [pc, #492]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b78:	4313      	orrs	r3, r2
 8003b7a:	610b      	str	r3, [r1, #16]
 8003b7c:	e005      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 8003b7e:	4b79      	ldr	r3, [pc, #484]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	4a78      	ldr	r2, [pc, #480]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b84:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003b88:	6113      	str	r3, [r2, #16]
 8003b8a:	4b76      	ldr	r3, [pc, #472]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b8c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003b94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b98:	4972      	ldr	r1, [pc, #456]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	670b      	str	r3, [r1, #112]	; 0x70
 8003b9e:	e004      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ba0:	7dfb      	ldrb	r3, [r7, #23]
 8003ba2:	75bb      	strb	r3, [r7, #22]
 8003ba4:	e001      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ba6:	7dfb      	ldrb	r3, [r7, #23]
 8003ba8:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d07d      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bba:	2b28      	cmp	r3, #40	; 0x28
 8003bbc:	d866      	bhi.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8003bbe:	a201      	add	r2, pc, #4	; (adr r2, 8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8003bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bc4:	08003c93 	.word	0x08003c93
 8003bc8:	08003c8d 	.word	0x08003c8d
 8003bcc:	08003c8d 	.word	0x08003c8d
 8003bd0:	08003c8d 	.word	0x08003c8d
 8003bd4:	08003c8d 	.word	0x08003c8d
 8003bd8:	08003c8d 	.word	0x08003c8d
 8003bdc:	08003c8d 	.word	0x08003c8d
 8003be0:	08003c8d 	.word	0x08003c8d
 8003be4:	08003c69 	.word	0x08003c69
 8003be8:	08003c8d 	.word	0x08003c8d
 8003bec:	08003c8d 	.word	0x08003c8d
 8003bf0:	08003c8d 	.word	0x08003c8d
 8003bf4:	08003c8d 	.word	0x08003c8d
 8003bf8:	08003c8d 	.word	0x08003c8d
 8003bfc:	08003c8d 	.word	0x08003c8d
 8003c00:	08003c8d 	.word	0x08003c8d
 8003c04:	08003c7b 	.word	0x08003c7b
 8003c08:	08003c8d 	.word	0x08003c8d
 8003c0c:	08003c8d 	.word	0x08003c8d
 8003c10:	08003c8d 	.word	0x08003c8d
 8003c14:	08003c8d 	.word	0x08003c8d
 8003c18:	08003c8d 	.word	0x08003c8d
 8003c1c:	08003c8d 	.word	0x08003c8d
 8003c20:	08003c8d 	.word	0x08003c8d
 8003c24:	08003c93 	.word	0x08003c93
 8003c28:	08003c8d 	.word	0x08003c8d
 8003c2c:	08003c8d 	.word	0x08003c8d
 8003c30:	08003c8d 	.word	0x08003c8d
 8003c34:	08003c8d 	.word	0x08003c8d
 8003c38:	08003c8d 	.word	0x08003c8d
 8003c3c:	08003c8d 	.word	0x08003c8d
 8003c40:	08003c8d 	.word	0x08003c8d
 8003c44:	08003c93 	.word	0x08003c93
 8003c48:	08003c8d 	.word	0x08003c8d
 8003c4c:	08003c8d 	.word	0x08003c8d
 8003c50:	08003c8d 	.word	0x08003c8d
 8003c54:	08003c8d 	.word	0x08003c8d
 8003c58:	08003c8d 	.word	0x08003c8d
 8003c5c:	08003c8d 	.word	0x08003c8d
 8003c60:	08003c8d 	.word	0x08003c8d
 8003c64:	08003c93 	.word	0x08003c93
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3304      	adds	r3, #4
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f001 f97a 	bl	8004f68 <RCCEx_PLL2_Config>
 8003c74:	4603      	mov	r3, r0
 8003c76:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003c78:	e00c      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	3324      	adds	r3, #36	; 0x24
 8003c7e:	2101      	movs	r1, #1
 8003c80:	4618      	mov	r0, r3
 8003c82:	f001 fa23 	bl	80050cc <RCCEx_PLL3_Config>
 8003c86:	4603      	mov	r3, r0
 8003c88:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003c8a:	e003      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	75fb      	strb	r3, [r7, #23]
      break;
 8003c90:	e000      	b.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8003c92:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c94:	7dfb      	ldrb	r3, [r7, #23]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d109      	bne.n	8003cae <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003c9a:	4b32      	ldr	r3, [pc, #200]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c9e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ca6:	492f      	ldr	r1, [pc, #188]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	654b      	str	r3, [r1, #84]	; 0x54
 8003cac:	e001      	b.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cae:	7dfb      	ldrb	r3, [r7, #23]
 8003cb0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d037      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cc2:	2b05      	cmp	r3, #5
 8003cc4:	d820      	bhi.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8003cc6:	a201      	add	r2, pc, #4	; (adr r2, 8003ccc <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8003cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ccc:	08003d0f 	.word	0x08003d0f
 8003cd0:	08003ce5 	.word	0x08003ce5
 8003cd4:	08003cf7 	.word	0x08003cf7
 8003cd8:	08003d0f 	.word	0x08003d0f
 8003cdc:	08003d0f 	.word	0x08003d0f
 8003ce0:	08003d0f 	.word	0x08003d0f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	3304      	adds	r3, #4
 8003ce8:	2101      	movs	r1, #1
 8003cea:	4618      	mov	r0, r3
 8003cec:	f001 f93c 	bl	8004f68 <RCCEx_PLL2_Config>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003cf4:	e00c      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	3324      	adds	r3, #36	; 0x24
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f001 f9e5 	bl	80050cc <RCCEx_PLL3_Config>
 8003d02:	4603      	mov	r3, r0
 8003d04:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003d06:	e003      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	75fb      	strb	r3, [r7, #23]
      break;
 8003d0c:	e000      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 8003d0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d10:	7dfb      	ldrb	r3, [r7, #23]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d109      	bne.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003d16:	4b13      	ldr	r3, [pc, #76]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d1a:	f023 0207 	bic.w	r2, r3, #7
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d22:	4910      	ldr	r1, [pc, #64]	; (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	654b      	str	r3, [r1, #84]	; 0x54
 8003d28:	e001      	b.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d2a:	7dfb      	ldrb	r3, [r7, #23]
 8003d2c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0304 	and.w	r3, r3, #4
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d040      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d40:	2b05      	cmp	r3, #5
 8003d42:	d827      	bhi.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 8003d44:	a201      	add	r2, pc, #4	; (adr r2, 8003d4c <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 8003d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d4a:	bf00      	nop
 8003d4c:	08003d9b 	.word	0x08003d9b
 8003d50:	08003d71 	.word	0x08003d71
 8003d54:	08003d83 	.word	0x08003d83
 8003d58:	08003d9b 	.word	0x08003d9b
 8003d5c:	08003d9b 	.word	0x08003d9b
 8003d60:	08003d9b 	.word	0x08003d9b
 8003d64:	58024400 	.word	0x58024400
 8003d68:	58024800 	.word	0x58024800
 8003d6c:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	3304      	adds	r3, #4
 8003d74:	2101      	movs	r1, #1
 8003d76:	4618      	mov	r0, r3
 8003d78:	f001 f8f6 	bl	8004f68 <RCCEx_PLL2_Config>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003d80:	e00c      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	3324      	adds	r3, #36	; 0x24
 8003d86:	2101      	movs	r1, #1
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f001 f99f 	bl	80050cc <RCCEx_PLL3_Config>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003d92:	e003      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	75fb      	strb	r3, [r7, #23]
      break;
 8003d98:	e000      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 8003d9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d9c:	7dfb      	ldrb	r3, [r7, #23]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d10a      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003da2:	4bb2      	ldr	r3, [pc, #712]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003da6:	f023 0207 	bic.w	r2, r3, #7
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003db0:	49ae      	ldr	r1, [pc, #696]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003db2:	4313      	orrs	r3, r2
 8003db4:	658b      	str	r3, [r1, #88]	; 0x58
 8003db6:	e001      	b.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db8:	7dfb      	ldrb	r3, [r7, #23]
 8003dba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 0320 	and.w	r3, r3, #32
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d044      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003dd2:	d01b      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x964>
 8003dd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003dd8:	d805      	bhi.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d022      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 8003dde:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003de2:	d00a      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x952>
 8003de4:	e01b      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x976>
 8003de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dea:	d01d      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x980>
 8003dec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003df0:	d01c      	beq.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x984>
 8003df2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003df6:	d01b      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8003df8:	e011      	b.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	3304      	adds	r3, #4
 8003dfe:	2100      	movs	r1, #0
 8003e00:	4618      	mov	r0, r3
 8003e02:	f001 f8b1 	bl	8004f68 <RCCEx_PLL2_Config>
 8003e06:	4603      	mov	r3, r0
 8003e08:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003e0a:	e012      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	3324      	adds	r3, #36	; 0x24
 8003e10:	2102      	movs	r1, #2
 8003e12:	4618      	mov	r0, r3
 8003e14:	f001 f95a 	bl	80050cc <RCCEx_PLL3_Config>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003e1c:	e009      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e1e:	2301      	movs	r3, #1
 8003e20:	75fb      	strb	r3, [r7, #23]
      break;
 8003e22:	e006      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003e24:	bf00      	nop
 8003e26:	e004      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003e28:	bf00      	nop
 8003e2a:	e002      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003e2c:	bf00      	nop
 8003e2e:	e000      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 8003e30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e32:	7dfb      	ldrb	r3, [r7, #23]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d10a      	bne.n	8003e4e <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003e38:	4b8c      	ldr	r3, [pc, #560]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003e3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e3c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e46:	4989      	ldr	r1, [pc, #548]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	654b      	str	r3, [r1, #84]	; 0x54
 8003e4c:	e001      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e4e:	7dfb      	ldrb	r3, [r7, #23]
 8003e50:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d044      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003e64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e68:	d01b      	beq.n	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8003e6a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e6e:	d805      	bhi.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d022      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8003e74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e78:	d00a      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8003e7a:	e01b      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8003e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e80:	d01d      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8003e82:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003e86:	d01c      	beq.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8003e88:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003e8c:	d01b      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8003e8e:	e011      	b.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3304      	adds	r3, #4
 8003e94:	2100      	movs	r1, #0
 8003e96:	4618      	mov	r0, r3
 8003e98:	f001 f866 	bl	8004f68 <RCCEx_PLL2_Config>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003ea0:	e012      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	3324      	adds	r3, #36	; 0x24
 8003ea6:	2102      	movs	r1, #2
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f001 f90f 	bl	80050cc <RCCEx_PLL3_Config>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003eb2:	e009      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	75fb      	strb	r3, [r7, #23]
      break;
 8003eb8:	e006      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8003eba:	bf00      	nop
 8003ebc:	e004      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8003ebe:	bf00      	nop
 8003ec0:	e002      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8003ec2:	bf00      	nop
 8003ec4:	e000      	b.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8003ec6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ec8:	7dfb      	ldrb	r3, [r7, #23]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d10a      	bne.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ece:	4b67      	ldr	r3, [pc, #412]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ed2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003edc:	4963      	ldr	r1, [pc, #396]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	658b      	str	r3, [r1, #88]	; 0x58
 8003ee2:	e001      	b.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ee4:	7dfb      	ldrb	r3, [r7, #23]
 8003ee6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d044      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003efa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003efe:	d01b      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8003f00:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003f04:	d805      	bhi.n	8003f12 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d022      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8003f0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f0e:	d00a      	beq.n	8003f26 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003f10:	e01b      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8003f12:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f16:	d01d      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8003f18:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003f1c:	d01c      	beq.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8003f1e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003f22:	d01b      	beq.n	8003f5c <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8003f24:	e011      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f001 f81b 	bl	8004f68 <RCCEx_PLL2_Config>
 8003f32:	4603      	mov	r3, r0
 8003f34:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003f36:	e012      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	3324      	adds	r3, #36	; 0x24
 8003f3c:	2102      	movs	r1, #2
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f001 f8c4 	bl	80050cc <RCCEx_PLL3_Config>
 8003f44:	4603      	mov	r3, r0
 8003f46:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003f48:	e009      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	75fb      	strb	r3, [r7, #23]
      break;
 8003f4e:	e006      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003f50:	bf00      	nop
 8003f52:	e004      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003f54:	bf00      	nop
 8003f56:	e002      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003f58:	bf00      	nop
 8003f5a:	e000      	b.n	8003f5e <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8003f5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f5e:	7dfb      	ldrb	r3, [r7, #23]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d10a      	bne.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003f64:	4b41      	ldr	r3, [pc, #260]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003f66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f68:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003f72:	493e      	ldr	r1, [pc, #248]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	658b      	str	r3, [r1, #88]	; 0x58
 8003f78:	e001      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f7a:	7dfb      	ldrb	r3, [r7, #23]
 8003f7c:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0308 	and.w	r3, r3, #8
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d01a      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f94:	d10a      	bne.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	3324      	adds	r3, #36	; 0x24
 8003f9a:	2102      	movs	r1, #2
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	f001 f895 	bl	80050cc <RCCEx_PLL3_Config>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d001      	beq.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003fac:	4b2f      	ldr	r3, [pc, #188]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003fba:	492c      	ldr	r1, [pc, #176]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0310 	and.w	r3, r3, #16
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d01a      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fd6:	d10a      	bne.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	3324      	adds	r3, #36	; 0x24
 8003fdc:	2102      	movs	r1, #2
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f001 f874 	bl	80050cc <RCCEx_PLL3_Config>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d001      	beq.n	8003fee <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003fee:	4b1f      	ldr	r3, [pc, #124]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ff2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ffc:	491b      	ldr	r1, [pc, #108]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d032      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004018:	d00d      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 800401a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800401e:	d016      	beq.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xba6>
 8004020:	2b00      	cmp	r3, #0
 8004022:	d111      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	3304      	adds	r3, #4
 8004028:	2100      	movs	r1, #0
 800402a:	4618      	mov	r0, r3
 800402c:	f000 ff9c 	bl	8004f68 <RCCEx_PLL2_Config>
 8004030:	4603      	mov	r3, r0
 8004032:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004034:	e00c      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	3324      	adds	r3, #36	; 0x24
 800403a:	2102      	movs	r1, #2
 800403c:	4618      	mov	r0, r3
 800403e:	f001 f845 	bl	80050cc <RCCEx_PLL3_Config>
 8004042:	4603      	mov	r3, r0
 8004044:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8004046:	e003      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	75fb      	strb	r3, [r7, #23]
      break;
 800404c:	e000      	b.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 800404e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004050:	7dfb      	ldrb	r3, [r7, #23]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10c      	bne.n	8004070 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004056:	4b05      	ldr	r3, [pc, #20]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800405a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8004064:	4901      	ldr	r1, [pc, #4]	; (800406c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8004066:	4313      	orrs	r3, r2
 8004068:	658b      	str	r3, [r1, #88]	; 0x58
 800406a:	e003      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 800406c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004070:	7dfb      	ldrb	r3, [r7, #23]
 8004072:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d02f      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004086:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800408a:	d00c      	beq.n	80040a6 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800408c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004090:	d015      	beq.n	80040be <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8004092:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004096:	d10f      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004098:	4b79      	ldr	r3, [pc, #484]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800409a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409c:	4a78      	ldr	r2, [pc, #480]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800409e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040a2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80040a4:	e00c      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	3324      	adds	r3, #36	; 0x24
 80040aa:	2101      	movs	r1, #1
 80040ac:	4618      	mov	r0, r3
 80040ae:	f001 f80d 	bl	80050cc <RCCEx_PLL3_Config>
 80040b2:	4603      	mov	r3, r0
 80040b4:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80040b6:	e003      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	75fb      	strb	r3, [r7, #23]
      break;
 80040bc:	e000      	b.n	80040c0 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 80040be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040c0:	7dfb      	ldrb	r3, [r7, #23]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d10a      	bne.n	80040dc <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80040c6:	4b6e      	ldr	r3, [pc, #440]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80040c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040d4:	496a      	ldr	r1, [pc, #424]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	654b      	str	r3, [r1, #84]	; 0x54
 80040da:	e001      	b.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040dc:	7dfb      	ldrb	r3, [r7, #23]
 80040de:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d029      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d003      	beq.n	80040fc <HAL_RCCEx_PeriphCLKConfig+0xc54>
 80040f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040f8:	d007      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0xc62>
 80040fa:	e00f      	b.n	800411c <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040fc:	4b60      	ldr	r3, [pc, #384]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80040fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004100:	4a5f      	ldr	r2, [pc, #380]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004102:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004106:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8004108:	e00b      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	3304      	adds	r3, #4
 800410e:	2102      	movs	r1, #2
 8004110:	4618      	mov	r0, r3
 8004112:	f000 ff29 	bl	8004f68 <RCCEx_PLL2_Config>
 8004116:	4603      	mov	r3, r0
 8004118:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800411a:	e002      	b.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 800411c:	2301      	movs	r3, #1
 800411e:	75fb      	strb	r3, [r7, #23]
      break;
 8004120:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004122:	7dfb      	ldrb	r3, [r7, #23]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d109      	bne.n	800413c <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004128:	4b55      	ldr	r3, [pc, #340]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800412a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800412c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004134:	4952      	ldr	r1, [pc, #328]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004136:	4313      	orrs	r3, r2
 8004138:	64cb      	str	r3, [r1, #76]	; 0x4c
 800413a:	e001      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800413c:	7dfb      	ldrb	r3, [r7, #23]
 800413e:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00a      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	3324      	adds	r3, #36	; 0x24
 8004150:	2102      	movs	r1, #2
 8004152:	4618      	mov	r0, r3
 8004154:	f000 ffba 	bl	80050cc <RCCEx_PLL3_Config>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d02f      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004172:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004176:	d00c      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004178:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800417c:	d802      	bhi.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 800417e:	2b00      	cmp	r3, #0
 8004180:	d011      	beq.n	80041a6 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8004182:	e00d      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8004184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004188:	d00f      	beq.n	80041aa <HAL_RCCEx_PeriphCLKConfig+0xd02>
 800418a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800418e:	d00e      	beq.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8004190:	e006      	b.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004192:	4b3b      	ldr	r3, [pc, #236]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004196:	4a3a      	ldr	r2, [pc, #232]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800419c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800419e:	e007      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	75fb      	strb	r3, [r7, #23]
      break;
 80041a4:	e004      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80041a6:	bf00      	nop
 80041a8:	e002      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80041aa:	bf00      	nop
 80041ac:	e000      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 80041ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041b0:	7dfb      	ldrb	r3, [r7, #23]
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d109      	bne.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041b6:	4b32      	ldr	r3, [pc, #200]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80041c2:	492f      	ldr	r1, [pc, #188]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041c4:	4313      	orrs	r3, r2
 80041c6:	654b      	str	r3, [r1, #84]	; 0x54
 80041c8:	e001      	b.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ca:	7dfb      	ldrb	r3, [r7, #23]
 80041cc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d008      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80041da:	4b29      	ldr	r3, [pc, #164]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80041de:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e6:	4926      	ldr	r1, [pc, #152]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d009      	beq.n	800420c <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80041f8:	4b21      	ldr	r3, [pc, #132]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 80041fa:	691b      	ldr	r3, [r3, #16]
 80041fc:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004206:	491e      	ldr	r1, [pc, #120]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004208:	4313      	orrs	r3, r2
 800420a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004214:	2b00      	cmp	r3, #0
 8004216:	d008      	beq.n	800422a <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004218:	4b19      	ldr	r3, [pc, #100]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800421a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800421c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004224:	4916      	ldr	r1, [pc, #88]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004226:	4313      	orrs	r3, r2
 8004228:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00d      	beq.n	8004252 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004236:	4b12      	ldr	r3, [pc, #72]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	4a11      	ldr	r2, [pc, #68]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800423c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004240:	6113      	str	r3, [r2, #16]
 8004242:	4b0f      	ldr	r3, [pc, #60]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004244:	691a      	ldr	r2, [r3, #16]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800424c:	490c      	ldr	r1, [pc, #48]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800424e:	4313      	orrs	r3, r2
 8004250:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	da08      	bge.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800425a:	4b09      	ldr	r3, [pc, #36]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 800425c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800425e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004266:	4906      	ldr	r1, [pc, #24]	; (8004280 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8004268:	4313      	orrs	r3, r2
 800426a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 800426c:	7dbb      	ldrb	r3, [r7, #22]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d101      	bne.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 8004272:	2300      	movs	r3, #0
 8004274:	e000      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
}
 8004278:	4618      	mov	r0, r3
 800427a:	3718      	adds	r7, #24
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}
 8004280:	58024400 	.word	0x58024400

08004284 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b090      	sub	sp, #64	; 0x40
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004292:	d150      	bne.n	8004336 <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8004294:	4ba1      	ldr	r3, [pc, #644]	; (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004296:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004298:	f003 0307 	and.w	r3, r3, #7
 800429c:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800429e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d844      	bhi.n	800432e <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
 80042a4:	a201      	add	r2, pc, #4	; (adr r2, 80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 80042a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042aa:	bf00      	nop
 80042ac:	080042c1 	.word	0x080042c1
 80042b0:	080042d1 	.word	0x080042d1
 80042b4:	080042e1 	.word	0x080042e1
 80042b8:	08004329 	.word	0x08004329
 80042bc:	080042f1 	.word	0x080042f1
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80042c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80042c4:	4618      	mov	r0, r3
 80042c6:	f000 fd03 	bl	8004cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80042ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80042ce:	e241      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80042d0:	f107 0318 	add.w	r3, r7, #24
 80042d4:	4618      	mov	r0, r3
 80042d6:	f000 fa63 	bl	80047a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80042de:	e239      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80042e0:	f107 030c 	add.w	r3, r7, #12
 80042e4:	4618      	mov	r0, r3
 80042e6:	f000 fba7 	bl	8004a38 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80042ee:	e231      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80042f0:	4b8a      	ldr	r3, [pc, #552]	; (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80042f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042f4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80042f8:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80042fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d102      	bne.n	8004306 <HAL_RCCEx_GetPeriphCLKFreq+0x82>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8004300:	4b87      	ldr	r3, [pc, #540]	; (8004520 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8004302:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 8004304:	e226      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 8004306:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004308:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800430c:	d102      	bne.n	8004314 <HAL_RCCEx_GetPeriphCLKFreq+0x90>
            frequency = CSI_VALUE;
 800430e:	4b85      	ldr	r3, [pc, #532]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004310:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004312:	e21f      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8004314:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004316:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800431a:	d102      	bne.n	8004322 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
            frequency = HSE_VALUE;
 800431c:	4b82      	ldr	r3, [pc, #520]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800431e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004320:	e218      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8004322:	2300      	movs	r3, #0
 8004324:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004326:	e215      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004328:	4b80      	ldr	r3, [pc, #512]	; (800452c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 800432a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800432c:	e212      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 800432e:	2300      	movs	r3, #0
 8004330:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004332:	bf00      	nop
 8004334:	e20e      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800433c:	d14f      	bne.n	80043de <HAL_RCCEx_GetPeriphCLKFreq+0x15a>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800433e:	4b77      	ldr	r3, [pc, #476]	; (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004340:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004342:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8004346:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 8004348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800434a:	2b80      	cmp	r3, #128	; 0x80
 800434c:	d01c      	beq.n	8004388 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800434e:	2b80      	cmp	r3, #128	; 0x80
 8004350:	d804      	bhi.n	800435c <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8004352:	2b00      	cmp	r3, #0
 8004354:	d008      	beq.n	8004368 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 8004356:	2b40      	cmp	r3, #64	; 0x40
 8004358:	d00e      	beq.n	8004378 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 800435a:	e03c      	b.n	80043d6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
 800435c:	2bc0      	cmp	r3, #192	; 0xc0
 800435e:	d037      	beq.n	80043d0 <HAL_RCCEx_GetPeriphCLKFreq+0x14c>
 8004360:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004364:	d018      	beq.n	8004398 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
 8004366:	e036      	b.n	80043d6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
      {
      case 0: /* PLL1 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800436c:	4618      	mov	r0, r3
 800436e:	f000 fcaf 	bl	8004cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004374:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004376:	e1ed      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004378:	f107 0318 	add.w	r3, r7, #24
 800437c:	4618      	mov	r0, r3
 800437e:	f000 fa0f 	bl	80047a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004386:	e1e5      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004388:	f107 030c 	add.w	r3, r7, #12
 800438c:	4618      	mov	r0, r3
 800438e:	f000 fb53 	bl	8004a38 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004396:	e1dd      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004398:	4b60      	ldr	r3, [pc, #384]	; (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800439a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800439c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043a0:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80043a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d102      	bne.n	80043ae <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80043a8:	4b5d      	ldr	r3, [pc, #372]	; (8004520 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80043aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80043ac:	e1d2      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80043ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80043b4:	d102      	bne.n	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
            frequency = CSI_VALUE;
 80043b6:	4b5b      	ldr	r3, [pc, #364]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80043b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043ba:	e1cb      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80043bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80043c2:	d102      	bne.n	80043ca <HAL_RCCEx_GetPeriphCLKFreq+0x146>
            frequency = HSE_VALUE;
 80043c4:	4b58      	ldr	r3, [pc, #352]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80043c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043c8:	e1c4      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80043ca:	2300      	movs	r3, #0
 80043cc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043ce:	e1c1      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80043d0:	4b56      	ldr	r3, [pc, #344]	; (800452c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 80043d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043d4:	e1be      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 80043d6:	2300      	movs	r3, #0
 80043d8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80043da:	bf00      	nop
 80043dc:	e1ba      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80043e4:	d153      	bne.n	800448e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 80043e6:	4b4d      	ldr	r3, [pc, #308]	; (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80043e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ea:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 80043ee:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80043f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043f6:	d01f      	beq.n	8004438 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
 80043f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043fc:	d805      	bhi.n	800440a <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d00a      	beq.n	8004418 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
 8004402:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004406:	d00f      	beq.n	8004428 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8004408:	e03d      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
 800440a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800440e:	d037      	beq.n	8004480 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 8004410:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004414:	d018      	beq.n	8004448 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
 8004416:	e036      	b.n	8004486 <HAL_RCCEx_GetPeriphCLKFreq+0x202>
      {
      case 0: /* PLL1 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004418:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800441c:	4618      	mov	r0, r3
 800441e:	f000 fc57 	bl	8004cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004424:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004426:	e195      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4ASEL_0: /* PLLI2 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004428:	f107 0318 	add.w	r3, r7, #24
 800442c:	4618      	mov	r0, r3
 800442e:	f000 f9b7 	bl	80047a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004436:	e18d      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_1: /* PLLI3 is the clock source for SAI4A */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004438:	f107 030c 	add.w	r3, r7, #12
 800443c:	4618      	mov	r0, r3
 800443e:	f000 fafb 	bl	8004a38 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004446:	e185      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4ASEL_2: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004448:	4b34      	ldr	r3, [pc, #208]	; (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800444a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800444c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004450:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8004452:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004454:	2b00      	cmp	r3, #0
 8004456:	d102      	bne.n	800445e <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8004458:	4b31      	ldr	r3, [pc, #196]	; (8004520 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800445a:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 800445c:	e17a      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800445e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004460:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004464:	d102      	bne.n	800446c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
            frequency = CSI_VALUE;
 8004466:	4b2f      	ldr	r3, [pc, #188]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004468:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800446a:	e173      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 800446c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800446e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004472:	d102      	bne.n	800447a <HAL_RCCEx_GetPeriphCLKFreq+0x1f6>
            frequency = HSE_VALUE;
 8004474:	4b2c      	ldr	r3, [pc, #176]	; (8004528 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8004476:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004478:	e16c      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 800447a:	2300      	movs	r3, #0
 800447c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800447e:	e169      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4ASEL_0 | RCC_D3CCIPR_SAI4ASEL_1 ): /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004480:	4b2a      	ldr	r3, [pc, #168]	; (800452c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
 8004482:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004484:	e166      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 8004486:	2300      	movs	r3, #0
 8004488:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800448a:	bf00      	nop
 800448c:	e162      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004494:	d15d      	bne.n	8004552 <HAL_RCCEx_GetPeriphCLKFreq+0x2ce>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8004496:	4b21      	ldr	r3, [pc, #132]	; (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004498:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800449a:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800449e:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 80044a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80044a6:	d01f      	beq.n	80044e8 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 80044a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80044ac:	d805      	bhi.n	80044ba <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d00a      	beq.n	80044c8 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 80044b2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044b6:	d00f      	beq.n	80044d8 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 80044b8:	e047      	b.n	800454a <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
 80044ba:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80044be:	d041      	beq.n	8004544 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>
 80044c0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80044c4:	d018      	beq.n	80044f8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 80044c6:	e040      	b.n	800454a <HAL_RCCEx_GetPeriphCLKFreq+0x2c6>
      {
      case 0: /* PLL1 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80044c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80044cc:	4618      	mov	r0, r3
 80044ce:	f000 fbff 	bl	8004cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80044d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044d4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80044d6:	e13d      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_D3CCIPR_SAI4BSEL_0: /* PLLI2 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80044d8:	f107 0318 	add.w	r3, r7, #24
 80044dc:	4618      	mov	r0, r3
 80044de:	f000 f95f 	bl	80047a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80044e2:	69bb      	ldr	r3, [r7, #24]
 80044e4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80044e6:	e135      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_1: /* PLLI3 is the clock source for SAI4B */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80044e8:	f107 030c 	add.w	r3, r7, #12
 80044ec:	4618      	mov	r0, r3
 80044ee:	f000 faa3 	bl	8004a38 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80044f6:	e12d      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_D3CCIPR_SAI4BSEL_2: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80044f8:	4b08      	ldr	r3, [pc, #32]	; (800451c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80044fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004500:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8004502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004504:	2b00      	cmp	r3, #0
 8004506:	d102      	bne.n	800450e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8004508:	4b05      	ldr	r3, [pc, #20]	; (8004520 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800450a:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 800450c:	e122      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800450e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004510:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004514:	d10c      	bne.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
            frequency = CSI_VALUE;
 8004516:	4b03      	ldr	r3, [pc, #12]	; (8004524 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004518:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800451a:	e11b      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 800451c:	58024400 	.word	0x58024400
 8004520:	03d09000 	.word	0x03d09000
 8004524:	003d0900 	.word	0x003d0900
 8004528:	007a1200 	.word	0x007a1200
 800452c:	00bb8000 	.word	0x00bb8000
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 8004530:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004532:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004536:	d102      	bne.n	800453e <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
            frequency = HSE_VALUE;
 8004538:	4b89      	ldr	r3, [pc, #548]	; (8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 800453a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800453c:	e10a      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 800453e:	2300      	movs	r3, #0
 8004540:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004542:	e107      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_D3CCIPR_SAI4BSEL_0 | RCC_D3CCIPR_SAI4BSEL_1 ): /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8004544:	4b87      	ldr	r3, [pc, #540]	; (8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 8004546:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004548:	e104      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 800454a:	2300      	movs	r3, #0
 800454c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800454e:	bf00      	nop
 8004550:	e100      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004558:	d153      	bne.n	8004602 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800455a:	4b83      	ldr	r3, [pc, #524]	; (8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 800455c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800455e:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8004562:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004566:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800456a:	d01f      	beq.n	80045ac <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800456c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004570:	d805      	bhi.n	800457e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8004576:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800457a:	d00f      	beq.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 800457c:	e03d      	b.n	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 800457e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004582:	d037      	beq.n	80045f4 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8004584:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004588:	d018      	beq.n	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800458a:	e036      	b.n	80045fa <HAL_RCCEx_GetPeriphCLKFreq+0x376>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800458c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004590:	4618      	mov	r0, r3
 8004592:	f000 fb9d 	bl	8004cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004598:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800459a:	e0db      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800459c:	f107 0318 	add.w	r3, r7, #24
 80045a0:	4618      	mov	r0, r3
 80045a2:	f000 f8fd 	bl	80047a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80045a6:	69bb      	ldr	r3, [r7, #24]
 80045a8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045aa:	e0d3      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for I2S */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80045ac:	f107 030c 	add.w	r3, r7, #12
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 fa41 	bl	8004a38 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045ba:	e0cb      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for I2S */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 80045bc:	4b6a      	ldr	r3, [pc, #424]	; (8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 80045be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80045c4:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 80045c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d102      	bne.n	80045d2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 80045cc:	4b67      	ldr	r3, [pc, #412]	; (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 80045ce:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 80045d0:	e0c0      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 80045d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80045d8:	d102      	bne.n	80045e0 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            frequency = CSI_VALUE;
 80045da:	4b65      	ldr	r3, [pc, #404]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 80045dc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045de:	e0b9      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 80045e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045e6:	d102      	bne.n	80045ee <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
            frequency = HSE_VALUE;
 80045e8:	4b5d      	ldr	r3, [pc, #372]	; (8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 80045ea:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045ec:	e0b2      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 80045ee:	2300      	movs	r3, #0
 80045f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045f2:	e0af      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 80045f4:	4b5b      	ldr	r3, [pc, #364]	; (8004764 <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>)
 80045f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045f8:	e0ac      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      default :
        {
          frequency = 0;
 80045fa:	2300      	movs	r3, #0
 80045fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80045fe:	bf00      	nop
 8004600:	e0a8      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004608:	d13d      	bne.n	8004686 <HAL_RCCEx_GetPeriphCLKFreq+0x402>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800460a:	4b57      	ldr	r3, [pc, #348]	; (8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 800460c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800460e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004612:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004614:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004616:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800461a:	d00c      	beq.n	8004636 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800461c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004620:	d011      	beq.n	8004646 <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
 8004622:	2b00      	cmp	r3, #0
 8004624:	d12b      	bne.n	800467e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004626:	f107 0318 	add.w	r3, r7, #24
 800462a:	4618      	mov	r0, r3
 800462c:	f000 f8b8 	bl	80047a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004630:	69bb      	ldr	r3, [r7, #24]
 8004632:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004634:	e08e      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004636:	f107 030c 	add.w	r3, r7, #12
 800463a:	4618      	mov	r0, r3
 800463c:	f000 f9fc 	bl	8004a38 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004644:	e086      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8004646:	4b48      	ldr	r3, [pc, #288]	; (8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8004648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800464a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800464e:	637b      	str	r3, [r7, #52]	; 0x34

          if(ckpclocksource== RCC_CLKPSOURCE_HSI)
 8004650:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004652:	2b00      	cmp	r3, #0
 8004654:	d102      	bne.n	800465c <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = HSI_VALUE;
 8004656:	4b45      	ldr	r3, [pc, #276]	; (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8004658:	63fb      	str	r3, [r7, #60]	; 0x3c
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
          }

          break;
 800465a:	e07b      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if(ckpclocksource== RCC_CLKPSOURCE_CSI)
 800465c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800465e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004662:	d102      	bne.n	800466a <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = CSI_VALUE;
 8004664:	4b42      	ldr	r3, [pc, #264]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 8004666:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004668:	e074      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          else if (ckpclocksource== RCC_CLKPSOURCE_HSE)
 800466a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800466c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004670:	d102      	bne.n	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
            frequency = HSE_VALUE;
 8004672:	4b3b      	ldr	r3, [pc, #236]	; (8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8004674:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004676:	e06d      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
            frequency = 0;
 8004678:	2300      	movs	r3, #0
 800467a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800467c:	e06a      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 800467e:	2300      	movs	r3, #0
 8004680:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004682:	bf00      	nop
 8004684:	e066      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800468c:	d11f      	bne.n	80046ce <HAL_RCCEx_GetPeriphCLKFreq+0x44a>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800468e:	4b36      	ldr	r3, [pc, #216]	; (8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 8004690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004692:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004696:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 8004698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800469e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046a2:	d008      	beq.n	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0x432>
 80046a4:	e00f      	b.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80046a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 fb10 	bl	8004cd0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80046b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80046b4:	e04e      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80046b6:	f107 0318 	add.w	r3, r7, #24
 80046ba:	4618      	mov	r0, r3
 80046bc:	f000 f870 	bl	80047a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80046c0:	6a3b      	ldr	r3, [r7, #32]
 80046c2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80046c4:	e046      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }

      default :
        {
          frequency = 0;
 80046c6:	2300      	movs	r3, #0
 80046c8:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 80046ca:	bf00      	nop
 80046cc:	e042      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046d4:	d13c      	bne.n	8004750 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 80046d6:	4b24      	ldr	r3, [pc, #144]	; (8004768 <HAL_RCCEx_GetPeriphCLKFreq+0x4e4>)
 80046d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046da:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 80046de:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 80046e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046e6:	d01e      	beq.n	8004726 <HAL_RCCEx_GetPeriphCLKFreq+0x4a2>
 80046e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80046ec:	d805      	bhi.n	80046fa <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00d      	beq.n	800470e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80046f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80046f6:	d00e      	beq.n	8004716 <HAL_RCCEx_GetPeriphCLKFreq+0x492>
 80046f8:	e026      	b.n	8004748 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 80046fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046fe:	d01d      	beq.n	800473c <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 8004700:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004704:	d01d      	beq.n	8004742 <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 8004706:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800470a:	d014      	beq.n	8004736 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 800470c:	e01c      	b.n	8004748 <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800470e:	f000 f831 	bl	8004774 <HAL_RCCEx_GetD3PCLK1Freq>
 8004712:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 8004714:	e01e      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004716:	f107 0318 	add.w	r3, r7, #24
 800471a:	4618      	mov	r0, r3
 800471c:	f000 f840 	bl	80047a0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004720:	69fb      	ldr	r3, [r7, #28]
 8004722:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004724:	e016      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004726:	f107 030c 	add.w	r3, r7, #12
 800472a:	4618      	mov	r0, r3
 800472c:	f000 f984 	bl	8004a38 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004734:	e00e      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
          frequency = HSI_VALUE;
 8004736:	4b0d      	ldr	r3, [pc, #52]	; (800476c <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>)
 8004738:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800473a:	e00b      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
          frequency = CSI_VALUE;
 800473c:	4b0c      	ldr	r3, [pc, #48]	; (8004770 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>)
 800473e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004740:	e008      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
          frequency = HSE_VALUE;
 8004742:	4b07      	ldr	r3, [pc, #28]	; (8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x4dc>)
 8004744:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 8004746:	e005      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8004748:	2300      	movs	r3, #0
 800474a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800474c:	bf00      	nop
 800474e:	e001      	b.n	8004754 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
        }
      }
    }
  else
    {
      frequency = 0;
 8004750:	2300      	movs	r3, #0
 8004752:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 8004754:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004756:	4618      	mov	r0, r3
 8004758:	3740      	adds	r7, #64	; 0x40
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	007a1200 	.word	0x007a1200
 8004764:	00bb8000 	.word	0x00bb8000
 8004768:	58024400 	.word	0x58024400
 800476c:	03d09000 	.word	0x03d09000
 8004770:	003d0900 	.word	0x003d0900

08004774 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004778:	f7fe fe66 	bl	8003448 <HAL_RCC_GetHCLKFreq>
 800477c:	4601      	mov	r1, r0
 800477e:	4b06      	ldr	r3, [pc, #24]	; (8004798 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	091b      	lsrs	r3, r3, #4
 8004784:	f003 0307 	and.w	r3, r3, #7
 8004788:	4a04      	ldr	r2, [pc, #16]	; (800479c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800478a:	5cd3      	ldrb	r3, [r2, r3]
 800478c:	f003 031f 	and.w	r3, r3, #31
 8004790:	fa21 f303 	lsr.w	r3, r1, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004794:	4618      	mov	r0, r3
 8004796:	bd80      	pop	{r7, pc}
 8004798:	58024400 	.word	0x58024400
 800479c:	0800eb94 	.word	0x0800eb94

080047a0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b089      	sub	sp, #36	; 0x24
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047a8:	4b9d      	ldr	r3, [pc, #628]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80047aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ac:	f003 0303 	and.w	r3, r3, #3
 80047b0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80047b2:	4b9b      	ldr	r3, [pc, #620]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80047b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b6:	0b1b      	lsrs	r3, r3, #12
 80047b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80047bc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80047be:	4b98      	ldr	r3, [pc, #608]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80047c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c2:	091b      	lsrs	r3, r3, #4
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80047ca:	4b95      	ldr	r3, [pc, #596]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80047cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047ce:	08db      	lsrs	r3, r3, #3
 80047d0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	fb02 f303 	mul.w	r3, r2, r3
 80047da:	ee07 3a90 	vmov	s15, r3
 80047de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047e2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f000 810a 	beq.w	8004a02 <HAL_RCCEx_GetPLL2ClockFreq+0x262>
  {
    switch (pllsource)
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d05a      	beq.n	80048aa <HAL_RCCEx_GetPLL2ClockFreq+0x10a>
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d302      	bcc.n	80047fe <HAL_RCCEx_GetPLL2ClockFreq+0x5e>
 80047f8:	2b02      	cmp	r3, #2
 80047fa:	d078      	beq.n	80048ee <HAL_RCCEx_GetPLL2ClockFreq+0x14e>
 80047fc:	e099      	b.n	8004932 <HAL_RCCEx_GetPLL2ClockFreq+0x192>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80047fe:	4b88      	ldr	r3, [pc, #544]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 0320 	and.w	r3, r3, #32
 8004806:	2b00      	cmp	r3, #0
 8004808:	d02d      	beq.n	8004866 <HAL_RCCEx_GetPLL2ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800480a:	4b85      	ldr	r3, [pc, #532]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	08db      	lsrs	r3, r3, #3
 8004810:	f003 0303 	and.w	r3, r3, #3
 8004814:	4a83      	ldr	r2, [pc, #524]	; (8004a24 <HAL_RCCEx_GetPLL2ClockFreq+0x284>)
 8004816:	fa22 f303 	lsr.w	r3, r2, r3
 800481a:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	ee07 3a90 	vmov	s15, r3
 8004822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004826:	697b      	ldr	r3, [r7, #20]
 8004828:	ee07 3a90 	vmov	s15, r3
 800482c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004830:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004834:	4b7a      	ldr	r3, [pc, #488]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800483c:	ee07 3a90 	vmov	s15, r3
 8004840:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004844:	ed97 6a03 	vldr	s12, [r7, #12]
 8004848:	eddf 5a77 	vldr	s11, [pc, #476]	; 8004a28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800484c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004850:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004854:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004858:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800485c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004860:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004864:	e087      	b.n	8004976 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	ee07 3a90 	vmov	s15, r3
 800486c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004870:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8004a2c <HAL_RCCEx_GetPLL2ClockFreq+0x28c>
 8004874:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004878:	4b69      	ldr	r3, [pc, #420]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 800487a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004880:	ee07 3a90 	vmov	s15, r3
 8004884:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004888:	ed97 6a03 	vldr	s12, [r7, #12]
 800488c:	eddf 5a66 	vldr	s11, [pc, #408]	; 8004a28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8004890:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004894:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004898:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800489c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048a4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80048a8:	e065      	b.n	8004976 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	ee07 3a90 	vmov	s15, r3
 80048b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048b4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8004a30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 80048b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048bc:	4b58      	ldr	r3, [pc, #352]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80048be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048c4:	ee07 3a90 	vmov	s15, r3
 80048c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048cc:	ed97 6a03 	vldr	s12, [r7, #12]
 80048d0:	eddf 5a55 	vldr	s11, [pc, #340]	; 8004a28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 80048d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048dc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80048e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048e8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80048ec:	e043      	b.n	8004976 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	ee07 3a90 	vmov	s15, r3
 80048f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048f8:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8004a34 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
 80048fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004900:	4b47      	ldr	r3, [pc, #284]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004904:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004908:	ee07 3a90 	vmov	s15, r3
 800490c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004910:	ed97 6a03 	vldr	s12, [r7, #12]
 8004914:	eddf 5a44 	vldr	s11, [pc, #272]	; 8004a28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 8004918:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800491c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004920:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004924:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004928:	ee67 7a27 	vmul.f32	s15, s14, s15
 800492c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004930:	e021      	b.n	8004976 <HAL_RCCEx_GetPLL2ClockFreq+0x1d6>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	ee07 3a90 	vmov	s15, r3
 8004938:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800493c:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8004a30 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
 8004940:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004944:	4b36      	ldr	r3, [pc, #216]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004948:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800494c:	ee07 3a90 	vmov	s15, r3
 8004950:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004954:	ed97 6a03 	vldr	s12, [r7, #12]
 8004958:	eddf 5a33 	vldr	s11, [pc, #204]	; 8004a28 <HAL_RCCEx_GetPLL2ClockFreq+0x288>
 800495c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004960:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004964:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004968:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800496c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004970:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004974:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 8004976:	4b2a      	ldr	r3, [pc, #168]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 8004978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497a:	0a5b      	lsrs	r3, r3, #9
 800497c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004980:	ee07 3a90 	vmov	s15, r3
 8004984:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004988:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800498c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004990:	edd7 6a07 	vldr	s13, [r7, #28]
 8004994:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004998:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800499c:	ee17 2a90 	vmov	r2, s15
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80049a4:	4b1e      	ldr	r3, [pc, #120]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80049a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a8:	0c1b      	lsrs	r3, r3, #16
 80049aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049ae:	ee07 3a90 	vmov	s15, r3
 80049b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049b6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049be:	edd7 6a07 	vldr	s13, [r7, #28]
 80049c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049ca:	ee17 2a90 	vmov	r2, s15
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 80049d2:	4b13      	ldr	r3, [pc, #76]	; (8004a20 <HAL_RCCEx_GetPLL2ClockFreq+0x280>)
 80049d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d6:	0e1b      	lsrs	r3, r3, #24
 80049d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049dc:	ee07 3a90 	vmov	s15, r3
 80049e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049e4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80049e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80049f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049f8:	ee17 2a90 	vmov	r2, s15
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004a00:	e008      	b.n	8004a14 <HAL_RCCEx_GetPLL2ClockFreq+0x274>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	609a      	str	r2, [r3, #8]
}
 8004a14:	bf00      	nop
 8004a16:	3724      	adds	r7, #36	; 0x24
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1e:	4770      	bx	lr
 8004a20:	58024400 	.word	0x58024400
 8004a24:	03d09000 	.word	0x03d09000
 8004a28:	46000000 	.word	0x46000000
 8004a2c:	4c742400 	.word	0x4c742400
 8004a30:	4a742400 	.word	0x4a742400
 8004a34:	4af42400 	.word	0x4af42400

08004a38 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b089      	sub	sp, #36	; 0x24
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004a40:	4b9d      	ldr	r3, [pc, #628]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a44:	f003 0303 	and.w	r3, r3, #3
 8004a48:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 8004a4a:	4b9b      	ldr	r3, [pc, #620]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a4e:	0d1b      	lsrs	r3, r3, #20
 8004a50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a54:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004a56:	4b98      	ldr	r3, [pc, #608]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5a:	0a1b      	lsrs	r3, r3, #8
 8004a5c:	f003 0301 	and.w	r3, r3, #1
 8004a60:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004a62:	4b95      	ldr	r3, [pc, #596]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a66:	08db      	lsrs	r3, r3, #3
 8004a68:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	fb02 f303 	mul.w	r3, r2, r3
 8004a72:	ee07 3a90 	vmov	s15, r3
 8004a76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a7a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f000 810a 	beq.w	8004c9a <HAL_RCCEx_GetPLL3ClockFreq+0x262>
  {
    switch (pllsource)
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d05a      	beq.n	8004b42 <HAL_RCCEx_GetPLL3ClockFreq+0x10a>
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d302      	bcc.n	8004a96 <HAL_RCCEx_GetPLL3ClockFreq+0x5e>
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d078      	beq.n	8004b86 <HAL_RCCEx_GetPLL3ClockFreq+0x14e>
 8004a94:	e099      	b.n	8004bca <HAL_RCCEx_GetPLL3ClockFreq+0x192>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a96:	4b88      	ldr	r3, [pc, #544]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	f003 0320 	and.w	r3, r3, #32
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d02d      	beq.n	8004afe <HAL_RCCEx_GetPLL3ClockFreq+0xc6>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004aa2:	4b85      	ldr	r3, [pc, #532]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	08db      	lsrs	r3, r3, #3
 8004aa8:	f003 0303 	and.w	r3, r3, #3
 8004aac:	4a83      	ldr	r2, [pc, #524]	; (8004cbc <HAL_RCCEx_GetPLL3ClockFreq+0x284>)
 8004aae:	fa22 f303 	lsr.w	r3, r2, r3
 8004ab2:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	ee07 3a90 	vmov	s15, r3
 8004aba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	ee07 3a90 	vmov	s15, r3
 8004ac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ac8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004acc:	4b7a      	ldr	r3, [pc, #488]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ad4:	ee07 3a90 	vmov	s15, r3
 8004ad8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004adc:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ae0:	eddf 5a77 	vldr	s11, [pc, #476]	; 8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004ae4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ae8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004aec:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004af0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004af4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004af8:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004afc:	e087      	b.n	8004c0e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	ee07 3a90 	vmov	s15, r3
 8004b04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b08:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8004cc4 <HAL_RCCEx_GetPLL3ClockFreq+0x28c>
 8004b0c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b10:	4b69      	ldr	r3, [pc, #420]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b18:	ee07 3a90 	vmov	s15, r3
 8004b1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b20:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b24:	eddf 5a66 	vldr	s11, [pc, #408]	; 8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004b28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b30:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b34:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b3c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004b40:	e065      	b.n	8004c0e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	ee07 3a90 	vmov	s15, r3
 8004b48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b4c:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8004cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8004b50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b54:	4b58      	ldr	r3, [pc, #352]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b5c:	ee07 3a90 	vmov	s15, r3
 8004b60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b64:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b68:	eddf 5a55 	vldr	s11, [pc, #340]	; 8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004b6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b74:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004b78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b80:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004b84:	e043      	b.n	8004c0e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	ee07 3a90 	vmov	s15, r3
 8004b8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b90:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8004ccc <HAL_RCCEx_GetPLL3ClockFreq+0x294>
 8004b94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b98:	4b47      	ldr	r3, [pc, #284]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ba0:	ee07 3a90 	vmov	s15, r3
 8004ba4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ba8:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bac:	eddf 5a44 	vldr	s11, [pc, #272]	; 8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004bb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bb8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004bbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004bc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004bc4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004bc8:	e021      	b.n	8004c0e <HAL_RCCEx_GetPLL3ClockFreq+0x1d6>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004bca:	697b      	ldr	r3, [r7, #20]
 8004bcc:	ee07 3a90 	vmov	s15, r3
 8004bd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bd4:	eddf 6a3c 	vldr	s13, [pc, #240]	; 8004cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
 8004bd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004bdc:	4b36      	ldr	r3, [pc, #216]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004be4:	ee07 3a90 	vmov	s15, r3
 8004be8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004bec:	ed97 6a03 	vldr	s12, [r7, #12]
 8004bf0:	eddf 5a33 	vldr	s11, [pc, #204]	; 8004cc0 <HAL_RCCEx_GetPLL3ClockFreq+0x288>
 8004bf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004bf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004bfc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004c00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c08:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004c0c:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004c0e:	4b2a      	ldr	r3, [pc, #168]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c12:	0a5b      	lsrs	r3, r3, #9
 8004c14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c18:	ee07 3a90 	vmov	s15, r3
 8004c1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c20:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c24:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c28:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c34:	ee17 2a90 	vmov	r2, s15
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 8004c3c:	4b1e      	ldr	r3, [pc, #120]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c40:	0c1b      	lsrs	r3, r3, #16
 8004c42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c46:	ee07 3a90 	vmov	s15, r3
 8004c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c4e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c52:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c56:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c62:	ee17 2a90 	vmov	r2, s15
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 8004c6a:	4b13      	ldr	r3, [pc, #76]	; (8004cb8 <HAL_RCCEx_GetPLL3ClockFreq+0x280>)
 8004c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6e:	0e1b      	lsrs	r3, r3, #24
 8004c70:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004c74:	ee07 3a90 	vmov	s15, r3
 8004c78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c7c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004c80:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c84:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c8c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c90:	ee17 2a90 	vmov	r2, s15
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004c98:	e008      	b.n	8004cac <HAL_RCCEx_GetPLL3ClockFreq+0x274>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	609a      	str	r2, [r3, #8]
}
 8004cac:	bf00      	nop
 8004cae:	3724      	adds	r7, #36	; 0x24
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb6:	4770      	bx	lr
 8004cb8:	58024400 	.word	0x58024400
 8004cbc:	03d09000 	.word	0x03d09000
 8004cc0:	46000000 	.word	0x46000000
 8004cc4:	4c742400 	.word	0x4c742400
 8004cc8:	4a742400 	.word	0x4a742400
 8004ccc:	4af42400 	.word	0x4af42400

08004cd0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b089      	sub	sp, #36	; 0x24
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004cd8:	4b9d      	ldr	r3, [pc, #628]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004cda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004cdc:	f003 0303 	and.w	r3, r3, #3
 8004ce0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8004ce2:	4b9b      	ldr	r3, [pc, #620]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ce6:	091b      	lsrs	r3, r3, #4
 8004ce8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cec:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004cee:	4b98      	ldr	r3, [pc, #608]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004cf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004cf8:	4b95      	ldr	r3, [pc, #596]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cfc:	08db      	lsrs	r3, r3, #3
 8004cfe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004d02:	693a      	ldr	r2, [r7, #16]
 8004d04:	fb02 f303 	mul.w	r3, r2, r3
 8004d08:	ee07 3a90 	vmov	s15, r3
 8004d0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d10:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	f000 810a 	beq.w	8004f30 <HAL_RCCEx_GetPLL1ClockFreq+0x260>
  {
    switch (pllsource)
 8004d1c:	69bb      	ldr	r3, [r7, #24]
 8004d1e:	2b01      	cmp	r3, #1
 8004d20:	d05a      	beq.n	8004dd8 <HAL_RCCEx_GetPLL1ClockFreq+0x108>
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d302      	bcc.n	8004d2c <HAL_RCCEx_GetPLL1ClockFreq+0x5c>
 8004d26:	2b02      	cmp	r3, #2
 8004d28:	d078      	beq.n	8004e1c <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8004d2a:	e099      	b.n	8004e60 <HAL_RCCEx_GetPLL1ClockFreq+0x190>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004d2c:	4b88      	ldr	r3, [pc, #544]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0320 	and.w	r3, r3, #32
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d02d      	beq.n	8004d94 <HAL_RCCEx_GetPLL1ClockFreq+0xc4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004d38:	4b85      	ldr	r3, [pc, #532]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	08db      	lsrs	r3, r3, #3
 8004d3e:	f003 0303 	and.w	r3, r3, #3
 8004d42:	4a84      	ldr	r2, [pc, #528]	; (8004f54 <HAL_RCCEx_GetPLL1ClockFreq+0x284>)
 8004d44:	fa22 f303 	lsr.w	r3, r2, r3
 8004d48:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004d4a:	68bb      	ldr	r3, [r7, #8]
 8004d4c:	ee07 3a90 	vmov	s15, r3
 8004d50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	ee07 3a90 	vmov	s15, r3
 8004d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d62:	4b7b      	ldr	r3, [pc, #492]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d6a:	ee07 3a90 	vmov	s15, r3
 8004d6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d72:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d76:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004f58 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004d7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004d86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d8e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004d92:	e087      	b.n	8004ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	ee07 3a90 	vmov	s15, r3
 8004d9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d9e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004f5c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>
 8004da2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004da6:	4b6a      	ldr	r3, [pc, #424]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004daa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dae:	ee07 3a90 	vmov	s15, r3
 8004db2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004db6:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dba:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004f58 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004dbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004dca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dd2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004dd6:	e065      	b.n	8004ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	ee07 3a90 	vmov	s15, r3
 8004dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004de2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004f60 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 8004de6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dea:	4b59      	ldr	r3, [pc, #356]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004df2:	ee07 3a90 	vmov	s15, r3
 8004df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8004dfe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004f58 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004e02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e16:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004e1a:	e043      	b.n	8004ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	ee07 3a90 	vmov	s15, r3
 8004e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e26:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004f64 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8004e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e2e:	4b48      	ldr	r3, [pc, #288]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e36:	ee07 3a90 	vmov	s15, r3
 8004e3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e42:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004f58 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004e46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e5a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004e5e:	e021      	b.n	8004ea4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d4>

    default:
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	ee07 3a90 	vmov	s15, r3
 8004e66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e6a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004f60 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
 8004e6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e72:	4b37      	ldr	r3, [pc, #220]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e7a:	ee07 3a90 	vmov	s15, r3
 8004e7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e82:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e86:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004f58 <HAL_RCCEx_GetPLL1ClockFreq+0x288>
 8004e8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004e96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e9e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004ea2:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8004ea4:	4b2a      	ldr	r3, [pc, #168]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ea8:	0a5b      	lsrs	r3, r3, #9
 8004eaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004eae:	ee07 3a90 	vmov	s15, r3
 8004eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eb6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004eba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004ebe:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004eca:	ee17 2a90 	vmov	r2, s15
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8004ed2:	4b1f      	ldr	r3, [pc, #124]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ed6:	0c1b      	lsrs	r3, r3, #16
 8004ed8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004edc:	ee07 3a90 	vmov	s15, r3
 8004ee0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ee4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004ee8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004eec:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ef4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ef8:	ee17 2a90 	vmov	r2, s15
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8004f00:	4b13      	ldr	r3, [pc, #76]	; (8004f50 <HAL_RCCEx_GetPLL1ClockFreq+0x280>)
 8004f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f04:	0e1b      	lsrs	r3, r3, #24
 8004f06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f0a:	ee07 3a90 	vmov	s15, r3
 8004f0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004f16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004f1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8004f1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004f22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004f26:	ee17 2a90 	vmov	r2, s15
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004f2e:	e008      	b.n	8004f42 <HAL_RCCEx_GetPLL1ClockFreq+0x272>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	609a      	str	r2, [r3, #8]
}
 8004f42:	bf00      	nop
 8004f44:	3724      	adds	r7, #36	; 0x24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	58024400 	.word	0x58024400
 8004f54:	03d09000 	.word	0x03d09000
 8004f58:	46000000 	.word	0x46000000
 8004f5c:	4c742400 	.word	0x4c742400
 8004f60:	4a742400 	.word	0x4a742400
 8004f64:	4af42400 	.word	0x4af42400

08004f68 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b084      	sub	sp, #16
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
 8004f70:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f72:	2300      	movs	r3, #0
 8004f74:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f76:	4b53      	ldr	r3, [pc, #332]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f7a:	f003 0303 	and.w	r3, r3, #3
 8004f7e:	2b03      	cmp	r3, #3
 8004f80:	d101      	bne.n	8004f86 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004f82:	2301      	movs	r3, #1
 8004f84:	e099      	b.n	80050ba <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004f86:	4b4f      	ldr	r3, [pc, #316]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	4a4e      	ldr	r2, [pc, #312]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004f8c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004f90:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f92:	f7fb fda1 	bl	8000ad8 <HAL_GetTick>
 8004f96:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f98:	e008      	b.n	8004fac <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004f9a:	f7fb fd9d 	bl	8000ad8 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d901      	bls.n	8004fac <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e086      	b.n	80050ba <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004fac:	4b45      	ldr	r3, [pc, #276]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d1f0      	bne.n	8004f9a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004fb8:	4b42      	ldr	r3, [pc, #264]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fbc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	031b      	lsls	r3, r3, #12
 8004fc6:	493f      	ldr	r1, [pc, #252]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	628b      	str	r3, [r1, #40]	; 0x28
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	025b      	lsls	r3, r3, #9
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	431a      	orrs	r2, r3
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	68db      	ldr	r3, [r3, #12]
 8004fe6:	3b01      	subs	r3, #1
 8004fe8:	041b      	lsls	r3, r3, #16
 8004fea:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	691b      	ldr	r3, [r3, #16]
 8004ff4:	3b01      	subs	r3, #1
 8004ff6:	061b      	lsls	r3, r3, #24
 8004ff8:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004ffc:	4931      	ldr	r1, [pc, #196]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8004ffe:	4313      	orrs	r3, r2
 8005000:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005002:	4b30      	ldr	r3, [pc, #192]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005006:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	492d      	ldr	r1, [pc, #180]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005010:	4313      	orrs	r3, r2
 8005012:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005014:	4b2b      	ldr	r3, [pc, #172]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005018:	f023 0220 	bic.w	r2, r3, #32
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	699b      	ldr	r3, [r3, #24]
 8005020:	4928      	ldr	r1, [pc, #160]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005022:	4313      	orrs	r3, r2
 8005024:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005026:	4b27      	ldr	r3, [pc, #156]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800502a:	4a26      	ldr	r2, [pc, #152]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800502c:	f023 0310 	bic.w	r3, r3, #16
 8005030:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005032:	4b24      	ldr	r3, [pc, #144]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005034:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005036:	4b24      	ldr	r3, [pc, #144]	; (80050c8 <RCCEx_PLL2_Config+0x160>)
 8005038:	4013      	ands	r3, r2
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	69d2      	ldr	r2, [r2, #28]
 800503e:	00d2      	lsls	r2, r2, #3
 8005040:	4920      	ldr	r1, [pc, #128]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005042:	4313      	orrs	r3, r2
 8005044:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005046:	4b1f      	ldr	r3, [pc, #124]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800504a:	4a1e      	ldr	r2, [pc, #120]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800504c:	f043 0310 	orr.w	r3, r3, #16
 8005050:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d106      	bne.n	8005066 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005058:	4b1a      	ldr	r3, [pc, #104]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800505a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505c:	4a19      	ldr	r2, [pc, #100]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800505e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005062:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005064:	e00f      	b.n	8005086 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d106      	bne.n	800507a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800506c:	4b15      	ldr	r3, [pc, #84]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800506e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005070:	4a14      	ldr	r2, [pc, #80]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005072:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005076:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005078:	e005      	b.n	8005086 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800507a:	4b12      	ldr	r3, [pc, #72]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800507c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507e:	4a11      	ldr	r2, [pc, #68]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005080:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005084:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005086:	4b0f      	ldr	r3, [pc, #60]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a0e      	ldr	r2, [pc, #56]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 800508c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005090:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005092:	f7fb fd21 	bl	8000ad8 <HAL_GetTick>
 8005096:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005098:	e008      	b.n	80050ac <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800509a:	f7fb fd1d 	bl	8000ad8 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	68bb      	ldr	r3, [r7, #8]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d901      	bls.n	80050ac <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e006      	b.n	80050ba <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80050ac:	4b05      	ldr	r3, [pc, #20]	; (80050c4 <RCCEx_PLL2_Config+0x15c>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0f0      	beq.n	800509a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80050b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	58024400 	.word	0x58024400
 80050c8:	ffff0007 	.word	0xffff0007

080050cc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b084      	sub	sp, #16
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050d6:	2300      	movs	r3, #0
 80050d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80050da:	4b53      	ldr	r3, [pc, #332]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80050dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050de:	f003 0303 	and.w	r3, r3, #3
 80050e2:	2b03      	cmp	r3, #3
 80050e4:	d101      	bne.n	80050ea <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e099      	b.n	800521e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80050ea:	4b4f      	ldr	r3, [pc, #316]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a4e      	ldr	r2, [pc, #312]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80050f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050f6:	f7fb fcef 	bl	8000ad8 <HAL_GetTick>
 80050fa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050fc:	e008      	b.n	8005110 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80050fe:	f7fb fceb 	bl	8000ad8 <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d901      	bls.n	8005110 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e086      	b.n	800521e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005110:	4b45      	ldr	r3, [pc, #276]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1f0      	bne.n	80050fe <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800511c:	4b42      	ldr	r3, [pc, #264]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 800511e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005120:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	051b      	lsls	r3, r3, #20
 800512a:	493f      	ldr	r1, [pc, #252]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 800512c:	4313      	orrs	r3, r2
 800512e:	628b      	str	r3, [r1, #40]	; 0x28
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	3b01      	subs	r3, #1
 8005136:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	3b01      	subs	r3, #1
 8005140:	025b      	lsls	r3, r3, #9
 8005142:	b29b      	uxth	r3, r3
 8005144:	431a      	orrs	r2, r3
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68db      	ldr	r3, [r3, #12]
 800514a:	3b01      	subs	r3, #1
 800514c:	041b      	lsls	r3, r3, #16
 800514e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8005152:	431a      	orrs	r2, r3
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	691b      	ldr	r3, [r3, #16]
 8005158:	3b01      	subs	r3, #1
 800515a:	061b      	lsls	r3, r3, #24
 800515c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005160:	4931      	ldr	r1, [pc, #196]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005162:	4313      	orrs	r3, r2
 8005164:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005166:	4b30      	ldr	r3, [pc, #192]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800516a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	695b      	ldr	r3, [r3, #20]
 8005172:	492d      	ldr	r1, [pc, #180]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005174:	4313      	orrs	r3, r2
 8005176:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005178:	4b2b      	ldr	r3, [pc, #172]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 800517a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800517c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	699b      	ldr	r3, [r3, #24]
 8005184:	4928      	ldr	r1, [pc, #160]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005186:	4313      	orrs	r3, r2
 8005188:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800518a:	4b27      	ldr	r3, [pc, #156]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 800518c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800518e:	4a26      	ldr	r2, [pc, #152]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005190:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005194:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005196:	4b24      	ldr	r3, [pc, #144]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005198:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800519a:	4b24      	ldr	r3, [pc, #144]	; (800522c <RCCEx_PLL3_Config+0x160>)
 800519c:	4013      	ands	r3, r2
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	69d2      	ldr	r2, [r2, #28]
 80051a2:	00d2      	lsls	r2, r2, #3
 80051a4:	4920      	ldr	r1, [pc, #128]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80051aa:	4b1f      	ldr	r3, [pc, #124]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ae:	4a1e      	ldr	r2, [pc, #120]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80051b4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d106      	bne.n	80051ca <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80051bc:	4b1a      	ldr	r3, [pc, #104]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051c0:	4a19      	ldr	r2, [pc, #100]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80051c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 80051c8:	e00f      	b.n	80051ea <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d106      	bne.n	80051de <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80051d0:	4b15      	ldr	r3, [pc, #84]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051d4:	4a14      	ldr	r2, [pc, #80]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051d6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80051da:	62d3      	str	r3, [r2, #44]	; 0x2c
 80051dc:	e005      	b.n	80051ea <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80051de:	4b12      	ldr	r3, [pc, #72]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e2:	4a11      	ldr	r2, [pc, #68]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80051e8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80051ea:	4b0f      	ldr	r3, [pc, #60]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4a0e      	ldr	r2, [pc, #56]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 80051f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051f6:	f7fb fc6f 	bl	8000ad8 <HAL_GetTick>
 80051fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051fc:	e008      	b.n	8005210 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80051fe:	f7fb fc6b 	bl	8000ad8 <HAL_GetTick>
 8005202:	4602      	mov	r2, r0
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	1ad3      	subs	r3, r2, r3
 8005208:	2b02      	cmp	r3, #2
 800520a:	d901      	bls.n	8005210 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800520c:	2303      	movs	r3, #3
 800520e:	e006      	b.n	800521e <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005210:	4b05      	ldr	r3, [pc, #20]	; (8005228 <RCCEx_PLL3_Config+0x15c>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d0f0      	beq.n	80051fe <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800521c:	7bfb      	ldrb	r3, [r7, #15]
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	58024400 	.word	0x58024400
 800522c:	ffff0007 	.word	0xffff0007

08005230 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b08a      	sub	sp, #40	; 0x28
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  HAL_SD_CardStatusTypeDef CardStatus;
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d101      	bne.n	8005242 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	e07c      	b.n	800533c <HAL_SD_Init+0x10c>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005248:	b2db      	uxtb	r3, r3
 800524a:	2b00      	cmp	r3, #0
 800524c:	d10c      	bne.n	8005268 <HAL_SD_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	771a      	strb	r2, [r3, #28]

#if (USE_SD_TRANSCEIVER != 0U)
    /* Force  SDMMC_TRANSCEIVER_PRESENT for Legacy usage */
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_UNKNOWN)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d102      	bne.n	8005262 <HAL_SD_Init+0x32>
    {
      hsd->Init.TranceiverPresent = SDMMC_TRANSCEIVER_PRESENT;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2202      	movs	r2, #2
 8005260:	619a      	str	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f7fb fa22 	bl	80006ac <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2203      	movs	r2, #3
 800526c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 f867 	bl	8005344 <HAL_SD_InitCard>
 8005276:	4603      	mov	r3, r0
 8005278:	2b00      	cmp	r3, #0
 800527a:	d001      	beq.n	8005280 <HAL_SD_Init+0x50>
  {
    return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e05d      	b.n	800533c <HAL_SD_Init+0x10c>
  }

  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 8005280:	f107 0308 	add.w	r3, r7, #8
 8005284:	4619      	mov	r1, r3
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 fdbe 	bl	8005e08 <HAL_SD_GetCardStatus>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <HAL_SD_Init+0x66>
  {
    return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e052      	b.n	800533c <HAL_SD_Init+0x10c>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8005296:	7e3b      	ldrb	r3, [r7, #24]
 8005298:	b2db      	uxtb	r3, r3
 800529a:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800529c:	7e7b      	ldrb	r3, [r7, #25]
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d10a      	bne.n	80052c0 <HAL_SD_Init+0x90>
 80052aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d102      	bne.n	80052b6 <HAL_SD_Init+0x86>
 80052b0:	6a3b      	ldr	r3, [r7, #32]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d004      	beq.n	80052c0 <HAL_SD_Init+0x90>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80052be:	e00b      	b.n	80052d8 <HAL_SD_Init+0xa8>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052c4:	2b01      	cmp	r3, #1
 80052c6:	d104      	bne.n	80052d2 <HAL_SD_Init+0xa2>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80052ce:	65da      	str	r2, [r3, #92]	; 0x5c
 80052d0:	e002      	b.n	80052d8 <HAL_SD_Init+0xa8>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	4619      	mov	r1, r3
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 fe74 	bl	8005fcc <HAL_SD_ConfigWideBusOperation>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <HAL_SD_Init+0xbe>
  {
    return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e026      	b.n	800533c <HAL_SD_Init+0x10c>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 80052ee:	f7fb fbf3 	bl	8000ad8 <HAL_GetTick>
 80052f2:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80052f4:	e011      	b.n	800531a <HAL_SD_Init+0xea>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 80052f6:	f7fb fbef 	bl	8000ad8 <HAL_GetTick>
 80052fa:	4602      	mov	r2, r0
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005304:	d109      	bne.n	800531a <HAL_SD_Init+0xea>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800530c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2201      	movs	r2, #1
 8005312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_TIMEOUT;
 8005316:	2303      	movs	r3, #3
 8005318:	e010      	b.n	800533c <HAL_SD_Init+0x10c>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800531a:	6878      	ldr	r0, [r7, #4]
 800531c:	f000 ff00 	bl	8006120 <HAL_SD_GetCardState>
 8005320:	4603      	mov	r3, r0
 8005322:	2b04      	cmp	r3, #4
 8005324:	d1e7      	bne.n	80052f6 <HAL_SD_Init+0xc6>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2200      	movs	r2, #0
 800532a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2200      	movs	r2, #0
 8005330:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2201      	movs	r2, #1
 8005336:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800533a:	2300      	movs	r3, #0
}
 800533c:	4618      	mov	r0, r3
 800533e:	3728      	adds	r7, #40	; 0x28
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8005344:	b5b0      	push	{r4, r5, r7, lr}
 8005346:	b08e      	sub	sp, #56	; 0x38
 8005348:	af04      	add	r7, sp, #16
 800534a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800534c:	2300      	movs	r3, #0
 800534e:	60bb      	str	r3, [r7, #8]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8005350:	2300      	movs	r3, #0
 8005352:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8005354:	2300      	movs	r3, #0
 8005356:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005358:	2300      	movs	r3, #0
 800535a:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800535c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8005360:	f7fe ff90 	bl	8004284 <HAL_RCCEx_GetPeriphCLKFreq>
 8005364:	6278      	str	r0, [r7, #36]	; 0x24
  Init.ClockDiv = sdmmc_clk/(2U*400000U);
 8005366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005368:	0a1b      	lsrs	r3, r3, #8
 800536a:	4a40      	ldr	r2, [pc, #256]	; (800546c <HAL_SD_InitCard+0x128>)
 800536c:	fba2 2303 	umull	r2, r3, r2, r3
 8005370:	091b      	lsrs	r3, r3, #4
 8005372:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
  if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	699b      	ldr	r3, [r3, #24]
 8005378:	2b02      	cmp	r3, #2
 800537a:	d107      	bne.n	800538c <HAL_SD_InitCard+0x48>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f042 0210 	orr.w	r2, r2, #16
 800538a:	601a      	str	r2, [r3, #0]
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681d      	ldr	r5, [r3, #0]
 8005390:	466c      	mov	r4, sp
 8005392:	f107 0314 	add.w	r3, r7, #20
 8005396:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800539a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800539e:	f107 0308 	add.w	r3, r7, #8
 80053a2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80053a4:	4628      	mov	r0, r5
 80053a6:	f001 faff 	bl	80069a8 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4618      	mov	r0, r3
 80053b0:	f001 fb42 	bl	8006a38 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 80053b4:	69bb      	ldr	r3, [r7, #24]
 80053b6:	005b      	lsls	r3, r3, #1
 80053b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80053be:	627b      	str	r3, [r7, #36]	; 0x24

  if(sdmmc_clk != 0U)
 80053c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d008      	beq.n	80053d8 <HAL_SD_InitCard+0x94>
  {
    HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 80053c6:	4a2a      	ldr	r2, [pc, #168]	; (8005470 <HAL_SD_InitCard+0x12c>)
 80053c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ce:	3301      	adds	r3, #1
 80053d0:	4618      	mov	r0, r3
 80053d2:	f7fb fb8d 	bl	8000af0 <HAL_Delay>
 80053d6:	e002      	b.n	80053de <HAL_SD_InitCard+0x9a>
  }
  else
  {
    HAL_Delay(2U);
 80053d8:	2002      	movs	r0, #2
 80053da:	f7fb fb89 	bl	8000af0 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 ff7c 	bl	80062dc <SD_PowerON>
 80053e4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80053e6:	6a3b      	ldr	r3, [r7, #32]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d00b      	beq.n	8005404 <HAL_SD_InitCard+0xc0>
  {
    hsd->State = HAL_SD_STATE_READY;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2201      	movs	r2, #1
 80053f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053f8:	6a3b      	ldr	r3, [r7, #32]
 80053fa:	431a      	orrs	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	e02e      	b.n	8005462 <HAL_SD_InitCard+0x11e>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 feab 	bl	8006160 <SD_InitCard>
 800540a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800540c:	6a3b      	ldr	r3, [r7, #32]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00b      	beq.n	800542a <HAL_SD_InitCard+0xe6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800541e:	6a3b      	ldr	r3, [r7, #32]
 8005420:	431a      	orrs	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e01b      	b.n	8005462 <HAL_SD_InitCard+0x11e>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005432:	4618      	mov	r0, r3
 8005434:	f001 fb96 	bl	8006b64 <SDMMC_CmdBlockLength>
 8005438:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d00f      	beq.n	8005460 <HAL_SD_InitCard+0x11c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a0b      	ldr	r2, [pc, #44]	; (8005474 <HAL_SD_InitCard+0x130>)
 8005446:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800544c:	6a3b      	ldr	r3, [r7, #32]
 800544e:	431a      	orrs	r2, r3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2201      	movs	r2, #1
 8005458:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e000      	b.n	8005462 <HAL_SD_InitCard+0x11e>
  }

  return HAL_OK;
 8005460:	2300      	movs	r3, #0
}
 8005462:	4618      	mov	r0, r3
 8005464:	3728      	adds	r7, #40	; 0x28
 8005466:	46bd      	mov	sp, r7
 8005468:	bdb0      	pop	{r4, r5, r7, pc}
 800546a:	bf00      	nop
 800546c:	014f8b59 	.word	0x014f8b59
 8005470:	00012110 	.word	0x00012110
 8005474:	1fe00fff 	.word	0x1fe00fff

08005478 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b092      	sub	sp, #72	; 0x48
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	607a      	str	r2, [r7, #4]
 8005484:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005486:	f7fb fb27 	bl	8000ad8 <HAL_GetTick>
 800548a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d107      	bne.n	80054aa <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e167      	b.n	800577a <HAL_SD_ReadBlocks+0x302>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	f040 815a 	bne.w	800576c <HAL_SD_ReadBlocks+0x2f4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80054be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	441a      	add	r2, r3
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d907      	bls.n	80054dc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054d0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	e14e      	b.n	800577a <HAL_SD_ReadBlocks+0x302>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2203      	movs	r2, #3
 80054e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2200      	movs	r2, #0
 80054ea:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d002      	beq.n	80054fa <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80054f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054f6:	025b      	lsls	r3, r3, #9
 80054f8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80054fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80054fe:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	025b      	lsls	r3, r3, #9
 8005504:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8005506:	2390      	movs	r3, #144	; 0x90
 8005508:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800550a:	2302      	movs	r3, #2
 800550c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800550e:	2300      	movs	r3, #0
 8005510:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8005512:	2300      	movs	r3, #0
 8005514:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f107 0214 	add.w	r2, r7, #20
 800551e:	4611      	mov	r1, r2
 8005520:	4618      	mov	r0, r3
 8005522:	f001 faf3 	bl	8006b0c <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68da      	ldr	r2, [r3, #12]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005534:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	2b01      	cmp	r3, #1
 800553a:	d90a      	bls.n	8005552 <HAL_SD_ReadBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2202      	movs	r2, #2
 8005540:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005548:	4618      	mov	r0, r3
 800554a:	f001 fb51 	bl	8006bf0 <SDMMC_CmdReadMultiBlock>
 800554e:	6478      	str	r0, [r7, #68]	; 0x44
 8005550:	e009      	b.n	8005566 <HAL_SD_ReadBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2201      	movs	r2, #1
 8005556:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800555e:	4618      	mov	r0, r3
 8005560:	f001 fb23 	bl	8006baa <SDMMC_CmdReadSingleBlock>
 8005564:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8005566:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005568:	2b00      	cmp	r3, #0
 800556a:	d012      	beq.n	8005592 <HAL_SD_ReadBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	4a84      	ldr	r2, [pc, #528]	; (8005784 <HAL_SD_ReadBlocks+0x30c>)
 8005572:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005578:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800557a:	431a      	orrs	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2200      	movs	r2, #0
 800558c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e0f3      	b.n	800577a <HAL_SD_ReadBlocks+0x302>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8005596:	e058      	b.n	800564a <HAL_SD_ReadBlocks+0x1d2>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= 32U))
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800559e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d033      	beq.n	800560e <HAL_SD_ReadBlocks+0x196>
 80055a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055a8:	2b1f      	cmp	r3, #31
 80055aa:	d930      	bls.n	800560e <HAL_SD_ReadBlocks+0x196>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 80055ac:	2300      	movs	r3, #0
 80055ae:	643b      	str	r3, [r7, #64]	; 0x40
 80055b0:	e027      	b.n	8005602 <HAL_SD_ReadBlocks+0x18a>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4618      	mov	r0, r3
 80055b8:	f001 fa20 	bl	80069fc <SDMMC_ReadFIFO>
 80055bc:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80055be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055c0:	b2da      	uxtb	r2, r3
 80055c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055c4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80055c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055c8:	3301      	adds	r3, #1
 80055ca:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80055cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ce:	0a1b      	lsrs	r3, r3, #8
 80055d0:	b2da      	uxtb	r2, r3
 80055d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055d4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80055d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055d8:	3301      	adds	r3, #1
 80055da:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80055dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055de:	0c1b      	lsrs	r3, r3, #16
 80055e0:	b2da      	uxtb	r2, r3
 80055e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055e4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80055e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055e8:	3301      	adds	r3, #1
 80055ea:	637b      	str	r3, [r7, #52]	; 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80055ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055ee:	0e1b      	lsrs	r3, r3, #24
 80055f0:	b2da      	uxtb	r2, r3
 80055f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055f4:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80055f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055f8:	3301      	adds	r3, #1
 80055fa:	637b      	str	r3, [r7, #52]	; 0x34
        for(count = 0U; count < 8U; count++)
 80055fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055fe:	3301      	adds	r3, #1
 8005600:	643b      	str	r3, [r7, #64]	; 0x40
 8005602:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005604:	2b07      	cmp	r3, #7
 8005606:	d9d4      	bls.n	80055b2 <HAL_SD_ReadBlocks+0x13a>
        }
        dataremaining -= 32U;
 8005608:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800560a:	3b20      	subs	r3, #32
 800560c:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800560e:	f7fb fa63 	bl	8000ad8 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800561a:	429a      	cmp	r2, r3
 800561c:	d902      	bls.n	8005624 <HAL_SD_ReadBlocks+0x1ac>
 800561e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005620:	2b00      	cmp	r3, #0
 8005622:	d112      	bne.n	800564a <HAL_SD_ReadBlocks+0x1d2>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a56      	ldr	r2, [pc, #344]	; (8005784 <HAL_SD_ReadBlocks+0x30c>)
 800562a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005630:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005646:	2303      	movs	r3, #3
 8005648:	e097      	b.n	800577a <HAL_SD_ReadBlocks+0x302>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005650:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8005654:	2b00      	cmp	r3, #0
 8005656:	d09f      	beq.n	8005598 <HAL_SD_ReadBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	68da      	ldr	r2, [r3, #12]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005666:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800566e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005672:	2b00      	cmp	r3, #0
 8005674:	d022      	beq.n	80056bc <HAL_SD_ReadBlocks+0x244>
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	2b01      	cmp	r3, #1
 800567a:	d91f      	bls.n	80056bc <HAL_SD_ReadBlocks+0x244>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005680:	2b03      	cmp	r3, #3
 8005682:	d01b      	beq.n	80056bc <HAL_SD_ReadBlocks+0x244>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4618      	mov	r0, r3
 800568a:	f001 fb1b 	bl	8006cc4 <SDMMC_CmdStopTransfer>
 800568e:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8005690:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005692:	2b00      	cmp	r3, #0
 8005694:	d012      	beq.n	80056bc <HAL_SD_ReadBlocks+0x244>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a3a      	ldr	r2, [pc, #232]	; (8005784 <HAL_SD_ReadBlocks+0x30c>)
 800569c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056a4:	431a      	orrs	r2, r3
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80056b8:	2301      	movs	r3, #1
 80056ba:	e05e      	b.n	800577a <HAL_SD_ReadBlocks+0x302>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056c2:	f003 0308 	and.w	r3, r3, #8
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d012      	beq.n	80056f0 <HAL_SD_ReadBlocks+0x278>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a2d      	ldr	r2, [pc, #180]	; (8005784 <HAL_SD_ReadBlocks+0x30c>)
 80056d0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d6:	f043 0208 	orr.w	r2, r3, #8
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e044      	b.n	800577a <HAL_SD_ReadBlocks+0x302>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f6:	f003 0302 	and.w	r3, r3, #2
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d012      	beq.n	8005724 <HAL_SD_ReadBlocks+0x2ac>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a20      	ldr	r2, [pc, #128]	; (8005784 <HAL_SD_ReadBlocks+0x30c>)
 8005704:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570a:	f043 0202 	orr.w	r2, r3, #2
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e02a      	b.n	800577a <HAL_SD_ReadBlocks+0x302>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800572a:	f003 0320 	and.w	r3, r3, #32
 800572e:	2b00      	cmp	r3, #0
 8005730:	d012      	beq.n	8005758 <HAL_SD_ReadBlocks+0x2e0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a13      	ldr	r2, [pc, #76]	; (8005784 <HAL_SD_ReadBlocks+0x30c>)
 8005738:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573e:	f043 0220 	orr.w	r2, r3, #32
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2201      	movs	r2, #1
 800574a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e010      	b.n	800577a <HAL_SD_ReadBlocks+0x302>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a0a      	ldr	r2, [pc, #40]	; (8005788 <HAL_SD_ReadBlocks+0x310>)
 800575e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005768:	2300      	movs	r3, #0
 800576a:	e006      	b.n	800577a <HAL_SD_ReadBlocks+0x302>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005770:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
  }
}
 800577a:	4618      	mov	r0, r3
 800577c:	3748      	adds	r7, #72	; 0x48
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	1fe00fff 	.word	0x1fe00fff
 8005788:	18000f3a 	.word	0x18000f3a

0800578c <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b092      	sub	sp, #72	; 0x48
 8005790:	af00      	add	r7, sp, #0
 8005792:	60f8      	str	r0, [r7, #12]
 8005794:	60b9      	str	r1, [r7, #8]
 8005796:	607a      	str	r2, [r7, #4]
 8005798:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800579a:	f7fb f99d 	bl	8000ad8 <HAL_GetTick>
 800579e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d107      	bne.n	80057be <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057b2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80057ba:	2301      	movs	r3, #1
 80057bc:	e16b      	b.n	8005a96 <HAL_SD_WriteBlocks+0x30a>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	f040 815e 	bne.w	8005a88 <HAL_SD_WriteBlocks+0x2fc>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2200      	movs	r2, #0
 80057d0:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80057d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	441a      	add	r2, r3
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80057dc:	429a      	cmp	r2, r3
 80057de:	d907      	bls.n	80057f0 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057e4:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e152      	b.n	8005a96 <HAL_SD_WriteBlocks+0x30a>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2203      	movs	r2, #3
 80057f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2200      	movs	r2, #0
 80057fe:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005804:	2b01      	cmp	r3, #1
 8005806:	d002      	beq.n	800580e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8005808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800580a:	025b      	lsls	r3, r3, #9
 800580c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800580e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005812:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	025b      	lsls	r3, r3, #9
 8005818:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800581a:	2390      	movs	r3, #144	; 0x90
 800581c:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800581e:	2300      	movs	r3, #0
 8005820:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005822:	2300      	movs	r3, #0
 8005824:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8005826:	2300      	movs	r3, #0
 8005828:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f107 0218 	add.w	r2, r7, #24
 8005832:	4611      	mov	r1, r2
 8005834:	4618      	mov	r0, r3
 8005836:	f001 f969 	bl	8006b0c <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68da      	ldr	r2, [r3, #12]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005848:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	2b01      	cmp	r3, #1
 800584e:	d90a      	bls.n	8005866 <HAL_SD_WriteBlocks+0xda>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	2220      	movs	r2, #32
 8005854:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800585c:	4618      	mov	r0, r3
 800585e:	f001 fa0d 	bl	8006c7c <SDMMC_CmdWriteMultiBlock>
 8005862:	6478      	str	r0, [r7, #68]	; 0x44
 8005864:	e009      	b.n	800587a <HAL_SD_WriteBlocks+0xee>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2210      	movs	r2, #16
 800586a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005872:	4618      	mov	r0, r3
 8005874:	f001 f9df 	bl	8006c36 <SDMMC_CmdWriteSingleBlock>
 8005878:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800587a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800587c:	2b00      	cmp	r3, #0
 800587e:	d012      	beq.n	80058a6 <HAL_SD_WriteBlocks+0x11a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a86      	ldr	r2, [pc, #536]	; (8005aa0 <HAL_SD_WriteBlocks+0x314>)
 8005886:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800588c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800588e:	431a      	orrs	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e0f7      	b.n	8005a96 <HAL_SD_WriteBlocks+0x30a>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80058aa:	e05c      	b.n	8005966 <HAL_SD_WriteBlocks+0x1da>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= 32U))
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d037      	beq.n	800592a <HAL_SD_WriteBlocks+0x19e>
 80058ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058bc:	2b1f      	cmp	r3, #31
 80058be:	d934      	bls.n	800592a <HAL_SD_WriteBlocks+0x19e>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80058c0:	2300      	movs	r3, #0
 80058c2:	643b      	str	r3, [r7, #64]	; 0x40
 80058c4:	e02b      	b.n	800591e <HAL_SD_WriteBlocks+0x192>
        {
          data = (uint32_t)(*tempbuff);
 80058c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80058cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058ce:	3301      	adds	r3, #1
 80058d0:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 80058d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058d4:	781b      	ldrb	r3, [r3, #0]
 80058d6:	021a      	lsls	r2, r3, #8
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	4313      	orrs	r3, r2
 80058dc:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80058de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058e0:	3301      	adds	r3, #1
 80058e2:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 80058e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	041a      	lsls	r2, r3, #16
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	4313      	orrs	r3, r2
 80058ee:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80058f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058f2:	3301      	adds	r3, #1
 80058f4:	637b      	str	r3, [r7, #52]	; 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 80058f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058f8:	781b      	ldrb	r3, [r3, #0]
 80058fa:	061a      	lsls	r2, r3, #24
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	4313      	orrs	r3, r2
 8005900:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8005902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005904:	3301      	adds	r3, #1
 8005906:	637b      	str	r3, [r7, #52]	; 0x34
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f107 0214 	add.w	r2, r7, #20
 8005910:	4611      	mov	r1, r2
 8005912:	4618      	mov	r0, r3
 8005914:	f001 f87f 	bl	8006a16 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8005918:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800591a:	3301      	adds	r3, #1
 800591c:	643b      	str	r3, [r7, #64]	; 0x40
 800591e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005920:	2b07      	cmp	r3, #7
 8005922:	d9d0      	bls.n	80058c6 <HAL_SD_WriteBlocks+0x13a>
        }
        dataremaining -= 32U;
 8005924:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005926:	3b20      	subs	r3, #32
 8005928:	63fb      	str	r3, [r7, #60]	; 0x3c
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800592a:	f7fb f8d5 	bl	8000ad8 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005936:	429a      	cmp	r2, r3
 8005938:	d902      	bls.n	8005940 <HAL_SD_WriteBlocks+0x1b4>
 800593a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800593c:	2b00      	cmp	r3, #0
 800593e:	d112      	bne.n	8005966 <HAL_SD_WriteBlocks+0x1da>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a56      	ldr	r2, [pc, #344]	; (8005aa0 <HAL_SD_WriteBlocks+0x314>)
 8005946:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800594c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800594e:	431a      	orrs	r2, r3
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e097      	b.n	8005a96 <HAL_SD_WriteBlocks+0x30a>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800596c:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8005970:	2b00      	cmp	r3, #0
 8005972:	d09b      	beq.n	80058ac <HAL_SD_WriteBlocks+0x120>
      }
    }
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68da      	ldr	r2, [r3, #12]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005982:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800598a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800598e:	2b00      	cmp	r3, #0
 8005990:	d022      	beq.n	80059d8 <HAL_SD_WriteBlocks+0x24c>
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b01      	cmp	r3, #1
 8005996:	d91f      	bls.n	80059d8 <HAL_SD_WriteBlocks+0x24c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800599c:	2b03      	cmp	r3, #3
 800599e:	d01b      	beq.n	80059d8 <HAL_SD_WriteBlocks+0x24c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4618      	mov	r0, r3
 80059a6:	f001 f98d 	bl	8006cc4 <SDMMC_CmdStopTransfer>
 80059aa:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80059ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d012      	beq.n	80059d8 <HAL_SD_WriteBlocks+0x24c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a3a      	ldr	r2, [pc, #232]	; (8005aa0 <HAL_SD_WriteBlocks+0x314>)
 80059b8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059c0:	431a      	orrs	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2201      	movs	r2, #1
 80059ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	2200      	movs	r2, #0
 80059d2:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e05e      	b.n	8005a96 <HAL_SD_WriteBlocks+0x30a>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80059de:	f003 0308 	and.w	r3, r3, #8
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d012      	beq.n	8005a0c <HAL_SD_WriteBlocks+0x280>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a2d      	ldr	r2, [pc, #180]	; (8005aa0 <HAL_SD_WriteBlocks+0x314>)
 80059ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059f2:	f043 0208 	orr.w	r2, r3, #8
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e044      	b.n	8005a96 <HAL_SD_WriteBlocks+0x30a>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d012      	beq.n	8005a40 <HAL_SD_WriteBlocks+0x2b4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a20      	ldr	r2, [pc, #128]	; (8005aa0 <HAL_SD_WriteBlocks+0x314>)
 8005a20:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a26:	f043 0202 	orr.w	r2, r3, #2
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2201      	movs	r2, #1
 8005a32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	e02a      	b.n	8005a96 <HAL_SD_WriteBlocks+0x30a>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005a46:	f003 0310 	and.w	r3, r3, #16
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d012      	beq.n	8005a74 <HAL_SD_WriteBlocks+0x2e8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a13      	ldr	r2, [pc, #76]	; (8005aa0 <HAL_SD_WriteBlocks+0x314>)
 8005a54:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5a:	f043 0210 	orr.w	r2, r3, #16
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2201      	movs	r2, #1
 8005a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e010      	b.n	8005a96 <HAL_SD_WriteBlocks+0x30a>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a0a      	ldr	r2, [pc, #40]	; (8005aa4 <HAL_SD_WriteBlocks+0x318>)
 8005a7a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2201      	movs	r2, #1
 8005a80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8005a84:	2300      	movs	r3, #0
 8005a86:	e006      	b.n	8005a96 <HAL_SD_WriteBlocks+0x30a>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a8c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
  }
}
 8005a96:	4618      	mov	r0, r3
 8005a98:	3748      	adds	r7, #72	; 0x48
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	1fe00fff 	.word	0x1fe00fff
 8005aa4:	18000f3a 	.word	0x18000f3a

08005aa8 <HAL_SD_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status: Voltage Switch State
  * @retval None
  */
__weak  void HAL_SD_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b083      	sub	sp, #12
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	4603      	mov	r3, r0
 8005ab0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(status);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_EnableTransceiver could be implemented in the user file
   */
}
 8005ab2:	bf00      	nop
 8005ab4:	370c      	adds	r7, #12
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005abc:	4770      	bx	lr
	...

08005ac0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
 8005ac8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ace:	0f9b      	lsrs	r3, r3, #30
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ada:	0e9b      	lsrs	r3, r3, #26
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	f003 030f 	and.w	r3, r3, #15
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005aec:	0e1b      	lsrs	r3, r3, #24
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	f003 0303 	and.w	r3, r3, #3
 8005af4:	b2da      	uxtb	r2, r3
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005afe:	0c1b      	lsrs	r3, r3, #16
 8005b00:	b2da      	uxtb	r2, r3
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b0a:	0a1b      	lsrs	r3, r3, #8
 8005b0c:	b2da      	uxtb	r2, r3
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b16:	b2da      	uxtb	r2, r3
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b20:	0d1b      	lsrs	r3, r3, #20
 8005b22:	b29a      	uxth	r2, r3
 8005b24:	683b      	ldr	r3, [r7, #0]
 8005b26:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b2c:	0c1b      	lsrs	r3, r3, #16
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	f003 030f 	and.w	r3, r3, #15
 8005b34:	b2da      	uxtb	r2, r3
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b3e:	0bdb      	lsrs	r3, r3, #15
 8005b40:	b2db      	uxtb	r3, r3
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	b2da      	uxtb	r2, r3
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b50:	0b9b      	lsrs	r3, r3, #14
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	f003 0301 	and.w	r3, r3, #1
 8005b58:	b2da      	uxtb	r2, r3
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b62:	0b5b      	lsrs	r3, r3, #13
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	b2da      	uxtb	r2, r3
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b74:	0b1b      	lsrs	r3, r3, #12
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	b2da      	uxtb	r2, r3
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	2200      	movs	r2, #0
 8005b86:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d163      	bne.n	8005c58 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005b94:	009a      	lsls	r2, r3, #2
 8005b96:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005ba0:	0f92      	lsrs	r2, r2, #30
 8005ba2:	431a      	orrs	r2, r3
 8005ba4:	683b      	ldr	r3, [r7, #0]
 8005ba6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bac:	0edb      	lsrs	r3, r3, #27
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	f003 0307 	and.w	r3, r3, #7
 8005bb4:	b2da      	uxtb	r2, r3
 8005bb6:	683b      	ldr	r3, [r7, #0]
 8005bb8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bbe:	0e1b      	lsrs	r3, r3, #24
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	f003 0307 	and.w	r3, r3, #7
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bd0:	0d5b      	lsrs	r3, r3, #21
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	f003 0307 	and.w	r3, r3, #7
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005be2:	0c9b      	lsrs	r3, r3, #18
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	f003 0307 	and.w	r3, r3, #7
 8005bea:	b2da      	uxtb	r2, r3
 8005bec:	683b      	ldr	r3, [r7, #0]
 8005bee:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005bf4:	0bdb      	lsrs	r3, r3, #15
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	f003 0307 	and.w	r3, r3, #7
 8005bfc:	b2da      	uxtb	r2, r3
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	7e1b      	ldrb	r3, [r3, #24]
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	f003 0307 	and.w	r3, r3, #7
 8005c16:	3302      	adds	r3, #2
 8005c18:	2201      	movs	r2, #1
 8005c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8005c22:	fb02 f203 	mul.w	r2, r2, r3
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	7a1b      	ldrb	r3, [r3, #8]
 8005c2e:	b2db      	uxtb	r3, r3
 8005c30:	f003 030f 	and.w	r3, r3, #15
 8005c34:	2201      	movs	r2, #1
 8005c36:	409a      	lsls	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005c44:	0a52      	lsrs	r2, r2, #9
 8005c46:	fb02 f203 	mul.w	r2, r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c54:	659a      	str	r2, [r3, #88]	; 0x58
 8005c56:	e031      	b.n	8005cbc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c5c:	2b01      	cmp	r3, #1
 8005c5e:	d11d      	bne.n	8005c9c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c64:	041b      	lsls	r3, r3, #16
 8005c66:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005c6e:	0c1b      	lsrs	r3, r3, #16
 8005c70:	431a      	orrs	r2, r3
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	3301      	adds	r3, #1
 8005c7c:	029a      	lsls	r2, r3, #10
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c90:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	659a      	str	r2, [r3, #88]	; 0x58
 8005c9a:	e00f      	b.n	8005cbc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a58      	ldr	r2, [pc, #352]	; (8005e04 <HAL_SD_GetCardCSD+0x344>)
 8005ca2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e09d      	b.n	8005df8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cc0:	0b9b      	lsrs	r3, r3, #14
 8005cc2:	b2db      	uxtb	r3, r3
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	b2da      	uxtb	r2, r3
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005cd2:	09db      	lsrs	r3, r3, #7
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cda:	b2da      	uxtb	r2, r3
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cea:	b2da      	uxtb	r2, r3
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cf4:	0fdb      	lsrs	r3, r3, #31
 8005cf6:	b2da      	uxtb	r2, r3
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d00:	0f5b      	lsrs	r3, r3, #29
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	f003 0303 	and.w	r3, r3, #3
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d12:	0e9b      	lsrs	r3, r3, #26
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	f003 0307 	and.w	r3, r3, #7
 8005d1a:	b2da      	uxtb	r2, r3
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d24:	0d9b      	lsrs	r3, r3, #22
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	f003 030f 	and.w	r3, r3, #15
 8005d2c:	b2da      	uxtb	r2, r3
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d36:	0d5b      	lsrs	r3, r3, #21
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	b2da      	uxtb	r2, r3
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d52:	0c1b      	lsrs	r3, r3, #16
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	f003 0301 	and.w	r3, r3, #1
 8005d5a:	b2da      	uxtb	r2, r3
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d66:	0bdb      	lsrs	r3, r3, #15
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	f003 0301 	and.w	r3, r3, #1
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d7a:	0b9b      	lsrs	r3, r3, #14
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	b2da      	uxtb	r2, r3
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d8e:	0b5b      	lsrs	r3, r3, #13
 8005d90:	b2db      	uxtb	r3, r3
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	b2da      	uxtb	r2, r3
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005da2:	0b1b      	lsrs	r3, r3, #12
 8005da4:	b2db      	uxtb	r3, r3
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	b2da      	uxtb	r2, r3
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005db6:	0a9b      	lsrs	r3, r3, #10
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	f003 0303 	and.w	r3, r3, #3
 8005dbe:	b2da      	uxtb	r2, r3
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dca:	0a1b      	lsrs	r3, r3, #8
 8005dcc:	b2db      	uxtb	r3, r3
 8005dce:	f003 0303 	and.w	r3, r3, #3
 8005dd2:	b2da      	uxtb	r2, r3
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005dde:	085b      	lsrs	r3, r3, #1
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005de6:	b2da      	uxtb	r2, r3
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	370c      	adds	r7, #12
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e02:	4770      	bx	lr
 8005e04:	1fe00fff 	.word	0x1fe00fff

08005e08 <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b094      	sub	sp, #80	; 0x50
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
 8005e10:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005e12:	2300      	movs	r3, #0
 8005e14:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8005e18:	f107 0308 	add.w	r3, r7, #8
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 fb64 	bl	80064ec <SD_SendSDStatus>
 8005e24:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 8005e26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d011      	beq.n	8005e50 <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a4f      	ldr	r2, [pc, #316]	; (8005f70 <HAL_SD_GetCardStatus+0x168>)
 8005e32:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e3a:	431a      	orrs	r2, r3
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2201      	movs	r2, #1
 8005e44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8005e4e:	e070      	b.n	8005f32 <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	099b      	lsrs	r3, r3, #6
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	f003 0303 	and.w	r3, r3, #3
 8005e5a:	b2da      	uxtb	r2, r3
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	095b      	lsrs	r3, r3, #5
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	f003 0301 	and.w	r3, r3, #1
 8005e6a:	b2da      	uxtb	r2, r3
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	0a1b      	lsrs	r3, r3, #8
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005e7a:	b29a      	uxth	r2, r3
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	0e1b      	lsrs	r3, r3, #24
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	4313      	orrs	r3, r2
 8005e84:	b29a      	uxth	r2, r3
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	061a      	lsls	r2, r3, #24
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	021b      	lsls	r3, r3, #8
 8005e92:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005e96:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	0a1b      	lsrs	r3, r3, #8
 8005e9c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005ea0:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	0e1b      	lsrs	r3, r3, #24
 8005ea6:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	b2da      	uxtb	r2, r3
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	0a1b      	lsrs	r3, r3, #8
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 8005ebe:	693b      	ldr	r3, [r7, #16]
 8005ec0:	0d1b      	lsrs	r3, r3, #20
 8005ec2:	b2db      	uxtb	r3, r3
 8005ec4:	f003 030f 	and.w	r3, r3, #15
 8005ec8:	b2da      	uxtb	r2, r3
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	0c1b      	lsrs	r3, r3, #16
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ed8:	b29a      	uxth	r2, r3
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	b29b      	uxth	r3, r3
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	b29a      	uxth	r2, r3
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 8005eea:	697b      	ldr	r3, [r7, #20]
 8005eec:	0a9b      	lsrs	r3, r3, #10
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ef4:	b2da      	uxtb	r2, r3
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	0a1b      	lsrs	r3, r3, #8
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	f003 0303 	and.w	r3, r3, #3
 8005f04:	b2da      	uxtb	r2, r3
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	091b      	lsrs	r3, r3, #4
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	f003 030f 	and.w	r3, r3, #15
 8005f14:	b2da      	uxtb	r2, r3
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	f003 030f 	and.w	r3, r3, #15
 8005f22:	b2da      	uxtb	r2, r3
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	0e1b      	lsrs	r3, r3, #24
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f000 fe12 	bl	8006b64 <SDMMC_CmdBlockLength>
 8005f40:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 8005f42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00d      	beq.n	8005f64 <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a08      	ldr	r2, [pc, #32]	; (8005f70 <HAL_SD_GetCardStatus+0x168>)
 8005f4e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f54:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2201      	movs	r2, #1
 8005f5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 8005f64:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8005f68:	4618      	mov	r0, r3
 8005f6a:	3750      	adds	r7, #80	; 0x50
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bd80      	pop	{r7, pc}
 8005f70:	1fe00fff 	.word	0x1fe00fff

08005f74 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b083      	sub	sp, #12
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f92:	683b      	ldr	r3, [r7, #0]
 8005f94:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005fbe:	2300      	movs	r3, #0
}
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005fcc:	b5b0      	push	{r4, r5, r7, lr}
 8005fce:	b08e      	sub	sp, #56	; 0x38
 8005fd0:	af04      	add	r7, sp, #16
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2203      	movs	r2, #3
 8005fe0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fe8:	2b03      	cmp	r3, #3
 8005fea:	d02e      	beq.n	800604a <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ff2:	d106      	bne.n	8006002 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	639a      	str	r2, [r3, #56]	; 0x38
 8006000:	e029      	b.n	8006056 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006008:	d10a      	bne.n	8006020 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 fb66 	bl	80066dc <SD_WideBus_Enable>
 8006010:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006016:	6a3b      	ldr	r3, [r7, #32]
 8006018:	431a      	orrs	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	639a      	str	r2, [r3, #56]	; 0x38
 800601e:	e01a      	b.n	8006056 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10a      	bne.n	800603c <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 fba3 	bl	8006772 <SD_WideBus_Disable>
 800602c:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006032:	6a3b      	ldr	r3, [r7, #32]
 8006034:	431a      	orrs	r2, r3
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	639a      	str	r2, [r3, #56]	; 0x38
 800603a:	e00c      	b.n	8006056 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006040:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	639a      	str	r2, [r3, #56]	; 0x38
 8006048:	e005      	b.n	8006056 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800604e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605a:	2b00      	cmp	r3, #0
 800605c:	d007      	beq.n	800606e <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a2e      	ldr	r2, [pc, #184]	; (800611c <HAL_SD_ConfigWideBusOperation+0x150>)
 8006064:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800606c:	e034      	b.n	80060d8 <HAL_SD_ConfigWideBusOperation+0x10c>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	60bb      	str	r3, [r7, #8]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	689b      	ldr	r3, [r3, #8]
 8006078:	60fb      	str	r3, [r7, #12]
    Init.BusWide             = WideMode;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	613b      	str	r3, [r7, #16]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	691b      	ldr	r3, [r3, #16]
 8006082:	617b      	str	r3, [r7, #20]

    /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
    if(hsd->Init.ClockDiv >= SDMMC_NSpeed_CLK_DIV)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	695b      	ldr	r3, [r3, #20]
 8006088:	2b03      	cmp	r3, #3
 800608a:	d903      	bls.n	8006094 <HAL_SD_ConfigWideBusOperation+0xc8>
    {
      Init.ClockDiv = hsd->Init.ClockDiv;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	695b      	ldr	r3, [r3, #20]
 8006090:	61bb      	str	r3, [r7, #24]
 8006092:	e012      	b.n	80060ba <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800609c:	d103      	bne.n	80060a6 <HAL_SD_ConfigWideBusOperation+0xda>
    {
      /* UltraHigh speed SD card,user Clock div */
      Init.ClockDiv = hsd->Init.ClockDiv;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	695b      	ldr	r3, [r3, #20]
 80060a2:	61bb      	str	r3, [r7, #24]
 80060a4:	e009      	b.n	80060ba <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060ae:	d102      	bne.n	80060b6 <HAL_SD_ConfigWideBusOperation+0xea>
    {
      /* High speed SD card, Max Frequency = 50Mhz */
      Init.ClockDiv = SDMMC_HSpeed_CLK_DIV;
 80060b0:	2302      	movs	r3, #2
 80060b2:	61bb      	str	r3, [r7, #24]
 80060b4:	e001      	b.n	80060ba <HAL_SD_ConfigWideBusOperation+0xee>
    }
    else
    {
      /* No High speed SD card, Max Frequency = 25Mhz */
      Init.ClockDiv = SDMMC_NSpeed_CLK_DIV;
 80060b6:	2304      	movs	r3, #4
 80060b8:	61bb      	str	r3, [r7, #24]
    }

    (void)SDMMC_Init(hsd->Instance, Init);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681d      	ldr	r5, [r3, #0]
 80060be:	466c      	mov	r4, sp
 80060c0:	f107 0314 	add.w	r3, r7, #20
 80060c4:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80060c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80060cc:	f107 0308 	add.w	r3, r7, #8
 80060d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80060d2:	4628      	mov	r0, r5
 80060d4:	f000 fc68 	bl	80069a8 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80060e0:	4618      	mov	r0, r3
 80060e2:	f000 fd3f 	bl	8006b64 <SDMMC_CmdBlockLength>
 80060e6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80060e8:	6a3b      	ldr	r3, [r7, #32]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d00c      	beq.n	8006108 <HAL_SD_ConfigWideBusOperation+0x13c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a0a      	ldr	r2, [pc, #40]	; (800611c <HAL_SD_ConfigWideBusOperation+0x150>)
 80060f4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80060fa:	6a3b      	ldr	r3, [r7, #32]
 80060fc:	431a      	orrs	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8006102:	2301      	movs	r3, #1
 8006104:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	2201      	movs	r2, #1
 800610c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8006110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006114:	4618      	mov	r0, r3
 8006116:	3728      	adds	r7, #40	; 0x28
 8006118:	46bd      	mov	sp, r7
 800611a:	bdb0      	pop	{r4, r5, r7, pc}
 800611c:	1fe00fff 	.word	0x1fe00fff

08006120 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
 8006126:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006128:	2300      	movs	r3, #0
 800612a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800612c:	f107 030c 	add.w	r3, r7, #12
 8006130:	4619      	mov	r1, r3
 8006132:	6878      	ldr	r0, [r7, #4]
 8006134:	f000 faaa 	bl	800668c <SD_SendStatus>
 8006138:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800613a:	697b      	ldr	r3, [r7, #20]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d005      	beq.n	800614c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	431a      	orrs	r2, r3
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	0a5b      	lsrs	r3, r3, #9
 8006150:	f003 030f 	and.w	r3, r3, #15
 8006154:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006156:	693b      	ldr	r3, [r7, #16]
}
 8006158:	4618      	mov	r0, r3
 800615a:	3718      	adds	r7, #24
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006160:	b590      	push	{r4, r7, lr}
 8006162:	b091      	sub	sp, #68	; 0x44
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8006168:	2301      	movs	r3, #1
 800616a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4618      	mov	r0, r3
 8006172:	f000 fc72 	bl	8006a5a <SDMMC_GetPowerState>
 8006176:	4603      	mov	r3, r0
 8006178:	2b00      	cmp	r3, #0
 800617a:	d102      	bne.n	8006182 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800617c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006180:	e0a8      	b.n	80062d4 <SD_InitCard+0x174>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006186:	2b03      	cmp	r3, #3
 8006188:	d02e      	beq.n	80061e8 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	4618      	mov	r0, r3
 8006190:	f000 febe 	bl	8006f10 <SDMMC_CmdSendCID>
 8006194:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006196:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006198:	2b00      	cmp	r3, #0
 800619a:	d001      	beq.n	80061a0 <SD_InitCard+0x40>
    {
      return errorstate;
 800619c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800619e:	e099      	b.n	80062d4 <SD_InitCard+0x174>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	2100      	movs	r1, #0
 80061a6:	4618      	mov	r0, r3
 80061a8:	f000 fc9d 	bl	8006ae6 <SDMMC_GetResponse>
 80061ac:	4602      	mov	r2, r0
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2104      	movs	r1, #4
 80061b8:	4618      	mov	r0, r3
 80061ba:	f000 fc94 	bl	8006ae6 <SDMMC_GetResponse>
 80061be:	4602      	mov	r2, r0
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2108      	movs	r1, #8
 80061ca:	4618      	mov	r0, r3
 80061cc:	f000 fc8b 	bl	8006ae6 <SDMMC_GetResponse>
 80061d0:	4602      	mov	r2, r0
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	210c      	movs	r1, #12
 80061dc:	4618      	mov	r0, r3
 80061de:	f000 fc82 	bl	8006ae6 <SDMMC_GetResponse>
 80061e2:	4602      	mov	r2, r0
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ec:	2b03      	cmp	r3, #3
 80061ee:	d00d      	beq.n	800620c <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f107 020e 	add.w	r2, r7, #14
 80061f8:	4611      	mov	r1, r2
 80061fa:	4618      	mov	r0, r3
 80061fc:	f000 fec7 	bl	8006f8e <SDMMC_CmdSetRelAdd>
 8006200:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006202:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006204:	2b00      	cmp	r3, #0
 8006206:	d001      	beq.n	800620c <SD_InitCard+0xac>
    {
      return errorstate;
 8006208:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800620a:	e063      	b.n	80062d4 <SD_InitCard+0x174>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006210:	2b03      	cmp	r3, #3
 8006212:	d036      	beq.n	8006282 <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8006214:	89fb      	ldrh	r3, [r7, #14]
 8006216:	461a      	mov	r2, r3
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006224:	041b      	lsls	r3, r3, #16
 8006226:	4619      	mov	r1, r3
 8006228:	4610      	mov	r0, r2
 800622a:	f000 fe90 	bl	8006f4e <SDMMC_CmdSendCSD>
 800622e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006230:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006232:	2b00      	cmp	r3, #0
 8006234:	d001      	beq.n	800623a <SD_InitCard+0xda>
    {
      return errorstate;
 8006236:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006238:	e04c      	b.n	80062d4 <SD_InitCard+0x174>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	2100      	movs	r1, #0
 8006240:	4618      	mov	r0, r3
 8006242:	f000 fc50 	bl	8006ae6 <SDMMC_GetResponse>
 8006246:	4602      	mov	r2, r0
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2104      	movs	r1, #4
 8006252:	4618      	mov	r0, r3
 8006254:	f000 fc47 	bl	8006ae6 <SDMMC_GetResponse>
 8006258:	4602      	mov	r2, r0
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2108      	movs	r1, #8
 8006264:	4618      	mov	r0, r3
 8006266:	f000 fc3e 	bl	8006ae6 <SDMMC_GetResponse>
 800626a:	4602      	mov	r2, r0
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	210c      	movs	r1, #12
 8006276:	4618      	mov	r0, r3
 8006278:	f000 fc35 	bl	8006ae6 <SDMMC_GetResponse>
 800627c:	4602      	mov	r2, r0
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	2104      	movs	r1, #4
 8006288:	4618      	mov	r0, r3
 800628a:	f000 fc2c 	bl	8006ae6 <SDMMC_GetResponse>
 800628e:	4603      	mov	r3, r0
 8006290:	0d1a      	lsrs	r2, r3, #20
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006296:	f107 0310 	add.w	r3, r7, #16
 800629a:	4619      	mov	r1, r3
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	f7ff fc0f 	bl	8005ac0 <HAL_SD_GetCardCSD>
 80062a2:	4603      	mov	r3, r0
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d002      	beq.n	80062ae <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80062a8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80062ac:	e012      	b.n	80062d4 <SD_InitCard+0x174>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6819      	ldr	r1, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062b6:	041b      	lsls	r3, r3, #16
 80062b8:	f04f 0400 	mov.w	r4, #0
 80062bc:	461a      	mov	r2, r3
 80062be:	4623      	mov	r3, r4
 80062c0:	4608      	mov	r0, r1
 80062c2:	f000 fd3b 	bl	8006d3c <SDMMC_CmdSelDesel>
 80062c6:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 80062c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d001      	beq.n	80062d2 <SD_InitCard+0x172>
  {
    return errorstate;
 80062ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062d0:	e000      	b.n	80062d4 <SD_InitCard+0x174>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3744      	adds	r7, #68	; 0x44
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd90      	pop	{r4, r7, pc}

080062dc <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b088      	sub	sp, #32
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 80062e8:	2300      	movs	r3, #0
 80062ea:	61fb      	str	r3, [r7, #28]
 80062ec:	2300      	movs	r3, #0
 80062ee:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
 80062f0:	f7fa fbf2 	bl	8000ad8 <HAL_GetTick>
 80062f4:	6178      	str	r0, [r7, #20]
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4618      	mov	r0, r3
 80062fc:	f000 fd42 	bl	8006d84 <SDMMC_CmdGoIdleState>
 8006300:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d001      	beq.n	800630c <SD_PowerON+0x30>
  {
    return errorstate;
 8006308:	693b      	ldr	r3, [r7, #16]
 800630a:	e0e9      	b.n	80064e0 <SD_PowerON+0x204>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4618      	mov	r0, r3
 8006312:	f000 fd55 	bl	8006dc0 <SDMMC_CmdOperCond>
 8006316:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d00d      	beq.n	800633a <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2200      	movs	r2, #0
 8006322:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4618      	mov	r0, r3
 800632a:	f000 fd2b 	bl	8006d84 <SDMMC_CmdGoIdleState>
 800632e:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006330:	693b      	ldr	r3, [r7, #16]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d004      	beq.n	8006340 <SD_PowerON+0x64>
    {
      return errorstate;
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	e0d2      	b.n	80064e0 <SD_PowerON+0x204>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2201      	movs	r2, #1
 800633e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006344:	2b01      	cmp	r3, #1
 8006346:	d137      	bne.n	80063b8 <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2100      	movs	r1, #0
 800634e:	4618      	mov	r0, r3
 8006350:	f000 fd56 	bl	8006e00 <SDMMC_CmdAppCommand>
 8006354:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	2b00      	cmp	r3, #0
 800635a:	d02d      	beq.n	80063b8 <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800635c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006360:	e0be      	b.n	80064e0 <SD_PowerON+0x204>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2100      	movs	r1, #0
 8006368:	4618      	mov	r0, r3
 800636a:	f000 fd49 	bl	8006e00 <SDMMC_CmdAppCommand>
 800636e:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006370:	693b      	ldr	r3, [r7, #16]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d001      	beq.n	800637a <SD_PowerON+0x9e>
    {
      return errorstate;
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	e0b2      	b.n	80064e0 <SD_PowerON+0x204>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	495a      	ldr	r1, [pc, #360]	; (80064e8 <SD_PowerON+0x20c>)
 8006380:	4618      	mov	r0, r3
 8006382:	f000 fd60 	bl	8006e46 <SDMMC_CmdAppOperCommand>
 8006386:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006388:	693b      	ldr	r3, [r7, #16]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d002      	beq.n	8006394 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800638e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006392:	e0a5      	b.n	80064e0 <SD_PowerON+0x204>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	2100      	movs	r1, #0
 800639a:	4618      	mov	r0, r3
 800639c:	f000 fba3 	bl	8006ae6 <SDMMC_GetResponse>
 80063a0:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 80063a2:	69fb      	ldr	r3, [r7, #28]
 80063a4:	0fdb      	lsrs	r3, r3, #31
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d101      	bne.n	80063ae <SD_PowerON+0xd2>
 80063aa:	2301      	movs	r3, #1
 80063ac:	e000      	b.n	80063b0 <SD_PowerON+0xd4>
 80063ae:	2300      	movs	r3, #0
 80063b0:	61bb      	str	r3, [r7, #24]

    count++;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	3301      	adds	r3, #1
 80063b6:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80063be:	4293      	cmp	r3, r2
 80063c0:	d802      	bhi.n	80063c8 <SD_PowerON+0xec>
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d0cc      	beq.n	8006362 <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d902      	bls.n	80063d8 <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80063d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063d6:	e083      	b.n	80064e0 <SD_PowerON+0x204>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d07d      	beq.n	80064de <SD_PowerON+0x202>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_SD_TRANSCEIVER != 0U)
    if (hsd->Init.TranceiverPresent == SDMMC_TRANSCEIVER_PRESENT)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d176      	bne.n	80064de <SD_PowerON+0x202>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d071      	beq.n	80064de <SD_PowerON+0x202>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006400:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	681a      	ldr	r2, [r3, #0]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f042 0208 	orr.w	r2, r2, #8
 8006410:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	4618      	mov	r0, r3
 8006418:	f000 fe20 	bl	800705c <SDMMC_CmdVoltageSwitch>
 800641c:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d00c      	beq.n	800643e <SD_PowerON+0x162>
        {
          return errorstate;
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	e05b      	b.n	80064e0 <SD_PowerON+0x204>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006428:	f7fa fb56 	bl	8000ad8 <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006436:	d102      	bne.n	800643e <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 8006438:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800643c:	e050      	b.n	80064e0 <SD_PowerON+0x204>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006444:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006448:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800644c:	d1ec      	bne.n	8006428 <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006456:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800645e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006462:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006466:	d002      	beq.n	800646e <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8006468:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800646c:	e038      	b.n	80064e0 <SD_PowerON+0x204>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SD_DriveTransceiver_1_8V_Callback(SET);
 800646e:	2001      	movs	r0, #1
 8006470:	f7ff fb1a 	bl	8005aa8 <HAL_SD_DriveTransceiver_1_8V_Callback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681a      	ldr	r2, [r3, #0]
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f042 0204 	orr.w	r2, r2, #4
 8006482:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8006484:	e00a      	b.n	800649c <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006486:	f7fa fb27 	bl	8000ad8 <HAL_GetTick>
 800648a:	4602      	mov	r2, r0
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	1ad3      	subs	r3, r2, r3
 8006490:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006494:	d102      	bne.n	800649c <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 8006496:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800649a:	e021      	b.n	80064e0 <SD_PowerON+0x204>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80064a6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80064aa:	d1ec      	bne.n	8006486 <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80064b4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80064c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064c4:	d102      	bne.n	80064cc <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80064c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80064ca:	e009      	b.n	80064e0 <SD_PowerON+0x204>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	2213      	movs	r2, #19
 80064d2:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80064dc:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3720      	adds	r7, #32
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}
 80064e8:	c1100000 	.word	0xc1100000

080064ec <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b08c      	sub	sp, #48	; 0x30
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80064f6:	f7fa faef 	bl	8000ad8 <HAL_GetTick>
 80064fa:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	2100      	movs	r1, #0
 8006506:	4618      	mov	r0, r3
 8006508:	f000 faed 	bl	8006ae6 <SDMMC_GetResponse>
 800650c:	4603      	mov	r3, r0
 800650e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006512:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006516:	d102      	bne.n	800651e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006518:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800651c:	e0b0      	b.n	8006680 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2140      	movs	r1, #64	; 0x40
 8006524:	4618      	mov	r0, r3
 8006526:	f000 fb1d 	bl	8006b64 <SDMMC_CmdBlockLength>
 800652a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800652c:	6a3b      	ldr	r3, [r7, #32]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d005      	beq.n	800653e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800653a:	6a3b      	ldr	r3, [r7, #32]
 800653c:	e0a0      	b.n	8006680 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681a      	ldr	r2, [r3, #0]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006546:	041b      	lsls	r3, r3, #16
 8006548:	4619      	mov	r1, r3
 800654a:	4610      	mov	r0, r2
 800654c:	f000 fc58 	bl	8006e00 <SDMMC_CmdAppCommand>
 8006550:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006552:	6a3b      	ldr	r3, [r7, #32]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d005      	beq.n	8006564 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8006560:	6a3b      	ldr	r3, [r7, #32]
 8006562:	e08d      	b.n	8006680 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006564:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006568:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800656a:	2340      	movs	r3, #64	; 0x40
 800656c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800656e:	2360      	movs	r3, #96	; 0x60
 8006570:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006572:	2302      	movs	r3, #2
 8006574:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006576:	2300      	movs	r3, #0
 8006578:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800657a:	2301      	movs	r3, #1
 800657c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f107 0208 	add.w	r2, r7, #8
 8006586:	4611      	mov	r1, r2
 8006588:	4618      	mov	r0, r3
 800658a:	f000 fabf 	bl	8006b0c <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4618      	mov	r0, r3
 8006594:	f000 fd40 	bl	8007018 <SDMMC_CmdStatusRegister>
 8006598:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800659a:	6a3b      	ldr	r3, [r7, #32]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d02b      	beq.n	80065f8 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 80065a8:	6a3b      	ldr	r3, [r7, #32]
 80065aa:	e069      	b.n	8006680 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d013      	beq.n	80065e2 <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 80065ba:	2300      	movs	r3, #0
 80065bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065be:	e00d      	b.n	80065dc <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4618      	mov	r0, r3
 80065c6:	f000 fa19 	bl	80069fc <SDMMC_ReadFIFO>
 80065ca:	4602      	mov	r2, r0
 80065cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ce:	601a      	str	r2, [r3, #0]
        pData++;
 80065d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d2:	3304      	adds	r3, #4
 80065d4:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 80065d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d8:	3301      	adds	r3, #1
 80065da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065de:	2b07      	cmp	r3, #7
 80065e0:	d9ee      	bls.n	80065c0 <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80065e2:	f7fa fa79 	bl	8000ad8 <HAL_GetTick>
 80065e6:	4602      	mov	r2, r0
 80065e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ea:	1ad3      	subs	r3, r2, r3
 80065ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065f0:	d102      	bne.n	80065f8 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80065f2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80065f6:	e043      	b.n	8006680 <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065fe:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8006602:	2b00      	cmp	r3, #0
 8006604:	d0d2      	beq.n	80065ac <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800660c:	f003 0308 	and.w	r3, r3, #8
 8006610:	2b00      	cmp	r3, #0
 8006612:	d001      	beq.n	8006618 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006614:	2308      	movs	r3, #8
 8006616:	e033      	b.n	8006680 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800661e:	f003 0302 	and.w	r3, r3, #2
 8006622:	2b00      	cmp	r3, #0
 8006624:	d001      	beq.n	800662a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006626:	2302      	movs	r3, #2
 8006628:	e02a      	b.n	8006680 <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006630:	f003 0320 	and.w	r3, r3, #32
 8006634:	2b00      	cmp	r3, #0
 8006636:	d017      	beq.n	8006668 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8006638:	2320      	movs	r3, #32
 800663a:	e021      	b.n	8006680 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4618      	mov	r0, r3
 8006642:	f000 f9db 	bl	80069fc <SDMMC_ReadFIFO>
 8006646:	4602      	mov	r2, r0
 8006648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664a:	601a      	str	r2, [r3, #0]
    pData++;
 800664c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664e:	3304      	adds	r3, #4
 8006650:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8006652:	f7fa fa41 	bl	8000ad8 <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006660:	d102      	bne.n	8006668 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006662:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006666:	e00b      	b.n	8006680 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800666e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1e2      	bne.n	800663c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a03      	ldr	r2, [pc, #12]	; (8006688 <SD_SendSDStatus+0x19c>)
 800667c:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	3730      	adds	r7, #48	; 0x30
 8006684:	46bd      	mov	sp, r7
 8006686:	bd80      	pop	{r7, pc}
 8006688:	18000f3a 	.word	0x18000f3a

0800668c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
 8006694:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d102      	bne.n	80066a2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800669c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80066a0:	e018      	b.n	80066d4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066aa:	041b      	lsls	r3, r3, #16
 80066ac:	4619      	mov	r1, r3
 80066ae:	4610      	mov	r0, r2
 80066b0:	f000 fc8f 	bl	8006fd2 <SDMMC_CmdSendStatus>
 80066b4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d001      	beq.n	80066c0 <SD_SendStatus+0x34>
  {
    return errorstate;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	e009      	b.n	80066d4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2100      	movs	r1, #0
 80066c6:	4618      	mov	r0, r3
 80066c8:	f000 fa0d 	bl	8006ae6 <SDMMC_GetResponse>
 80066cc:	4602      	mov	r2, r0
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80066d2:	2300      	movs	r3, #0
}
 80066d4:	4618      	mov	r0, r3
 80066d6:	3710      	adds	r7, #16
 80066d8:	46bd      	mov	sp, r7
 80066da:	bd80      	pop	{r7, pc}

080066dc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b086      	sub	sp, #24
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 80066e4:	2300      	movs	r3, #0
 80066e6:	60fb      	str	r3, [r7, #12]
 80066e8:	2300      	movs	r3, #0
 80066ea:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2100      	movs	r1, #0
 80066f2:	4618      	mov	r0, r3
 80066f4:	f000 f9f7 	bl	8006ae6 <SDMMC_GetResponse>
 80066f8:	4603      	mov	r3, r0
 80066fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006702:	d102      	bne.n	800670a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8006704:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006708:	e02f      	b.n	800676a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800670a:	f107 030c 	add.w	r3, r7, #12
 800670e:	4619      	mov	r1, r3
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f000 f879 	bl	8006808 <SD_FindSCR>
 8006716:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006718:	697b      	ldr	r3, [r7, #20]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d001      	beq.n	8006722 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	e023      	b.n	800676a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d01c      	beq.n	8006766 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681a      	ldr	r2, [r3, #0]
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006734:	041b      	lsls	r3, r3, #16
 8006736:	4619      	mov	r1, r3
 8006738:	4610      	mov	r0, r2
 800673a:	f000 fb61 	bl	8006e00 <SDMMC_CmdAppCommand>
 800673e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d001      	beq.n	800674a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	e00f      	b.n	800676a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	2102      	movs	r1, #2
 8006750:	4618      	mov	r0, r3
 8006752:	f000 fb98 	bl	8006e86 <SDMMC_CmdBusWidth>
 8006756:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	e003      	b.n	800676a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006762:	2300      	movs	r3, #0
 8006764:	e001      	b.n	800676a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006766:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800676a:	4618      	mov	r0, r3
 800676c:	3718      	adds	r7, #24
 800676e:	46bd      	mov	sp, r7
 8006770:	bd80      	pop	{r7, pc}

08006772 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8006772:	b580      	push	{r7, lr}
 8006774:	b086      	sub	sp, #24
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800677a:	2300      	movs	r3, #0
 800677c:	60fb      	str	r3, [r7, #12]
 800677e:	2300      	movs	r3, #0
 8006780:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2100      	movs	r1, #0
 8006788:	4618      	mov	r0, r3
 800678a:	f000 f9ac 	bl	8006ae6 <SDMMC_GetResponse>
 800678e:	4603      	mov	r3, r0
 8006790:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006794:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006798:	d102      	bne.n	80067a0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800679a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800679e:	e02f      	b.n	8006800 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80067a0:	f107 030c 	add.w	r3, r7, #12
 80067a4:	4619      	mov	r1, r3
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f82e 	bl	8006808 <SD_FindSCR>
 80067ac:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d001      	beq.n	80067b8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	e023      	b.n	8006800 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80067b8:	693b      	ldr	r3, [r7, #16]
 80067ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d01c      	beq.n	80067fc <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681a      	ldr	r2, [r3, #0]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80067ca:	041b      	lsls	r3, r3, #16
 80067cc:	4619      	mov	r1, r3
 80067ce:	4610      	mov	r0, r2
 80067d0:	f000 fb16 	bl	8006e00 <SDMMC_CmdAppCommand>
 80067d4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d001      	beq.n	80067e0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	e00f      	b.n	8006800 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	2100      	movs	r1, #0
 80067e6:	4618      	mov	r0, r3
 80067e8:	f000 fb4d 	bl	8006e86 <SDMMC_CmdBusWidth>
 80067ec:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d001      	beq.n	80067f8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	e003      	b.n	8006800 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 80067f8:	2300      	movs	r3, #0
 80067fa:	e001      	b.n	8006800 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80067fc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006800:	4618      	mov	r0, r3
 8006802:	3718      	adds	r7, #24
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08e      	sub	sp, #56	; 0x38
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006812:	f7fa f961 	bl	8000ad8 <HAL_GetTick>
 8006816:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006818:	2300      	movs	r3, #0
 800681a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800681c:	2300      	movs	r3, #0
 800681e:	60bb      	str	r3, [r7, #8]
 8006820:	2300      	movs	r3, #0
 8006822:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8006824:	683b      	ldr	r3, [r7, #0]
 8006826:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	2108      	movs	r1, #8
 800682e:	4618      	mov	r0, r3
 8006830:	f000 f998 	bl	8006b64 <SDMMC_CmdBlockLength>
 8006834:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006838:	2b00      	cmp	r3, #0
 800683a:	d001      	beq.n	8006840 <SD_FindSCR+0x38>
  {
    return errorstate;
 800683c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800683e:	e0ad      	b.n	800699c <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006848:	041b      	lsls	r3, r3, #16
 800684a:	4619      	mov	r1, r3
 800684c:	4610      	mov	r0, r2
 800684e:	f000 fad7 	bl	8006e00 <SDMMC_CmdAppCommand>
 8006852:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006856:	2b00      	cmp	r3, #0
 8006858:	d001      	beq.n	800685e <SD_FindSCR+0x56>
  {
    return errorstate;
 800685a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800685c:	e09e      	b.n	800699c <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800685e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006862:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8006864:	2308      	movs	r3, #8
 8006866:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8006868:	2330      	movs	r3, #48	; 0x30
 800686a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800686c:	2302      	movs	r3, #2
 800686e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006870:	2300      	movs	r3, #0
 8006872:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8006874:	2301      	movs	r3, #1
 8006876:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f107 0210 	add.w	r2, r7, #16
 8006880:	4611      	mov	r1, r2
 8006882:	4618      	mov	r0, r3
 8006884:	f000 f942 	bl	8006b0c <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4618      	mov	r0, r3
 800688e:	f000 fb1d 	bl	8006ecc <SDMMC_CmdSendSCR>
 8006892:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8006894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006896:	2b00      	cmp	r3, #0
 8006898:	d027      	beq.n	80068ea <SD_FindSCR+0xe2>
  {
    return errorstate;
 800689a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800689c:	e07e      	b.n	800699c <SD_FindSCR+0x194>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d113      	bne.n	80068d4 <SD_FindSCR+0xcc>
 80068ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d110      	bne.n	80068d4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4618      	mov	r0, r3
 80068b8:	f000 f8a0 	bl	80069fc <SDMMC_ReadFIFO>
 80068bc:	4603      	mov	r3, r0
 80068be:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4618      	mov	r0, r3
 80068c6:	f000 f899 	bl	80069fc <SDMMC_ReadFIFO>
 80068ca:	4603      	mov	r3, r0
 80068cc:	60fb      	str	r3, [r7, #12]
      index++;
 80068ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80068d0:	3301      	adds	r3, #1
 80068d2:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80068d4:	f7fa f900 	bl	8000ad8 <HAL_GetTick>
 80068d8:	4602      	mov	r2, r0
 80068da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068dc:	1ad3      	subs	r3, r2, r3
 80068de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068e2:	d102      	bne.n	80068ea <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80068e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80068e8:	e058      	b.n	800699c <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80068f0:	f240 532a 	movw	r3, #1322	; 0x52a
 80068f4:	4013      	ands	r3, r2
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d0d1      	beq.n	800689e <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006900:	f003 0308 	and.w	r3, r3, #8
 8006904:	2b00      	cmp	r3, #0
 8006906:	d005      	beq.n	8006914 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	2208      	movs	r2, #8
 800690e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006910:	2308      	movs	r3, #8
 8006912:	e043      	b.n	800699c <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d005      	beq.n	800692e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2202      	movs	r2, #2
 8006928:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800692a:	2302      	movs	r3, #2
 800692c:	e036      	b.n	800699c <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006934:	f003 0320 	and.w	r3, r3, #32
 8006938:	2b00      	cmp	r3, #0
 800693a:	d005      	beq.n	8006948 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	2220      	movs	r2, #32
 8006942:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006944:	2320      	movs	r3, #32
 8006946:	e029      	b.n	800699c <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a15      	ldr	r2, [pc, #84]	; (80069a4 <SD_FindSCR+0x19c>)
 800694e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	061a      	lsls	r2, r3, #24
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	021b      	lsls	r3, r3, #8
 8006958:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800695c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	0a1b      	lsrs	r3, r3, #8
 8006962:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006966:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	0e1b      	lsrs	r3, r3, #24
 800696c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800696e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006970:	601a      	str	r2, [r3, #0]
    scr++;
 8006972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006974:	3304      	adds	r3, #4
 8006976:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	061a      	lsls	r2, r3, #24
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	021b      	lsls	r3, r3, #8
 8006980:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006984:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	0a1b      	lsrs	r3, r3, #8
 800698a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800698e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	0e1b      	lsrs	r3, r3, #24
 8006994:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006996:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006998:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3738      	adds	r7, #56	; 0x38
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	18000f3a 	.word	0x18000f3a

080069a8 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80069a8:	b084      	sub	sp, #16
 80069aa:	b480      	push	{r7}
 80069ac:	b085      	sub	sp, #20
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
 80069b2:	f107 001c 	add.w	r0, r7, #28
 80069b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80069ba:	2300      	movs	r3, #0
 80069bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80069be:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 80069c0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80069c2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80069c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 80069c6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80069c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 80069ca:	431a      	orrs	r2, r3
             Init.ClockDiv
 80069cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 80069ce:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	685a      	ldr	r2, [r3, #4]
 80069da:	4b07      	ldr	r3, [pc, #28]	; (80069f8 <SDMMC_Init+0x50>)
 80069dc:	4013      	ands	r3, r2
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	431a      	orrs	r2, r3
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80069e6:	2300      	movs	r3, #0
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3714      	adds	r7, #20
 80069ec:	46bd      	mov	sp, r7
 80069ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f2:	b004      	add	sp, #16
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	ffc02c00 	.word	0xffc02c00

080069fc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b083      	sub	sp, #12
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	370c      	adds	r7, #12
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr

08006a16 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8006a16:	b480      	push	{r7}
 8006a18:	b083      	sub	sp, #12
 8006a1a:	af00      	add	r7, sp, #0
 8006a1c:	6078      	str	r0, [r7, #4]
 8006a1e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	681a      	ldr	r2, [r3, #0]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006a2a:	2300      	movs	r3, #0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f043 0203 	orr.w	r2, r3, #3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006a4c:	2300      	movs	r3, #0
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b083      	sub	sp, #12
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f003 0303 	and.w	r3, r3, #3
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	370c      	adds	r7, #12
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr
	...

08006a78 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
 8006a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006a82:	2300      	movs	r3, #0
 8006a84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	681a      	ldr	r2, [r3, #0]
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006a96:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006a9c:	431a      	orrs	r2, r3
                       Command->CPSM);
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8006aa2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006aa4:	68fa      	ldr	r2, [r7, #12]
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	68da      	ldr	r2, [r3, #12]
 8006aae:	4b06      	ldr	r3, [pc, #24]	; (8006ac8 <SDMMC_SendCommand+0x50>)
 8006ab0:	4013      	ands	r3, r2
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	431a      	orrs	r2, r3
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3714      	adds	r7, #20
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac6:	4770      	bx	lr
 8006ac8:	fffee0c0 	.word	0xfffee0c0

08006acc <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	b2db      	uxtb	r3, r3
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	370c      	adds	r7, #12
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr

08006ae6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8006ae6:	b480      	push	{r7}
 8006ae8:	b085      	sub	sp, #20
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	6078      	str	r0, [r7, #4]
 8006aee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	3314      	adds	r3, #20
 8006af4:	461a      	mov	r2, r3
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	4413      	add	r3, r2
 8006afa:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3714      	adds	r7, #20
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8006b16:	2300      	movs	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	685a      	ldr	r2, [r3, #4]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b32:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8006b38:	431a      	orrs	r2, r3
                       Data->DPSM);
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8006b3e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006b40:	68fa      	ldr	r2, [r7, #12]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b4a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	431a      	orrs	r2, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006b56:	2300      	movs	r3, #0

}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3714      	adds	r7, #20
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b088      	sub	sp, #32
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006b72:	2310      	movs	r3, #16
 8006b74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006b76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006b7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006b80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b84:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006b86:	f107 0308 	add.w	r3, r7, #8
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f7ff ff73 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8006b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b96:	2110      	movs	r1, #16
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 faaf 	bl	80070fc <SDMMC_GetCmdResp1>
 8006b9e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ba0:	69fb      	ldr	r3, [r7, #28]
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3720      	adds	r7, #32
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b088      	sub	sp, #32
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006bb8:	2311      	movs	r3, #17
 8006bba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006bbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006bc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006bc6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006bca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006bcc:	f107 0308 	add.w	r3, r7, #8
 8006bd0:	4619      	mov	r1, r3
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f7ff ff50 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8006bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bdc:	2111      	movs	r1, #17
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 fa8c 	bl	80070fc <SDMMC_GetCmdResp1>
 8006be4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006be6:	69fb      	ldr	r3, [r7, #28]
}
 8006be8:	4618      	mov	r0, r3
 8006bea:	3720      	adds	r7, #32
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}

08006bf0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b088      	sub	sp, #32
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	6078      	str	r0, [r7, #4]
 8006bf8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006bfe:	2312      	movs	r3, #18
 8006c00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c10:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c12:	f107 0308 	add.w	r3, r7, #8
 8006c16:	4619      	mov	r1, r3
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f7ff ff2d 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c22:	2112      	movs	r1, #18
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f000 fa69 	bl	80070fc <SDMMC_GetCmdResp1>
 8006c2a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c2c:	69fb      	ldr	r3, [r7, #28]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3720      	adds	r7, #32
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b088      	sub	sp, #32
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
 8006c3e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8006c44:	2318      	movs	r3, #24
 8006c46:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c58:	f107 0308 	add.w	r3, r7, #8
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f7ff ff0a 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8006c64:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c68:	2118      	movs	r1, #24
 8006c6a:	6878      	ldr	r0, [r7, #4]
 8006c6c:	f000 fa46 	bl	80070fc <SDMMC_GetCmdResp1>
 8006c70:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006c72:	69fb      	ldr	r3, [r7, #28]
}
 8006c74:	4618      	mov	r0, r3
 8006c76:	3720      	adds	r7, #32
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	bd80      	pop	{r7, pc}

08006c7c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b088      	sub	sp, #32
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006c8a:	2319      	movs	r3, #25
 8006c8c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006c8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006c92:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006c94:	2300      	movs	r3, #0
 8006c96:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006c98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c9c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006c9e:	f107 0308 	add.w	r3, r7, #8
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f7ff fee7 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8006caa:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cae:	2119      	movs	r1, #25
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 fa23 	bl	80070fc <SDMMC_GetCmdResp1>
 8006cb6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006cb8:	69fb      	ldr	r3, [r7, #28]
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3720      	adds	r7, #32
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
	...

08006cc4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b088      	sub	sp, #32
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8006ccc:	2300      	movs	r3, #0
 8006cce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006cd0:	230c      	movs	r3, #12
 8006cd2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006cd4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006cd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006cde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ce2:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006cfc:	f107 0308 	add.w	r3, r7, #8
 8006d00:	4619      	mov	r1, r3
 8006d02:	6878      	ldr	r0, [r7, #4]
 8006d04:	f7ff feb8 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8006d08:	4a0b      	ldr	r2, [pc, #44]	; (8006d38 <SDMMC_CmdStopTransfer+0x74>)
 8006d0a:	210c      	movs	r1, #12
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 f9f5 	bl	80070fc <SDMMC_GetCmdResp1>
 8006d12:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	68db      	ldr	r3, [r3, #12]
 8006d18:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006d26:	d101      	bne.n	8006d2c <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 8006d2c:	69fb      	ldr	r3, [r7, #28]
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3720      	adds	r7, #32
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
 8006d36:	bf00      	nop
 8006d38:	05f5e100 	.word	0x05f5e100

08006d3c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b08a      	sub	sp, #40	; 0x28
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	60f8      	str	r0, [r7, #12]
 8006d44:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006d4c:	2307      	movs	r3, #7
 8006d4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006d50:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d54:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d56:	2300      	movs	r3, #0
 8006d58:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d5e:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006d60:	f107 0310 	add.w	r3, r7, #16
 8006d64:	4619      	mov	r1, r3
 8006d66:	68f8      	ldr	r0, [r7, #12]
 8006d68:	f7ff fe86 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8006d6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d70:	2107      	movs	r1, #7
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f000 f9c2 	bl	80070fc <SDMMC_GetCmdResp1>
 8006d78:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8006d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3728      	adds	r7, #40	; 0x28
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b088      	sub	sp, #32
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8006d90:	2300      	movs	r3, #0
 8006d92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8006d94:	2300      	movs	r3, #0
 8006d96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006d9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006da0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006da2:	f107 0308 	add.w	r3, r7, #8
 8006da6:	4619      	mov	r1, r3
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f7ff fe65 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 f976 	bl	80070a0 <SDMMC_GetCmdError>
 8006db4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006db6:	69fb      	ldr	r3, [r7, #28]
}
 8006db8:	4618      	mov	r0, r3
 8006dba:	3720      	adds	r7, #32
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}

08006dc0 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b088      	sub	sp, #32
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006dc8:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006dcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006dce:	2308      	movs	r3, #8
 8006dd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006dd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006dd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006dd8:	2300      	movs	r3, #0
 8006dda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ddc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006de0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006de2:	f107 0308 	add.w	r3, r7, #8
 8006de6:	4619      	mov	r1, r3
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f7ff fe45 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 fb78 	bl	80074e4 <SDMMC_GetCmdResp7>
 8006df4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006df6:	69fb      	ldr	r3, [r7, #28]
}
 8006df8:	4618      	mov	r0, r3
 8006dfa:	3720      	adds	r7, #32
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bd80      	pop	{r7, pc}

08006e00 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b088      	sub	sp, #32
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
 8006e08:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006e0e:	2337      	movs	r3, #55	; 0x37
 8006e10:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006e12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006e16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e20:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e22:	f107 0308 	add.w	r3, r7, #8
 8006e26:	4619      	mov	r1, r3
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f7ff fe25 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8006e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e32:	2137      	movs	r1, #55	; 0x37
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f000 f961 	bl	80070fc <SDMMC_GetCmdResp1>
 8006e3a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e3c:	69fb      	ldr	r3, [r7, #28]
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3720      	adds	r7, #32
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}

08006e46 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006e46:	b580      	push	{r7, lr}
 8006e48:	b088      	sub	sp, #32
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	6078      	str	r0, [r7, #4]
 8006e4e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006e54:	2329      	movs	r3, #41	; 0x29
 8006e56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006e58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006e5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e5e:	2300      	movs	r3, #0
 8006e60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006e68:	f107 0308 	add.w	r3, r7, #8
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f7ff fe02 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f000 fa7d 	bl	8007374 <SDMMC_GetCmdResp3>
 8006e7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006e7c:	69fb      	ldr	r3, [r7, #28]
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3720      	adds	r7, #32
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b088      	sub	sp, #32
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
 8006e8e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006e94:	2306      	movs	r3, #6
 8006e96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006e98:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006e9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ea2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ea6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006ea8:	f107 0308 	add.w	r3, r7, #8
 8006eac:	4619      	mov	r1, r3
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f7ff fde2 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8006eb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006eb8:	2106      	movs	r1, #6
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f000 f91e 	bl	80070fc <SDMMC_GetCmdResp1>
 8006ec0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006ec2:	69fb      	ldr	r3, [r7, #28]
}
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	3720      	adds	r7, #32
 8006ec8:	46bd      	mov	sp, r7
 8006eca:	bd80      	pop	{r7, pc}

08006ecc <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b088      	sub	sp, #32
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006ed8:	2333      	movs	r3, #51	; 0x33
 8006eda:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006edc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ee0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006ee6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006eea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006eec:	f107 0308 	add.w	r3, r7, #8
 8006ef0:	4619      	mov	r1, r3
 8006ef2:	6878      	ldr	r0, [r7, #4]
 8006ef4:	f7ff fdc0 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8006ef8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006efc:	2133      	movs	r1, #51	; 0x33
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f8fc 	bl	80070fc <SDMMC_GetCmdResp1>
 8006f04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f06:	69fb      	ldr	r3, [r7, #28]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3720      	adds	r7, #32
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}

08006f10 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b088      	sub	sp, #32
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8006f18:	2300      	movs	r3, #0
 8006f1a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006f20:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006f24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006f26:	2300      	movs	r3, #0
 8006f28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006f2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f2e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006f30:	f107 0308 	add.w	r3, r7, #8
 8006f34:	4619      	mov	r1, r3
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f7ff fd9e 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 f9cf 	bl	80072e0 <SDMMC_GetCmdResp2>
 8006f42:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f44:	69fb      	ldr	r3, [r7, #28]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3720      	adds	r7, #32
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}

08006f4e <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006f4e:	b580      	push	{r7, lr}
 8006f50:	b088      	sub	sp, #32
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
 8006f56:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006f5c:	2309      	movs	r3, #9
 8006f5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8006f60:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006f64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006f66:	2300      	movs	r3, #0
 8006f68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006f6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f6e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006f70:	f107 0308 	add.w	r3, r7, #8
 8006f74:	4619      	mov	r1, r3
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f7ff fd7e 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f000 f9af 	bl	80072e0 <SDMMC_GetCmdResp2>
 8006f82:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006f84:	69fb      	ldr	r3, [r7, #28]
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3720      	adds	r7, #32
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8006f8e:	b580      	push	{r7, lr}
 8006f90:	b088      	sub	sp, #32
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
 8006f96:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006fa0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fa4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006faa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006fae:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006fb0:	f107 0308 	add.w	r3, r7, #8
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f7ff fd5e 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006fbc:	683a      	ldr	r2, [r7, #0]
 8006fbe:	2103      	movs	r1, #3
 8006fc0:	6878      	ldr	r0, [r7, #4]
 8006fc2:	f000 fa17 	bl	80073f4 <SDMMC_GetCmdResp6>
 8006fc6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006fc8:	69fb      	ldr	r3, [r7, #28]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3720      	adds	r7, #32
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}

08006fd2 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8006fd2:	b580      	push	{r7, lr}
 8006fd4:	b088      	sub	sp, #32
 8006fd6:	af00      	add	r7, sp, #0
 8006fd8:	6078      	str	r0, [r7, #4]
 8006fda:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006fe0:	230d      	movs	r3, #13
 8006fe2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8006fe4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006fe8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8006fea:	2300      	movs	r3, #0
 8006fec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8006fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ff2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8006ff4:	f107 0308 	add.w	r3, r7, #8
 8006ff8:	4619      	mov	r1, r3
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f7ff fd3c 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8007000:	f241 3288 	movw	r2, #5000	; 0x1388
 8007004:	210d      	movs	r1, #13
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f878 	bl	80070fc <SDMMC_GetCmdResp1>
 800700c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800700e:	69fb      	ldr	r3, [r7, #28]
}
 8007010:	4618      	mov	r0, r3
 8007012:	3720      	adds	r7, #32
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b088      	sub	sp, #32
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8007020:	2300      	movs	r3, #0
 8007022:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8007024:	230d      	movs	r3, #13
 8007026:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007028:	f44f 7380 	mov.w	r3, #256	; 0x100
 800702c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800702e:	2300      	movs	r3, #0
 8007030:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007032:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007036:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007038:	f107 0308 	add.w	r3, r7, #8
 800703c:	4619      	mov	r1, r3
 800703e:	6878      	ldr	r0, [r7, #4]
 8007040:	f7ff fd1a 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8007044:	f241 3288 	movw	r2, #5000	; 0x1388
 8007048:	210d      	movs	r1, #13
 800704a:	6878      	ldr	r0, [r7, #4]
 800704c:	f000 f856 	bl	80070fc <SDMMC_GetCmdResp1>
 8007050:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007052:	69fb      	ldr	r3, [r7, #28]
}
 8007054:	4618      	mov	r0, r3
 8007056:	3720      	adds	r7, #32
 8007058:	46bd      	mov	sp, r7
 800705a:	bd80      	pop	{r7, pc}

0800705c <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	b088      	sub	sp, #32
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 8007064:	2300      	movs	r3, #0
 8007066:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 8007068:	230b      	movs	r3, #11
 800706a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800706c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007070:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007072:	2300      	movs	r3, #0
 8007074:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007076:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800707a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800707c:	f107 0308 	add.w	r3, r7, #8
 8007080:	4619      	mov	r1, r3
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f7ff fcf8 	bl	8006a78 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 8007088:	f241 3288 	movw	r2, #5000	; 0x1388
 800708c:	210b      	movs	r1, #11
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 f834 	bl	80070fc <SDMMC_GetCmdResp1>
 8007094:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007096:	69fb      	ldr	r3, [r7, #28]
}
 8007098:	4618      	mov	r0, r3
 800709a:	3720      	adds	r7, #32
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}

080070a0 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80070a8:	4b11      	ldr	r3, [pc, #68]	; (80070f0 <SDMMC_GetCmdError+0x50>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a11      	ldr	r2, [pc, #68]	; (80070f4 <SDMMC_GetCmdError+0x54>)
 80070ae:	fba2 2303 	umull	r2, r3, r2, r3
 80070b2:	0a5b      	lsrs	r3, r3, #9
 80070b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80070b8:	fb02 f303 	mul.w	r3, r2, r3
 80070bc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	1e5a      	subs	r2, r3, #1
 80070c2:	60fa      	str	r2, [r7, #12]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d102      	bne.n	80070ce <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80070c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80070cc:	e009      	b.n	80070e2 <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80070d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d0f1      	beq.n	80070be <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	4a06      	ldr	r2, [pc, #24]	; (80070f8 <SDMMC_GetCmdError+0x58>)
 80070de:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 80070e0:	2300      	movs	r3, #0
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3714      	adds	r7, #20
 80070e6:	46bd      	mov	sp, r7
 80070e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ec:	4770      	bx	lr
 80070ee:	bf00      	nop
 80070f0:	24000000 	.word	0x24000000
 80070f4:	10624dd3 	.word	0x10624dd3
 80070f8:	002000c5 	.word	0x002000c5

080070fc <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b088      	sub	sp, #32
 8007100:	af00      	add	r7, sp, #0
 8007102:	60f8      	str	r0, [r7, #12]
 8007104:	460b      	mov	r3, r1
 8007106:	607a      	str	r2, [r7, #4]
 8007108:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800710a:	4b70      	ldr	r3, [pc, #448]	; (80072cc <SDMMC_GetCmdResp1+0x1d0>)
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	4a70      	ldr	r2, [pc, #448]	; (80072d0 <SDMMC_GetCmdResp1+0x1d4>)
 8007110:	fba2 2303 	umull	r2, r3, r2, r3
 8007114:	0a5a      	lsrs	r2, r3, #9
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	fb02 f303 	mul.w	r3, r2, r3
 800711c:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 800711e:	69fb      	ldr	r3, [r7, #28]
 8007120:	1e5a      	subs	r2, r3, #1
 8007122:	61fa      	str	r2, [r7, #28]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d102      	bne.n	800712e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007128:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800712c:	e0c9      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007132:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	4b67      	ldr	r3, [pc, #412]	; (80072d4 <SDMMC_GetCmdResp1+0x1d8>)
 8007138:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800713a:	2b00      	cmp	r3, #0
 800713c:	d0ef      	beq.n	800711e <SDMMC_GetCmdResp1+0x22>
 800713e:	69bb      	ldr	r3, [r7, #24]
 8007140:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1ea      	bne.n	800711e <SDMMC_GetCmdResp1+0x22>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800714c:	f003 0304 	and.w	r3, r3, #4
 8007150:	2b00      	cmp	r3, #0
 8007152:	d004      	beq.n	800715e <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2204      	movs	r2, #4
 8007158:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800715a:	2304      	movs	r3, #4
 800715c:	e0b1      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007162:	f003 0301 	and.w	r3, r3, #1
 8007166:	2b00      	cmp	r3, #0
 8007168:	d004      	beq.n	8007174 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2201      	movs	r2, #1
 800716e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007170:	2301      	movs	r3, #1
 8007172:	e0a6      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	4a58      	ldr	r2, [pc, #352]	; (80072d8 <SDMMC_GetCmdResp1+0x1dc>)
 8007178:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	f7ff fca6 	bl	8006acc <SDMMC_GetCommandResponse>
 8007180:	4603      	mov	r3, r0
 8007182:	461a      	mov	r2, r3
 8007184:	7afb      	ldrb	r3, [r7, #11]
 8007186:	4293      	cmp	r3, r2
 8007188:	d001      	beq.n	800718e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800718a:	2301      	movs	r3, #1
 800718c:	e099      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800718e:	2100      	movs	r1, #0
 8007190:	68f8      	ldr	r0, [r7, #12]
 8007192:	f7ff fca8 	bl	8006ae6 <SDMMC_GetResponse>
 8007196:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007198:	697a      	ldr	r2, [r7, #20]
 800719a:	4b50      	ldr	r3, [pc, #320]	; (80072dc <SDMMC_GetCmdResp1+0x1e0>)
 800719c:	4013      	ands	r3, r2
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d101      	bne.n	80071a6 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80071a2:	2300      	movs	r3, #0
 80071a4:	e08d      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80071a6:	697b      	ldr	r3, [r7, #20]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	da02      	bge.n	80071b2 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80071ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80071b0:	e087      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d001      	beq.n	80071c0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80071bc:	2340      	movs	r3, #64	; 0x40
 80071be:	e080      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d001      	beq.n	80071ce <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80071ca:	2380      	movs	r3, #128	; 0x80
 80071cc:	e079      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80071ce:	697b      	ldr	r3, [r7, #20]
 80071d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d002      	beq.n	80071de <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80071d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80071dc:	e071      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d002      	beq.n	80071ee <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80071e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80071ec:	e069      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d002      	beq.n	80071fe <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80071f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80071fc:	e061      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007204:	2b00      	cmp	r3, #0
 8007206:	d002      	beq.n	800720e <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007208:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800720c:	e059      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800720e:	697b      	ldr	r3, [r7, #20]
 8007210:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007214:	2b00      	cmp	r3, #0
 8007216:	d002      	beq.n	800721e <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007218:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800721c:	e051      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d002      	beq.n	800722e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007228:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800722c:	e049      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007234:	2b00      	cmp	r3, #0
 8007236:	d002      	beq.n	800723e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007238:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800723c:	e041      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007244:	2b00      	cmp	r3, #0
 8007246:	d002      	beq.n	800724e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007248:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800724c:	e039      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007254:	2b00      	cmp	r3, #0
 8007256:	d002      	beq.n	800725e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007258:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800725c:	e031      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007264:	2b00      	cmp	r3, #0
 8007266:	d002      	beq.n	800726e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007268:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800726c:	e029      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007274:	2b00      	cmp	r3, #0
 8007276:	d002      	beq.n	800727e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007278:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800727c:	e021      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007284:	2b00      	cmp	r3, #0
 8007286:	d002      	beq.n	800728e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007288:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800728c:	e019      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007294:	2b00      	cmp	r3, #0
 8007296:	d002      	beq.n	800729e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007298:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800729c:	e011      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d002      	beq.n	80072ae <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80072a8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80072ac:	e009      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	f003 0308 	and.w	r3, r3, #8
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d002      	beq.n	80072be <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80072b8:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80072bc:	e001      	b.n	80072c2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80072be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3720      	adds	r7, #32
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	24000000 	.word	0x24000000
 80072d0:	10624dd3 	.word	0x10624dd3
 80072d4:	00200045 	.word	0x00200045
 80072d8:	002000c5 	.word	0x002000c5
 80072dc:	fdffe008 	.word	0xfdffe008

080072e0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80072e8:	4b1f      	ldr	r3, [pc, #124]	; (8007368 <SDMMC_GetCmdResp2+0x88>)
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	4a1f      	ldr	r2, [pc, #124]	; (800736c <SDMMC_GetCmdResp2+0x8c>)
 80072ee:	fba2 2303 	umull	r2, r3, r2, r3
 80072f2:	0a5b      	lsrs	r3, r3, #9
 80072f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80072f8:	fb02 f303 	mul.w	r3, r2, r3
 80072fc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	1e5a      	subs	r2, r3, #1
 8007302:	60fa      	str	r2, [r7, #12]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d102      	bne.n	800730e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007308:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800730c:	e026      	b.n	800735c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007312:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0ef      	beq.n	80072fe <SDMMC_GetCmdResp2+0x1e>
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1ea      	bne.n	80072fe <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800732c:	f003 0304 	and.w	r3, r3, #4
 8007330:	2b00      	cmp	r3, #0
 8007332:	d004      	beq.n	800733e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2204      	movs	r2, #4
 8007338:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800733a:	2304      	movs	r3, #4
 800733c:	e00e      	b.n	800735c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007342:	f003 0301 	and.w	r3, r3, #1
 8007346:	2b00      	cmp	r3, #0
 8007348:	d004      	beq.n	8007354 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2201      	movs	r2, #1
 800734e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007350:	2301      	movs	r3, #1
 8007352:	e003      	b.n	800735c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a06      	ldr	r2, [pc, #24]	; (8007370 <SDMMC_GetCmdResp2+0x90>)
 8007358:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800735a:	2300      	movs	r3, #0
}
 800735c:	4618      	mov	r0, r3
 800735e:	3714      	adds	r7, #20
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr
 8007368:	24000000 	.word	0x24000000
 800736c:	10624dd3 	.word	0x10624dd3
 8007370:	002000c5 	.word	0x002000c5

08007374 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8007374:	b480      	push	{r7}
 8007376:	b085      	sub	sp, #20
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800737c:	4b1a      	ldr	r3, [pc, #104]	; (80073e8 <SDMMC_GetCmdResp3+0x74>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a1a      	ldr	r2, [pc, #104]	; (80073ec <SDMMC_GetCmdResp3+0x78>)
 8007382:	fba2 2303 	umull	r2, r3, r2, r3
 8007386:	0a5b      	lsrs	r3, r3, #9
 8007388:	f241 3288 	movw	r2, #5000	; 0x1388
 800738c:	fb02 f303 	mul.w	r3, r2, r3
 8007390:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	1e5a      	subs	r2, r3, #1
 8007396:	60fa      	str	r2, [r7, #12]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d102      	bne.n	80073a2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800739c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80073a0:	e01b      	b.n	80073da <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073a6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d0ef      	beq.n	8007392 <SDMMC_GetCmdResp3+0x1e>
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d1ea      	bne.n	8007392 <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073c0:	f003 0304 	and.w	r3, r3, #4
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d004      	beq.n	80073d2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2204      	movs	r2, #4
 80073cc:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80073ce:	2304      	movs	r3, #4
 80073d0:	e003      	b.n	80073da <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	4a06      	ldr	r2, [pc, #24]	; (80073f0 <SDMMC_GetCmdResp3+0x7c>)
 80073d6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80073d8:	2300      	movs	r3, #0
}
 80073da:	4618      	mov	r0, r3
 80073dc:	3714      	adds	r7, #20
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr
 80073e6:	bf00      	nop
 80073e8:	24000000 	.word	0x24000000
 80073ec:	10624dd3 	.word	0x10624dd3
 80073f0:	002000c5 	.word	0x002000c5

080073f4 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b088      	sub	sp, #32
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	460b      	mov	r3, r1
 80073fe:	607a      	str	r2, [r7, #4]
 8007400:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007402:	4b35      	ldr	r3, [pc, #212]	; (80074d8 <SDMMC_GetCmdResp6+0xe4>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a35      	ldr	r2, [pc, #212]	; (80074dc <SDMMC_GetCmdResp6+0xe8>)
 8007408:	fba2 2303 	umull	r2, r3, r2, r3
 800740c:	0a5b      	lsrs	r3, r3, #9
 800740e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007412:	fb02 f303 	mul.w	r3, r2, r3
 8007416:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	1e5a      	subs	r2, r3, #1
 800741c:	61fa      	str	r2, [r7, #28]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d102      	bne.n	8007428 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007422:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007426:	e052      	b.n	80074ce <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800742c:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007434:	2b00      	cmp	r3, #0
 8007436:	d0ef      	beq.n	8007418 <SDMMC_GetCmdResp6+0x24>
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800743e:	2b00      	cmp	r3, #0
 8007440:	d1ea      	bne.n	8007418 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007446:	f003 0304 	and.w	r3, r3, #4
 800744a:	2b00      	cmp	r3, #0
 800744c:	d004      	beq.n	8007458 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	2204      	movs	r2, #4
 8007452:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007454:	2304      	movs	r3, #4
 8007456:	e03a      	b.n	80074ce <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800745c:	f003 0301 	and.w	r3, r3, #1
 8007460:	2b00      	cmp	r3, #0
 8007462:	d004      	beq.n	800746e <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2201      	movs	r2, #1
 8007468:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800746a:	2301      	movs	r3, #1
 800746c:	e02f      	b.n	80074ce <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f7ff fb2c 	bl	8006acc <SDMMC_GetCommandResponse>
 8007474:	4603      	mov	r3, r0
 8007476:	461a      	mov	r2, r3
 8007478:	7afb      	ldrb	r3, [r7, #11]
 800747a:	4293      	cmp	r3, r2
 800747c:	d001      	beq.n	8007482 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800747e:	2301      	movs	r3, #1
 8007480:	e025      	b.n	80074ce <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	4a16      	ldr	r2, [pc, #88]	; (80074e0 <SDMMC_GetCmdResp6+0xec>)
 8007486:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007488:	2100      	movs	r1, #0
 800748a:	68f8      	ldr	r0, [r7, #12]
 800748c:	f7ff fb2b 	bl	8006ae6 <SDMMC_GetResponse>
 8007490:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007498:	2b00      	cmp	r3, #0
 800749a:	d106      	bne.n	80074aa <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	0c1b      	lsrs	r3, r3, #16
 80074a0:	b29a      	uxth	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 80074a6:	2300      	movs	r3, #0
 80074a8:	e011      	b.n	80074ce <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d002      	beq.n	80074ba <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80074b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80074b8:	e009      	b.n	80074ce <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d002      	beq.n	80074ca <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80074c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80074c8:	e001      	b.n	80074ce <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80074ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80074ce:	4618      	mov	r0, r3
 80074d0:	3720      	adds	r7, #32
 80074d2:	46bd      	mov	sp, r7
 80074d4:	bd80      	pop	{r7, pc}
 80074d6:	bf00      	nop
 80074d8:	24000000 	.word	0x24000000
 80074dc:	10624dd3 	.word	0x10624dd3
 80074e0:	002000c5 	.word	0x002000c5

080074e4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b085      	sub	sp, #20
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80074ec:	4b22      	ldr	r3, [pc, #136]	; (8007578 <SDMMC_GetCmdResp7+0x94>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a22      	ldr	r2, [pc, #136]	; (800757c <SDMMC_GetCmdResp7+0x98>)
 80074f2:	fba2 2303 	umull	r2, r3, r2, r3
 80074f6:	0a5b      	lsrs	r3, r3, #9
 80074f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074fc:	fb02 f303 	mul.w	r3, r2, r3
 8007500:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	1e5a      	subs	r2, r3, #1
 8007506:	60fa      	str	r2, [r7, #12]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d102      	bne.n	8007512 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800750c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007510:	e02c      	b.n	800756c <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007516:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800751e:	2b00      	cmp	r3, #0
 8007520:	d0ef      	beq.n	8007502 <SDMMC_GetCmdResp7+0x1e>
 8007522:	68bb      	ldr	r3, [r7, #8]
 8007524:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007528:	2b00      	cmp	r3, #0
 800752a:	d1ea      	bne.n	8007502 <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007530:	f003 0304 	and.w	r3, r3, #4
 8007534:	2b00      	cmp	r3, #0
 8007536:	d004      	beq.n	8007542 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2204      	movs	r2, #4
 800753c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800753e:	2304      	movs	r3, #4
 8007540:	e014      	b.n	800756c <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b00      	cmp	r3, #0
 800754c:	d004      	beq.n	8007558 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2201      	movs	r2, #1
 8007552:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007554:	2301      	movs	r3, #1
 8007556:	e009      	b.n	800756c <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800755c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007560:	2b00      	cmp	r3, #0
 8007562:	d002      	beq.n	800756a <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2240      	movs	r2, #64	; 0x40
 8007568:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800756a:	2300      	movs	r3, #0

}
 800756c:	4618      	mov	r0, r3
 800756e:	3714      	adds	r7, #20
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr
 8007578:	24000000 	.word	0x24000000
 800757c:	10624dd3 	.word	0x10624dd3

08007580 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007580:	b084      	sub	sp, #16
 8007582:	b580      	push	{r7, lr}
 8007584:	b084      	sub	sp, #16
 8007586:	af00      	add	r7, sp, #0
 8007588:	6078      	str	r0, [r7, #4]
 800758a:	f107 001c 	add.w	r0, r7, #28
 800758e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007594:	2b01      	cmp	r3, #1
 8007596:	d120      	bne.n	80075da <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800759c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	68da      	ldr	r2, [r3, #12]
 80075a8:	4b25      	ldr	r3, [pc, #148]	; (8007640 <USB_CoreInit+0xc0>)
 80075aa:	4013      	ands	r3, r2
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	68db      	ldr	r3, [r3, #12]
 80075b4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80075bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d105      	bne.n	80075ce <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f001 fabe 	bl	8008b50 <USB_CoreReset>
 80075d4:	4603      	mov	r3, r0
 80075d6:	73fb      	strb	r3, [r7, #15]
 80075d8:	e01a      	b.n	8007610 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	68db      	ldr	r3, [r3, #12]
 80075de:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80075e6:	6878      	ldr	r0, [r7, #4]
 80075e8:	f001 fab2 	bl	8008b50 <USB_CoreReset>
 80075ec:	4603      	mov	r3, r0
 80075ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80075f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d106      	bne.n	8007604 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075fa:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	639a      	str	r2, [r3, #56]	; 0x38
 8007602:	e005      	b.n	8007610 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007608:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8007610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007612:	2b01      	cmp	r3, #1
 8007614:	d10b      	bne.n	800762e <USB_CoreInit+0xae>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	689b      	ldr	r3, [r3, #8]
 800761a:	f043 0206 	orr.w	r2, r3, #6
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	689b      	ldr	r3, [r3, #8]
 8007626:	f043 0220 	orr.w	r2, r3, #32
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800762e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3710      	adds	r7, #16
 8007634:	46bd      	mov	sp, r7
 8007636:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800763a:	b004      	add	sp, #16
 800763c:	4770      	bx	lr
 800763e:	bf00      	nop
 8007640:	ffbdffbf 	.word	0xffbdffbf

08007644 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007644:	b480      	push	{r7}
 8007646:	b087      	sub	sp, #28
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	4613      	mov	r3, r2
 8007650:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007652:	79fb      	ldrb	r3, [r7, #7]
 8007654:	2b02      	cmp	r3, #2
 8007656:	d165      	bne.n	8007724 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4a41      	ldr	r2, [pc, #260]	; (8007760 <USB_SetTurnaroundTime+0x11c>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d906      	bls.n	800766e <USB_SetTurnaroundTime+0x2a>
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	4a40      	ldr	r2, [pc, #256]	; (8007764 <USB_SetTurnaroundTime+0x120>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d802      	bhi.n	800766e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007668:	230f      	movs	r3, #15
 800766a:	617b      	str	r3, [r7, #20]
 800766c:	e062      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	4a3c      	ldr	r2, [pc, #240]	; (8007764 <USB_SetTurnaroundTime+0x120>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d906      	bls.n	8007684 <USB_SetTurnaroundTime+0x40>
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	4a3b      	ldr	r2, [pc, #236]	; (8007768 <USB_SetTurnaroundTime+0x124>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d802      	bhi.n	8007684 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800767e:	230e      	movs	r3, #14
 8007680:	617b      	str	r3, [r7, #20]
 8007682:	e057      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	4a38      	ldr	r2, [pc, #224]	; (8007768 <USB_SetTurnaroundTime+0x124>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d906      	bls.n	800769a <USB_SetTurnaroundTime+0x56>
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	4a37      	ldr	r2, [pc, #220]	; (800776c <USB_SetTurnaroundTime+0x128>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d802      	bhi.n	800769a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007694:	230d      	movs	r3, #13
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	e04c      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	4a33      	ldr	r2, [pc, #204]	; (800776c <USB_SetTurnaroundTime+0x128>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d906      	bls.n	80076b0 <USB_SetTurnaroundTime+0x6c>
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	4a32      	ldr	r2, [pc, #200]	; (8007770 <USB_SetTurnaroundTime+0x12c>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d802      	bhi.n	80076b0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80076aa:	230c      	movs	r3, #12
 80076ac:	617b      	str	r3, [r7, #20]
 80076ae:	e041      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	4a2f      	ldr	r2, [pc, #188]	; (8007770 <USB_SetTurnaroundTime+0x12c>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d906      	bls.n	80076c6 <USB_SetTurnaroundTime+0x82>
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	4a2e      	ldr	r2, [pc, #184]	; (8007774 <USB_SetTurnaroundTime+0x130>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d802      	bhi.n	80076c6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80076c0:	230b      	movs	r3, #11
 80076c2:	617b      	str	r3, [r7, #20]
 80076c4:	e036      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	4a2a      	ldr	r2, [pc, #168]	; (8007774 <USB_SetTurnaroundTime+0x130>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d906      	bls.n	80076dc <USB_SetTurnaroundTime+0x98>
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	4a29      	ldr	r2, [pc, #164]	; (8007778 <USB_SetTurnaroundTime+0x134>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d802      	bhi.n	80076dc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80076d6:	230a      	movs	r3, #10
 80076d8:	617b      	str	r3, [r7, #20]
 80076da:	e02b      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	4a26      	ldr	r2, [pc, #152]	; (8007778 <USB_SetTurnaroundTime+0x134>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d906      	bls.n	80076f2 <USB_SetTurnaroundTime+0xae>
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	4a25      	ldr	r2, [pc, #148]	; (800777c <USB_SetTurnaroundTime+0x138>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d802      	bhi.n	80076f2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80076ec:	2309      	movs	r3, #9
 80076ee:	617b      	str	r3, [r7, #20]
 80076f0:	e020      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	4a21      	ldr	r2, [pc, #132]	; (800777c <USB_SetTurnaroundTime+0x138>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d906      	bls.n	8007708 <USB_SetTurnaroundTime+0xc4>
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	4a20      	ldr	r2, [pc, #128]	; (8007780 <USB_SetTurnaroundTime+0x13c>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d802      	bhi.n	8007708 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007702:	2308      	movs	r3, #8
 8007704:	617b      	str	r3, [r7, #20]
 8007706:	e015      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	4a1d      	ldr	r2, [pc, #116]	; (8007780 <USB_SetTurnaroundTime+0x13c>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d906      	bls.n	800771e <USB_SetTurnaroundTime+0xda>
 8007710:	68bb      	ldr	r3, [r7, #8]
 8007712:	4a1c      	ldr	r2, [pc, #112]	; (8007784 <USB_SetTurnaroundTime+0x140>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d802      	bhi.n	800771e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007718:	2307      	movs	r3, #7
 800771a:	617b      	str	r3, [r7, #20]
 800771c:	e00a      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800771e:	2306      	movs	r3, #6
 8007720:	617b      	str	r3, [r7, #20]
 8007722:	e007      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007724:	79fb      	ldrb	r3, [r7, #7]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d102      	bne.n	8007730 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800772a:	2309      	movs	r3, #9
 800772c:	617b      	str	r3, [r7, #20]
 800772e:	e001      	b.n	8007734 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007730:	2309      	movs	r3, #9
 8007732:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	68db      	ldr	r3, [r3, #12]
 8007738:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	68da      	ldr	r2, [r3, #12]
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	029b      	lsls	r3, r3, #10
 8007748:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800774c:	431a      	orrs	r2, r3
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007752:	2300      	movs	r3, #0
}
 8007754:	4618      	mov	r0, r3
 8007756:	371c      	adds	r7, #28
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	00d8acbf 	.word	0x00d8acbf
 8007764:	00e4e1bf 	.word	0x00e4e1bf
 8007768:	00f423ff 	.word	0x00f423ff
 800776c:	0106737f 	.word	0x0106737f
 8007770:	011a499f 	.word	0x011a499f
 8007774:	01312cff 	.word	0x01312cff
 8007778:	014ca43f 	.word	0x014ca43f
 800777c:	016e35ff 	.word	0x016e35ff
 8007780:	01a6ab1f 	.word	0x01a6ab1f
 8007784:	01e847ff 	.word	0x01e847ff

08007788 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007788:	b480      	push	{r7}
 800778a:	b083      	sub	sp, #12
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	f043 0201 	orr.w	r2, r3, #1
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	370c      	adds	r7, #12
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr

080077aa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80077aa:	b480      	push	{r7}
 80077ac:	b083      	sub	sp, #12
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	f023 0201 	bic.w	r2, r3, #1
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80077be:	2300      	movs	r3, #0
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	370c      	adds	r7, #12
 80077c4:	46bd      	mov	sp, r7
 80077c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ca:	4770      	bx	lr

080077cc <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	460b      	mov	r3, r1
 80077d6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	68db      	ldr	r3, [r3, #12]
 80077dc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80077e4:	78fb      	ldrb	r3, [r7, #3]
 80077e6:	2b01      	cmp	r3, #1
 80077e8:	d106      	bne.n	80077f8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	68db      	ldr	r3, [r3, #12]
 80077ee:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	60da      	str	r2, [r3, #12]
 80077f6:	e00b      	b.n	8007810 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 80077f8:	78fb      	ldrb	r3, [r7, #3]
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d106      	bne.n	800780c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	60da      	str	r2, [r3, #12]
 800780a:	e001      	b.n	8007810 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800780c:	2301      	movs	r3, #1
 800780e:	e003      	b.n	8007818 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8007810:	2032      	movs	r0, #50	; 0x32
 8007812:	f7f9 f96d 	bl	8000af0 <HAL_Delay>

  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3708      	adds	r7, #8
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007820:	b084      	sub	sp, #16
 8007822:	b580      	push	{r7, lr}
 8007824:	b086      	sub	sp, #24
 8007826:	af00      	add	r7, sp, #0
 8007828:	6078      	str	r0, [r7, #4]
 800782a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800782e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007832:	2300      	movs	r3, #0
 8007834:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800783a:	2300      	movs	r3, #0
 800783c:	613b      	str	r3, [r7, #16]
 800783e:	e009      	b.n	8007854 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	693b      	ldr	r3, [r7, #16]
 8007844:	3340      	adds	r3, #64	; 0x40
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	4413      	add	r3, r2
 800784a:	2200      	movs	r2, #0
 800784c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	3301      	adds	r3, #1
 8007852:	613b      	str	r3, [r7, #16]
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	2b0e      	cmp	r3, #14
 8007858:	d9f2      	bls.n	8007840 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800785a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800785c:	2b00      	cmp	r3, #0
 800785e:	d11c      	bne.n	800789a <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800786e:	f043 0302 	orr.w	r3, r3, #2
 8007872:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007878:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	601a      	str	r2, [r3, #0]
 8007898:	e005      	b.n	80078a6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80078ac:	461a      	mov	r2, r3
 80078ae:	2300      	movs	r3, #0
 80078b0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078b8:	4619      	mov	r1, r3
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078c0:	461a      	mov	r2, r3
 80078c2:	680b      	ldr	r3, [r1, #0]
 80078c4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078c8:	2b01      	cmp	r3, #1
 80078ca:	d10c      	bne.n	80078e6 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d104      	bne.n	80078dc <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078d2:	2100      	movs	r1, #0
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f949 	bl	8007b6c <USB_SetDevSpeed>
 80078da:	e008      	b.n	80078ee <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078dc:	2101      	movs	r1, #1
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 f944 	bl	8007b6c <USB_SetDevSpeed>
 80078e4:	e003      	b.n	80078ee <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80078e6:	2103      	movs	r1, #3
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 f93f 	bl	8007b6c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078ee:	2110      	movs	r1, #16
 80078f0:	6878      	ldr	r0, [r7, #4]
 80078f2:	f000 f8f3 	bl	8007adc <USB_FlushTxFifo>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d001      	beq.n	8007900 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007900:	6878      	ldr	r0, [r7, #4]
 8007902:	f000 f911 	bl	8007b28 <USB_FlushRxFifo>
 8007906:	4603      	mov	r3, r0
 8007908:	2b00      	cmp	r3, #0
 800790a:	d001      	beq.n	8007910 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007916:	461a      	mov	r2, r3
 8007918:	2300      	movs	r3, #0
 800791a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007922:	461a      	mov	r2, r3
 8007924:	2300      	movs	r3, #0
 8007926:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800792e:	461a      	mov	r2, r3
 8007930:	2300      	movs	r3, #0
 8007932:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007934:	2300      	movs	r3, #0
 8007936:	613b      	str	r3, [r7, #16]
 8007938:	e043      	b.n	80079c2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	015a      	lsls	r2, r3, #5
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	4413      	add	r3, r2
 8007942:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800794c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007950:	d118      	bne.n	8007984 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d10a      	bne.n	800796e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	015a      	lsls	r2, r3, #5
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	4413      	add	r3, r2
 8007960:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007964:	461a      	mov	r2, r3
 8007966:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800796a:	6013      	str	r3, [r2, #0]
 800796c:	e013      	b.n	8007996 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	015a      	lsls	r2, r3, #5
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	4413      	add	r3, r2
 8007976:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800797a:	461a      	mov	r2, r3
 800797c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007980:	6013      	str	r3, [r2, #0]
 8007982:	e008      	b.n	8007996 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	015a      	lsls	r2, r3, #5
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	4413      	add	r3, r2
 800798c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007990:	461a      	mov	r2, r3
 8007992:	2300      	movs	r3, #0
 8007994:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	015a      	lsls	r2, r3, #5
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	4413      	add	r3, r2
 800799e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a2:	461a      	mov	r2, r3
 80079a4:	2300      	movs	r3, #0
 80079a6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	015a      	lsls	r2, r3, #5
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	4413      	add	r3, r2
 80079b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079b4:	461a      	mov	r2, r3
 80079b6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80079ba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	3301      	adds	r3, #1
 80079c0:	613b      	str	r3, [r7, #16]
 80079c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d3b7      	bcc.n	800793a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079ca:	2300      	movs	r3, #0
 80079cc:	613b      	str	r3, [r7, #16]
 80079ce:	e043      	b.n	8007a58 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	015a      	lsls	r2, r3, #5
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	4413      	add	r3, r2
 80079d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80079e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80079e6:	d118      	bne.n	8007a1a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80079e8:	693b      	ldr	r3, [r7, #16]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d10a      	bne.n	8007a04 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	015a      	lsls	r2, r3, #5
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	4413      	add	r3, r2
 80079f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079fa:	461a      	mov	r2, r3
 80079fc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a00:	6013      	str	r3, [r2, #0]
 8007a02:	e013      	b.n	8007a2c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007a04:	693b      	ldr	r3, [r7, #16]
 8007a06:	015a      	lsls	r2, r3, #5
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	4413      	add	r3, r2
 8007a0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a10:	461a      	mov	r2, r3
 8007a12:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a16:	6013      	str	r3, [r2, #0]
 8007a18:	e008      	b.n	8007a2c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a1a:	693b      	ldr	r3, [r7, #16]
 8007a1c:	015a      	lsls	r2, r3, #5
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	4413      	add	r3, r2
 8007a22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a26:	461a      	mov	r2, r3
 8007a28:	2300      	movs	r3, #0
 8007a2a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a2c:	693b      	ldr	r3, [r7, #16]
 8007a2e:	015a      	lsls	r2, r3, #5
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	4413      	add	r3, r2
 8007a34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a38:	461a      	mov	r2, r3
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	015a      	lsls	r2, r3, #5
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	4413      	add	r3, r2
 8007a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a50:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	3301      	adds	r3, #1
 8007a56:	613b      	str	r3, [r7, #16]
 8007a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a5a:	693a      	ldr	r2, [r7, #16]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d3b7      	bcc.n	80079d0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	68fa      	ldr	r2, [r7, #12]
 8007a6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a6e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a72:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2200      	movs	r2, #0
 8007a78:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007a80:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d105      	bne.n	8007a94 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	699b      	ldr	r3, [r3, #24]
 8007a8c:	f043 0210 	orr.w	r2, r3, #16
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	699a      	ldr	r2, [r3, #24]
 8007a98:	4b0e      	ldr	r3, [pc, #56]	; (8007ad4 <USB_DevInit+0x2b4>)
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007aa0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d005      	beq.n	8007ab2 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	699b      	ldr	r3, [r3, #24]
 8007aaa:	f043 0208 	orr.w	r2, r3, #8
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ab4:	2b01      	cmp	r3, #1
 8007ab6:	d105      	bne.n	8007ac4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	699a      	ldr	r2, [r3, #24]
 8007abc:	4b06      	ldr	r3, [pc, #24]	; (8007ad8 <USB_DevInit+0x2b8>)
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3718      	adds	r7, #24
 8007aca:	46bd      	mov	sp, r7
 8007acc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ad0:	b004      	add	sp, #16
 8007ad2:	4770      	bx	lr
 8007ad4:	803c3800 	.word	0x803c3800
 8007ad8:	40000004 	.word	0x40000004

08007adc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b085      	sub	sp, #20
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	019b      	lsls	r3, r3, #6
 8007aee:	f043 0220 	orr.w	r2, r3, #32
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	3301      	adds	r3, #1
 8007afa:	60fb      	str	r3, [r7, #12]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	4a09      	ldr	r2, [pc, #36]	; (8007b24 <USB_FlushTxFifo+0x48>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d901      	bls.n	8007b08 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007b04:	2303      	movs	r3, #3
 8007b06:	e006      	b.n	8007b16 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	691b      	ldr	r3, [r3, #16]
 8007b0c:	f003 0320 	and.w	r3, r3, #32
 8007b10:	2b20      	cmp	r3, #32
 8007b12:	d0f0      	beq.n	8007af6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007b14:	2300      	movs	r3, #0
}
 8007b16:	4618      	mov	r0, r3
 8007b18:	3714      	adds	r7, #20
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	00030d40 	.word	0x00030d40

08007b28 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007b30:	2300      	movs	r3, #0
 8007b32:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2210      	movs	r2, #16
 8007b38:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	3301      	adds	r3, #1
 8007b3e:	60fb      	str	r3, [r7, #12]
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	4a09      	ldr	r2, [pc, #36]	; (8007b68 <USB_FlushRxFifo+0x40>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d901      	bls.n	8007b4c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e006      	b.n	8007b5a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	691b      	ldr	r3, [r3, #16]
 8007b50:	f003 0310 	and.w	r3, r3, #16
 8007b54:	2b10      	cmp	r3, #16
 8007b56:	d0f0      	beq.n	8007b3a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007b58:	2300      	movs	r3, #0
}
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	3714      	adds	r7, #20
 8007b5e:	46bd      	mov	sp, r7
 8007b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b64:	4770      	bx	lr
 8007b66:	bf00      	nop
 8007b68:	00030d40 	.word	0x00030d40

08007b6c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b085      	sub	sp, #20
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	460b      	mov	r3, r1
 8007b76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b82:	681a      	ldr	r2, [r3, #0]
 8007b84:	78fb      	ldrb	r3, [r7, #3]
 8007b86:	68f9      	ldr	r1, [r7, #12]
 8007b88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3714      	adds	r7, #20
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr

08007b9e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007b9e:	b480      	push	{r7}
 8007ba0:	b087      	sub	sp, #28
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	f003 0306 	and.w	r3, r3, #6
 8007bb6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d102      	bne.n	8007bc4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	75fb      	strb	r3, [r7, #23]
 8007bc2:	e00a      	b.n	8007bda <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d002      	beq.n	8007bd0 <USB_GetDevSpeed+0x32>
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2b06      	cmp	r3, #6
 8007bce:	d102      	bne.n	8007bd6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007bd0:	2302      	movs	r3, #2
 8007bd2:	75fb      	strb	r3, [r7, #23]
 8007bd4:	e001      	b.n	8007bda <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007bd6:	230f      	movs	r3, #15
 8007bd8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007bda:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	371c      	adds	r7, #28
 8007be0:	46bd      	mov	sp, r7
 8007be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be6:	4770      	bx	lr

08007be8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007be8:	b480      	push	{r7}
 8007bea:	b085      	sub	sp, #20
 8007bec:	af00      	add	r7, sp, #0
 8007bee:	6078      	str	r0, [r7, #4]
 8007bf0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	781b      	ldrb	r3, [r3, #0]
 8007bfa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	785b      	ldrb	r3, [r3, #1]
 8007c00:	2b01      	cmp	r3, #1
 8007c02:	d139      	bne.n	8007c78 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c0a:	69da      	ldr	r2, [r3, #28]
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	f003 030f 	and.w	r3, r3, #15
 8007c14:	2101      	movs	r1, #1
 8007c16:	fa01 f303 	lsl.w	r3, r1, r3
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	68f9      	ldr	r1, [r7, #12]
 8007c1e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c22:	4313      	orrs	r3, r2
 8007c24:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c26:	68bb      	ldr	r3, [r7, #8]
 8007c28:	015a      	lsls	r2, r3, #5
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	4413      	add	r3, r2
 8007c2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d153      	bne.n	8007ce4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c3c:	68bb      	ldr	r3, [r7, #8]
 8007c3e:	015a      	lsls	r2, r3, #5
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	4413      	add	r3, r2
 8007c44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	78db      	ldrb	r3, [r3, #3]
 8007c56:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c58:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c5a:	68bb      	ldr	r3, [r7, #8]
 8007c5c:	059b      	lsls	r3, r3, #22
 8007c5e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c60:	431a      	orrs	r2, r3
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	0159      	lsls	r1, r3, #5
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	440b      	add	r3, r1
 8007c6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c6e:	4619      	mov	r1, r3
 8007c70:	4b20      	ldr	r3, [pc, #128]	; (8007cf4 <USB_ActivateEndpoint+0x10c>)
 8007c72:	4313      	orrs	r3, r2
 8007c74:	600b      	str	r3, [r1, #0]
 8007c76:	e035      	b.n	8007ce4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c7e:	69da      	ldr	r2, [r3, #28]
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	781b      	ldrb	r3, [r3, #0]
 8007c84:	f003 030f 	and.w	r3, r3, #15
 8007c88:	2101      	movs	r1, #1
 8007c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8007c8e:	041b      	lsls	r3, r3, #16
 8007c90:	68f9      	ldr	r1, [r7, #12]
 8007c92:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c96:	4313      	orrs	r3, r2
 8007c98:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	015a      	lsls	r2, r3, #5
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d119      	bne.n	8007ce4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	015a      	lsls	r2, r3, #5
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	4413      	add	r3, r2
 8007cb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cbc:	681a      	ldr	r2, [r3, #0]
 8007cbe:	683b      	ldr	r3, [r7, #0]
 8007cc0:	689b      	ldr	r3, [r3, #8]
 8007cc2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007cc6:	683b      	ldr	r3, [r7, #0]
 8007cc8:	78db      	ldrb	r3, [r3, #3]
 8007cca:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007ccc:	430b      	orrs	r3, r1
 8007cce:	431a      	orrs	r2, r3
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	0159      	lsls	r1, r3, #5
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	440b      	add	r3, r1
 8007cd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cdc:	4619      	mov	r1, r3
 8007cde:	4b05      	ldr	r3, [pc, #20]	; (8007cf4 <USB_ActivateEndpoint+0x10c>)
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007ce4:	2300      	movs	r3, #0
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3714      	adds	r7, #20
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr
 8007cf2:	bf00      	nop
 8007cf4:	10008000 	.word	0x10008000

08007cf8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	781b      	ldrb	r3, [r3, #0]
 8007d0a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	785b      	ldrb	r3, [r3, #1]
 8007d10:	2b01      	cmp	r3, #1
 8007d12:	d161      	bne.n	8007dd8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	015a      	lsls	r2, r3, #5
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	4413      	add	r3, r2
 8007d1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d2a:	d11f      	bne.n	8007d6c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	015a      	lsls	r2, r3, #5
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	4413      	add	r3, r2
 8007d34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68ba      	ldr	r2, [r7, #8]
 8007d3c:	0151      	lsls	r1, r2, #5
 8007d3e:	68fa      	ldr	r2, [r7, #12]
 8007d40:	440a      	add	r2, r1
 8007d42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007d4a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	015a      	lsls	r2, r3, #5
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	4413      	add	r3, r2
 8007d54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	68ba      	ldr	r2, [r7, #8]
 8007d5c:	0151      	lsls	r1, r2, #5
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	440a      	add	r2, r1
 8007d62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	f003 030f 	and.w	r3, r3, #15
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	43db      	mvns	r3, r3
 8007d86:	68f9      	ldr	r1, [r7, #12]
 8007d88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d96:	69da      	ldr	r2, [r3, #28]
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	f003 030f 	and.w	r3, r3, #15
 8007da0:	2101      	movs	r1, #1
 8007da2:	fa01 f303 	lsl.w	r3, r1, r3
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	43db      	mvns	r3, r3
 8007daa:	68f9      	ldr	r1, [r7, #12]
 8007dac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007db0:	4013      	ands	r3, r2
 8007db2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	015a      	lsls	r2, r3, #5
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	4413      	add	r3, r2
 8007dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dc0:	681a      	ldr	r2, [r3, #0]
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	0159      	lsls	r1, r3, #5
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	440b      	add	r3, r1
 8007dca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007dce:	4619      	mov	r1, r3
 8007dd0:	4b35      	ldr	r3, [pc, #212]	; (8007ea8 <USB_DeactivateEndpoint+0x1b0>)
 8007dd2:	4013      	ands	r3, r2
 8007dd4:	600b      	str	r3, [r1, #0]
 8007dd6:	e060      	b.n	8007e9a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	015a      	lsls	r2, r3, #5
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	4413      	add	r3, r2
 8007de0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007dea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007dee:	d11f      	bne.n	8007e30 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007df0:	68bb      	ldr	r3, [r7, #8]
 8007df2:	015a      	lsls	r2, r3, #5
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	4413      	add	r3, r2
 8007df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	68ba      	ldr	r2, [r7, #8]
 8007e00:	0151      	lsls	r1, r2, #5
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	440a      	add	r2, r1
 8007e06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e0a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007e0e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	015a      	lsls	r2, r3, #5
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	4413      	add	r3, r2
 8007e18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	0151      	lsls	r1, r2, #5
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	440a      	add	r2, r1
 8007e26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e2a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e2e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	f003 030f 	and.w	r3, r3, #15
 8007e40:	2101      	movs	r1, #1
 8007e42:	fa01 f303 	lsl.w	r3, r1, r3
 8007e46:	041b      	lsls	r3, r3, #16
 8007e48:	43db      	mvns	r3, r3
 8007e4a:	68f9      	ldr	r1, [r7, #12]
 8007e4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e50:	4013      	ands	r3, r2
 8007e52:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e5a:	69da      	ldr	r2, [r3, #28]
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	f003 030f 	and.w	r3, r3, #15
 8007e64:	2101      	movs	r1, #1
 8007e66:	fa01 f303 	lsl.w	r3, r1, r3
 8007e6a:	041b      	lsls	r3, r3, #16
 8007e6c:	43db      	mvns	r3, r3
 8007e6e:	68f9      	ldr	r1, [r7, #12]
 8007e70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e74:	4013      	ands	r3, r2
 8007e76:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	015a      	lsls	r2, r3, #5
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	4413      	add	r3, r2
 8007e80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e84:	681a      	ldr	r2, [r3, #0]
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	0159      	lsls	r1, r3, #5
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	440b      	add	r3, r1
 8007e8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e92:	4619      	mov	r1, r3
 8007e94:	4b05      	ldr	r3, [pc, #20]	; (8007eac <USB_DeactivateEndpoint+0x1b4>)
 8007e96:	4013      	ands	r3, r2
 8007e98:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007e9a:	2300      	movs	r3, #0
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3714      	adds	r7, #20
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr
 8007ea8:	ec337800 	.word	0xec337800
 8007eac:	eff37800 	.word	0xeff37800

08007eb0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b08a      	sub	sp, #40	; 0x28
 8007eb4:	af02      	add	r7, sp, #8
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	4613      	mov	r3, r2
 8007ebc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007ec2:	68bb      	ldr	r3, [r7, #8]
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	785b      	ldrb	r3, [r3, #1]
 8007ecc:	2b01      	cmp	r3, #1
 8007ece:	f040 8163 	bne.w	8008198 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	695b      	ldr	r3, [r3, #20]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d132      	bne.n	8007f40 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	015a      	lsls	r2, r3, #5
 8007ede:	69fb      	ldr	r3, [r7, #28]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ee6:	691a      	ldr	r2, [r3, #16]
 8007ee8:	69bb      	ldr	r3, [r7, #24]
 8007eea:	0159      	lsls	r1, r3, #5
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	440b      	add	r3, r1
 8007ef0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ef4:	4619      	mov	r1, r3
 8007ef6:	4ba5      	ldr	r3, [pc, #660]	; (800818c <USB_EPStartXfer+0x2dc>)
 8007ef8:	4013      	ands	r3, r2
 8007efa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007efc:	69bb      	ldr	r3, [r7, #24]
 8007efe:	015a      	lsls	r2, r3, #5
 8007f00:	69fb      	ldr	r3, [r7, #28]
 8007f02:	4413      	add	r3, r2
 8007f04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f08:	691b      	ldr	r3, [r3, #16]
 8007f0a:	69ba      	ldr	r2, [r7, #24]
 8007f0c:	0151      	lsls	r1, r2, #5
 8007f0e:	69fa      	ldr	r2, [r7, #28]
 8007f10:	440a      	add	r2, r1
 8007f12:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f16:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f1a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f1c:	69bb      	ldr	r3, [r7, #24]
 8007f1e:	015a      	lsls	r2, r3, #5
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	4413      	add	r3, r2
 8007f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f28:	691a      	ldr	r2, [r3, #16]
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	0159      	lsls	r1, r3, #5
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	440b      	add	r3, r1
 8007f32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f36:	4619      	mov	r1, r3
 8007f38:	4b95      	ldr	r3, [pc, #596]	; (8008190 <USB_EPStartXfer+0x2e0>)
 8007f3a:	4013      	ands	r3, r2
 8007f3c:	610b      	str	r3, [r1, #16]
 8007f3e:	e074      	b.n	800802a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f40:	69bb      	ldr	r3, [r7, #24]
 8007f42:	015a      	lsls	r2, r3, #5
 8007f44:	69fb      	ldr	r3, [r7, #28]
 8007f46:	4413      	add	r3, r2
 8007f48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f4c:	691a      	ldr	r2, [r3, #16]
 8007f4e:	69bb      	ldr	r3, [r7, #24]
 8007f50:	0159      	lsls	r1, r3, #5
 8007f52:	69fb      	ldr	r3, [r7, #28]
 8007f54:	440b      	add	r3, r1
 8007f56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	4b8c      	ldr	r3, [pc, #560]	; (8008190 <USB_EPStartXfer+0x2e0>)
 8007f5e:	4013      	ands	r3, r2
 8007f60:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	015a      	lsls	r2, r3, #5
 8007f66:	69fb      	ldr	r3, [r7, #28]
 8007f68:	4413      	add	r3, r2
 8007f6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f6e:	691a      	ldr	r2, [r3, #16]
 8007f70:	69bb      	ldr	r3, [r7, #24]
 8007f72:	0159      	lsls	r1, r3, #5
 8007f74:	69fb      	ldr	r3, [r7, #28]
 8007f76:	440b      	add	r3, r1
 8007f78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f7c:	4619      	mov	r1, r3
 8007f7e:	4b83      	ldr	r3, [pc, #524]	; (800818c <USB_EPStartXfer+0x2dc>)
 8007f80:	4013      	ands	r3, r2
 8007f82:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f90:	691a      	ldr	r2, [r3, #16]
 8007f92:	68bb      	ldr	r3, [r7, #8]
 8007f94:	6959      	ldr	r1, [r3, #20]
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	440b      	add	r3, r1
 8007f9c:	1e59      	subs	r1, r3, #1
 8007f9e:	68bb      	ldr	r3, [r7, #8]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	fbb1 f3f3 	udiv	r3, r1, r3
 8007fa6:	04d9      	lsls	r1, r3, #19
 8007fa8:	4b7a      	ldr	r3, [pc, #488]	; (8008194 <USB_EPStartXfer+0x2e4>)
 8007faa:	400b      	ands	r3, r1
 8007fac:	69b9      	ldr	r1, [r7, #24]
 8007fae:	0148      	lsls	r0, r1, #5
 8007fb0:	69f9      	ldr	r1, [r7, #28]
 8007fb2:	4401      	add	r1, r0
 8007fb4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	015a      	lsls	r2, r3, #5
 8007fc0:	69fb      	ldr	r3, [r7, #28]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fc8:	691a      	ldr	r2, [r3, #16]
 8007fca:	68bb      	ldr	r3, [r7, #8]
 8007fcc:	695b      	ldr	r3, [r3, #20]
 8007fce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fd2:	69b9      	ldr	r1, [r7, #24]
 8007fd4:	0148      	lsls	r0, r1, #5
 8007fd6:	69f9      	ldr	r1, [r7, #28]
 8007fd8:	4401      	add	r1, r0
 8007fda:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	78db      	ldrb	r3, [r3, #3]
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d11f      	bne.n	800802a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007fea:	69bb      	ldr	r3, [r7, #24]
 8007fec:	015a      	lsls	r2, r3, #5
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ff6:	691b      	ldr	r3, [r3, #16]
 8007ff8:	69ba      	ldr	r2, [r7, #24]
 8007ffa:	0151      	lsls	r1, r2, #5
 8007ffc:	69fa      	ldr	r2, [r7, #28]
 8007ffe:	440a      	add	r2, r1
 8008000:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008004:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008008:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800800a:	69bb      	ldr	r3, [r7, #24]
 800800c:	015a      	lsls	r2, r3, #5
 800800e:	69fb      	ldr	r3, [r7, #28]
 8008010:	4413      	add	r3, r2
 8008012:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008016:	691b      	ldr	r3, [r3, #16]
 8008018:	69ba      	ldr	r2, [r7, #24]
 800801a:	0151      	lsls	r1, r2, #5
 800801c:	69fa      	ldr	r2, [r7, #28]
 800801e:	440a      	add	r2, r1
 8008020:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008024:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008028:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800802a:	79fb      	ldrb	r3, [r7, #7]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d14b      	bne.n	80080c8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008030:	68bb      	ldr	r3, [r7, #8]
 8008032:	691b      	ldr	r3, [r3, #16]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d009      	beq.n	800804c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008038:	69bb      	ldr	r3, [r7, #24]
 800803a:	015a      	lsls	r2, r3, #5
 800803c:	69fb      	ldr	r3, [r7, #28]
 800803e:	4413      	add	r3, r2
 8008040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008044:	461a      	mov	r2, r3
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	691b      	ldr	r3, [r3, #16]
 800804a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	78db      	ldrb	r3, [r3, #3]
 8008050:	2b01      	cmp	r3, #1
 8008052:	d128      	bne.n	80080a6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008060:	2b00      	cmp	r3, #0
 8008062:	d110      	bne.n	8008086 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008064:	69bb      	ldr	r3, [r7, #24]
 8008066:	015a      	lsls	r2, r3, #5
 8008068:	69fb      	ldr	r3, [r7, #28]
 800806a:	4413      	add	r3, r2
 800806c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	69ba      	ldr	r2, [r7, #24]
 8008074:	0151      	lsls	r1, r2, #5
 8008076:	69fa      	ldr	r2, [r7, #28]
 8008078:	440a      	add	r2, r1
 800807a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800807e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008082:	6013      	str	r3, [r2, #0]
 8008084:	e00f      	b.n	80080a6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008086:	69bb      	ldr	r3, [r7, #24]
 8008088:	015a      	lsls	r2, r3, #5
 800808a:	69fb      	ldr	r3, [r7, #28]
 800808c:	4413      	add	r3, r2
 800808e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	69ba      	ldr	r2, [r7, #24]
 8008096:	0151      	lsls	r1, r2, #5
 8008098:	69fa      	ldr	r2, [r7, #28]
 800809a:	440a      	add	r2, r1
 800809c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80080a4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80080a6:	69bb      	ldr	r3, [r7, #24]
 80080a8:	015a      	lsls	r2, r3, #5
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	4413      	add	r3, r2
 80080ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	69ba      	ldr	r2, [r7, #24]
 80080b6:	0151      	lsls	r1, r2, #5
 80080b8:	69fa      	ldr	r2, [r7, #28]
 80080ba:	440a      	add	r2, r1
 80080bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080c0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080c4:	6013      	str	r3, [r2, #0]
 80080c6:	e133      	b.n	8008330 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80080c8:	69bb      	ldr	r3, [r7, #24]
 80080ca:	015a      	lsls	r2, r3, #5
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	4413      	add	r3, r2
 80080d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	69ba      	ldr	r2, [r7, #24]
 80080d8:	0151      	lsls	r1, r2, #5
 80080da:	69fa      	ldr	r2, [r7, #28]
 80080dc:	440a      	add	r2, r1
 80080de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080e2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080e6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	78db      	ldrb	r3, [r3, #3]
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d015      	beq.n	800811c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	695b      	ldr	r3, [r3, #20]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	f000 811b 	beq.w	8008330 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80080fa:	69fb      	ldr	r3, [r7, #28]
 80080fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008100:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	f003 030f 	and.w	r3, r3, #15
 800810a:	2101      	movs	r1, #1
 800810c:	fa01 f303 	lsl.w	r3, r1, r3
 8008110:	69f9      	ldr	r1, [r7, #28]
 8008112:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008116:	4313      	orrs	r3, r2
 8008118:	634b      	str	r3, [r1, #52]	; 0x34
 800811a:	e109      	b.n	8008330 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008122:	689b      	ldr	r3, [r3, #8]
 8008124:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008128:	2b00      	cmp	r3, #0
 800812a:	d110      	bne.n	800814e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	015a      	lsls	r2, r3, #5
 8008130:	69fb      	ldr	r3, [r7, #28]
 8008132:	4413      	add	r3, r2
 8008134:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	69ba      	ldr	r2, [r7, #24]
 800813c:	0151      	lsls	r1, r2, #5
 800813e:	69fa      	ldr	r2, [r7, #28]
 8008140:	440a      	add	r2, r1
 8008142:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008146:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800814a:	6013      	str	r3, [r2, #0]
 800814c:	e00f      	b.n	800816e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	015a      	lsls	r2, r3, #5
 8008152:	69fb      	ldr	r3, [r7, #28]
 8008154:	4413      	add	r3, r2
 8008156:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	69ba      	ldr	r2, [r7, #24]
 800815e:	0151      	lsls	r1, r2, #5
 8008160:	69fa      	ldr	r2, [r7, #28]
 8008162:	440a      	add	r2, r1
 8008164:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008168:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800816c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	68d9      	ldr	r1, [r3, #12]
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	781a      	ldrb	r2, [r3, #0]
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	695b      	ldr	r3, [r3, #20]
 800817a:	b298      	uxth	r0, r3
 800817c:	79fb      	ldrb	r3, [r7, #7]
 800817e:	9300      	str	r3, [sp, #0]
 8008180:	4603      	mov	r3, r0
 8008182:	68f8      	ldr	r0, [r7, #12]
 8008184:	f000 fa38 	bl	80085f8 <USB_WritePacket>
 8008188:	e0d2      	b.n	8008330 <USB_EPStartXfer+0x480>
 800818a:	bf00      	nop
 800818c:	e007ffff 	.word	0xe007ffff
 8008190:	fff80000 	.word	0xfff80000
 8008194:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008198:	69bb      	ldr	r3, [r7, #24]
 800819a:	015a      	lsls	r2, r3, #5
 800819c:	69fb      	ldr	r3, [r7, #28]
 800819e:	4413      	add	r3, r2
 80081a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081a4:	691a      	ldr	r2, [r3, #16]
 80081a6:	69bb      	ldr	r3, [r7, #24]
 80081a8:	0159      	lsls	r1, r3, #5
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	440b      	add	r3, r1
 80081ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081b2:	4619      	mov	r1, r3
 80081b4:	4b61      	ldr	r3, [pc, #388]	; (800833c <USB_EPStartXfer+0x48c>)
 80081b6:	4013      	ands	r3, r2
 80081b8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	015a      	lsls	r2, r3, #5
 80081be:	69fb      	ldr	r3, [r7, #28]
 80081c0:	4413      	add	r3, r2
 80081c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081c6:	691a      	ldr	r2, [r3, #16]
 80081c8:	69bb      	ldr	r3, [r7, #24]
 80081ca:	0159      	lsls	r1, r3, #5
 80081cc:	69fb      	ldr	r3, [r7, #28]
 80081ce:	440b      	add	r3, r1
 80081d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081d4:	4619      	mov	r1, r3
 80081d6:	4b5a      	ldr	r3, [pc, #360]	; (8008340 <USB_EPStartXfer+0x490>)
 80081d8:	4013      	ands	r3, r2
 80081da:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	695b      	ldr	r3, [r3, #20]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d123      	bne.n	800822c <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80081e4:	69bb      	ldr	r3, [r7, #24]
 80081e6:	015a      	lsls	r2, r3, #5
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	4413      	add	r3, r2
 80081ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f0:	691a      	ldr	r2, [r3, #16]
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	689b      	ldr	r3, [r3, #8]
 80081f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081fa:	69b9      	ldr	r1, [r7, #24]
 80081fc:	0148      	lsls	r0, r1, #5
 80081fe:	69f9      	ldr	r1, [r7, #28]
 8008200:	4401      	add	r1, r0
 8008202:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008206:	4313      	orrs	r3, r2
 8008208:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800820a:	69bb      	ldr	r3, [r7, #24]
 800820c:	015a      	lsls	r2, r3, #5
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	4413      	add	r3, r2
 8008212:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008216:	691b      	ldr	r3, [r3, #16]
 8008218:	69ba      	ldr	r2, [r7, #24]
 800821a:	0151      	lsls	r1, r2, #5
 800821c:	69fa      	ldr	r2, [r7, #28]
 800821e:	440a      	add	r2, r1
 8008220:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008224:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008228:	6113      	str	r3, [r2, #16]
 800822a:	e033      	b.n	8008294 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	695a      	ldr	r2, [r3, #20]
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	4413      	add	r3, r2
 8008236:	1e5a      	subs	r2, r3, #1
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008240:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	015a      	lsls	r2, r3, #5
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	4413      	add	r3, r2
 800824a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800824e:	691a      	ldr	r2, [r3, #16]
 8008250:	8afb      	ldrh	r3, [r7, #22]
 8008252:	04d9      	lsls	r1, r3, #19
 8008254:	4b3b      	ldr	r3, [pc, #236]	; (8008344 <USB_EPStartXfer+0x494>)
 8008256:	400b      	ands	r3, r1
 8008258:	69b9      	ldr	r1, [r7, #24]
 800825a:	0148      	lsls	r0, r1, #5
 800825c:	69f9      	ldr	r1, [r7, #28]
 800825e:	4401      	add	r1, r0
 8008260:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008264:	4313      	orrs	r3, r2
 8008266:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8008268:	69bb      	ldr	r3, [r7, #24]
 800826a:	015a      	lsls	r2, r3, #5
 800826c:	69fb      	ldr	r3, [r7, #28]
 800826e:	4413      	add	r3, r2
 8008270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008274:	691a      	ldr	r2, [r3, #16]
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	8af9      	ldrh	r1, [r7, #22]
 800827c:	fb01 f303 	mul.w	r3, r1, r3
 8008280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008284:	69b9      	ldr	r1, [r7, #24]
 8008286:	0148      	lsls	r0, r1, #5
 8008288:	69f9      	ldr	r1, [r7, #28]
 800828a:	4401      	add	r1, r0
 800828c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008290:	4313      	orrs	r3, r2
 8008292:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008294:	79fb      	ldrb	r3, [r7, #7]
 8008296:	2b01      	cmp	r3, #1
 8008298:	d10d      	bne.n	80082b6 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d009      	beq.n	80082b6 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80082a2:	68bb      	ldr	r3, [r7, #8]
 80082a4:	68d9      	ldr	r1, [r3, #12]
 80082a6:	69bb      	ldr	r3, [r7, #24]
 80082a8:	015a      	lsls	r2, r3, #5
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	4413      	add	r3, r2
 80082ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082b2:	460a      	mov	r2, r1
 80082b4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	78db      	ldrb	r3, [r3, #3]
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d128      	bne.n	8008310 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80082c4:	689b      	ldr	r3, [r3, #8]
 80082c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d110      	bne.n	80082f0 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80082ce:	69bb      	ldr	r3, [r7, #24]
 80082d0:	015a      	lsls	r2, r3, #5
 80082d2:	69fb      	ldr	r3, [r7, #28]
 80082d4:	4413      	add	r3, r2
 80082d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	69ba      	ldr	r2, [r7, #24]
 80082de:	0151      	lsls	r1, r2, #5
 80082e0:	69fa      	ldr	r2, [r7, #28]
 80082e2:	440a      	add	r2, r1
 80082e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082e8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80082ec:	6013      	str	r3, [r2, #0]
 80082ee:	e00f      	b.n	8008310 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	015a      	lsls	r2, r3, #5
 80082f4:	69fb      	ldr	r3, [r7, #28]
 80082f6:	4413      	add	r3, r2
 80082f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	69ba      	ldr	r2, [r7, #24]
 8008300:	0151      	lsls	r1, r2, #5
 8008302:	69fa      	ldr	r2, [r7, #28]
 8008304:	440a      	add	r2, r1
 8008306:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800830a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800830e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008310:	69bb      	ldr	r3, [r7, #24]
 8008312:	015a      	lsls	r2, r3, #5
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	4413      	add	r3, r2
 8008318:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	69ba      	ldr	r2, [r7, #24]
 8008320:	0151      	lsls	r1, r2, #5
 8008322:	69fa      	ldr	r2, [r7, #28]
 8008324:	440a      	add	r2, r1
 8008326:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800832a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800832e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	3720      	adds	r7, #32
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop
 800833c:	fff80000 	.word	0xfff80000
 8008340:	e007ffff 	.word	0xe007ffff
 8008344:	1ff80000 	.word	0x1ff80000

08008348 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008348:	b480      	push	{r7}
 800834a:	b087      	sub	sp, #28
 800834c:	af00      	add	r7, sp, #0
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	4613      	mov	r3, r2
 8008354:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	785b      	ldrb	r3, [r3, #1]
 8008364:	2b01      	cmp	r3, #1
 8008366:	f040 80cd 	bne.w	8008504 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	695b      	ldr	r3, [r3, #20]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d132      	bne.n	80083d8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008372:	693b      	ldr	r3, [r7, #16]
 8008374:	015a      	lsls	r2, r3, #5
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	4413      	add	r3, r2
 800837a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800837e:	691a      	ldr	r2, [r3, #16]
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	0159      	lsls	r1, r3, #5
 8008384:	697b      	ldr	r3, [r7, #20]
 8008386:	440b      	add	r3, r1
 8008388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800838c:	4619      	mov	r1, r3
 800838e:	4b98      	ldr	r3, [pc, #608]	; (80085f0 <USB_EP0StartXfer+0x2a8>)
 8008390:	4013      	ands	r3, r2
 8008392:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	015a      	lsls	r2, r3, #5
 8008398:	697b      	ldr	r3, [r7, #20]
 800839a:	4413      	add	r3, r2
 800839c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083a0:	691b      	ldr	r3, [r3, #16]
 80083a2:	693a      	ldr	r2, [r7, #16]
 80083a4:	0151      	lsls	r1, r2, #5
 80083a6:	697a      	ldr	r2, [r7, #20]
 80083a8:	440a      	add	r2, r1
 80083aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083ae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80083b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083b4:	693b      	ldr	r3, [r7, #16]
 80083b6:	015a      	lsls	r2, r3, #5
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	4413      	add	r3, r2
 80083bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083c0:	691a      	ldr	r2, [r3, #16]
 80083c2:	693b      	ldr	r3, [r7, #16]
 80083c4:	0159      	lsls	r1, r3, #5
 80083c6:	697b      	ldr	r3, [r7, #20]
 80083c8:	440b      	add	r3, r1
 80083ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083ce:	4619      	mov	r1, r3
 80083d0:	4b88      	ldr	r3, [pc, #544]	; (80085f4 <USB_EP0StartXfer+0x2ac>)
 80083d2:	4013      	ands	r3, r2
 80083d4:	610b      	str	r3, [r1, #16]
 80083d6:	e04e      	b.n	8008476 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083d8:	693b      	ldr	r3, [r7, #16]
 80083da:	015a      	lsls	r2, r3, #5
 80083dc:	697b      	ldr	r3, [r7, #20]
 80083de:	4413      	add	r3, r2
 80083e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083e4:	691a      	ldr	r2, [r3, #16]
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	0159      	lsls	r1, r3, #5
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	440b      	add	r3, r1
 80083ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083f2:	4619      	mov	r1, r3
 80083f4:	4b7f      	ldr	r3, [pc, #508]	; (80085f4 <USB_EP0StartXfer+0x2ac>)
 80083f6:	4013      	ands	r3, r2
 80083f8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	015a      	lsls	r2, r3, #5
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	4413      	add	r3, r2
 8008402:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008406:	691a      	ldr	r2, [r3, #16]
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	0159      	lsls	r1, r3, #5
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	440b      	add	r3, r1
 8008410:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008414:	4619      	mov	r1, r3
 8008416:	4b76      	ldr	r3, [pc, #472]	; (80085f0 <USB_EP0StartXfer+0x2a8>)
 8008418:	4013      	ands	r3, r2
 800841a:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800841c:	68bb      	ldr	r3, [r7, #8]
 800841e:	695a      	ldr	r2, [r3, #20]
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	429a      	cmp	r2, r3
 8008426:	d903      	bls.n	8008430 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	689a      	ldr	r2, [r3, #8]
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	015a      	lsls	r2, r3, #5
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	4413      	add	r3, r2
 8008438:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800843c:	691b      	ldr	r3, [r3, #16]
 800843e:	693a      	ldr	r2, [r7, #16]
 8008440:	0151      	lsls	r1, r2, #5
 8008442:	697a      	ldr	r2, [r7, #20]
 8008444:	440a      	add	r2, r1
 8008446:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800844a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800844e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	015a      	lsls	r2, r3, #5
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	4413      	add	r3, r2
 8008458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800845c:	691a      	ldr	r2, [r3, #16]
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	695b      	ldr	r3, [r3, #20]
 8008462:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008466:	6939      	ldr	r1, [r7, #16]
 8008468:	0148      	lsls	r0, r1, #5
 800846a:	6979      	ldr	r1, [r7, #20]
 800846c:	4401      	add	r1, r0
 800846e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008472:	4313      	orrs	r3, r2
 8008474:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008476:	79fb      	ldrb	r3, [r7, #7]
 8008478:	2b01      	cmp	r3, #1
 800847a:	d11e      	bne.n	80084ba <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d009      	beq.n	8008498 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	015a      	lsls	r2, r3, #5
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	4413      	add	r3, r2
 800848c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008490:	461a      	mov	r2, r3
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	691b      	ldr	r3, [r3, #16]
 8008496:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	015a      	lsls	r2, r3, #5
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	4413      	add	r3, r2
 80084a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	693a      	ldr	r2, [r7, #16]
 80084a8:	0151      	lsls	r1, r2, #5
 80084aa:	697a      	ldr	r2, [r7, #20]
 80084ac:	440a      	add	r2, r1
 80084ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084b2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084b6:	6013      	str	r3, [r2, #0]
 80084b8:	e092      	b.n	80085e0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	015a      	lsls	r2, r3, #5
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	4413      	add	r3, r2
 80084c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	693a      	ldr	r2, [r7, #16]
 80084ca:	0151      	lsls	r1, r2, #5
 80084cc:	697a      	ldr	r2, [r7, #20]
 80084ce:	440a      	add	r2, r1
 80084d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084d4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084d8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80084da:	68bb      	ldr	r3, [r7, #8]
 80084dc:	695b      	ldr	r3, [r3, #20]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d07e      	beq.n	80085e0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084ea:	68bb      	ldr	r3, [r7, #8]
 80084ec:	781b      	ldrb	r3, [r3, #0]
 80084ee:	f003 030f 	and.w	r3, r3, #15
 80084f2:	2101      	movs	r1, #1
 80084f4:	fa01 f303 	lsl.w	r3, r1, r3
 80084f8:	6979      	ldr	r1, [r7, #20]
 80084fa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80084fe:	4313      	orrs	r3, r2
 8008500:	634b      	str	r3, [r1, #52]	; 0x34
 8008502:	e06d      	b.n	80085e0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008504:	693b      	ldr	r3, [r7, #16]
 8008506:	015a      	lsls	r2, r3, #5
 8008508:	697b      	ldr	r3, [r7, #20]
 800850a:	4413      	add	r3, r2
 800850c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008510:	691a      	ldr	r2, [r3, #16]
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	0159      	lsls	r1, r3, #5
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	440b      	add	r3, r1
 800851a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800851e:	4619      	mov	r1, r3
 8008520:	4b34      	ldr	r3, [pc, #208]	; (80085f4 <USB_EP0StartXfer+0x2ac>)
 8008522:	4013      	ands	r3, r2
 8008524:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	015a      	lsls	r2, r3, #5
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	4413      	add	r3, r2
 800852e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008532:	691a      	ldr	r2, [r3, #16]
 8008534:	693b      	ldr	r3, [r7, #16]
 8008536:	0159      	lsls	r1, r3, #5
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	440b      	add	r3, r1
 800853c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008540:	4619      	mov	r1, r3
 8008542:	4b2b      	ldr	r3, [pc, #172]	; (80085f0 <USB_EP0StartXfer+0x2a8>)
 8008544:	4013      	ands	r3, r2
 8008546:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	695b      	ldr	r3, [r3, #20]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d003      	beq.n	8008558 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8008550:	68bb      	ldr	r3, [r7, #8]
 8008552:	689a      	ldr	r2, [r3, #8]
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	015a      	lsls	r2, r3, #5
 800855c:	697b      	ldr	r3, [r7, #20]
 800855e:	4413      	add	r3, r2
 8008560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008564:	691b      	ldr	r3, [r3, #16]
 8008566:	693a      	ldr	r2, [r7, #16]
 8008568:	0151      	lsls	r1, r2, #5
 800856a:	697a      	ldr	r2, [r7, #20]
 800856c:	440a      	add	r2, r1
 800856e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008572:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008576:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008578:	693b      	ldr	r3, [r7, #16]
 800857a:	015a      	lsls	r2, r3, #5
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	4413      	add	r3, r2
 8008580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008584:	691a      	ldr	r2, [r3, #16]
 8008586:	68bb      	ldr	r3, [r7, #8]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800858e:	6939      	ldr	r1, [r7, #16]
 8008590:	0148      	lsls	r0, r1, #5
 8008592:	6979      	ldr	r1, [r7, #20]
 8008594:	4401      	add	r1, r0
 8008596:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800859a:	4313      	orrs	r3, r2
 800859c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800859e:	79fb      	ldrb	r3, [r7, #7]
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d10d      	bne.n	80085c0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	68db      	ldr	r3, [r3, #12]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d009      	beq.n	80085c0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	68d9      	ldr	r1, [r3, #12]
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	015a      	lsls	r2, r3, #5
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	4413      	add	r3, r2
 80085b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085bc:	460a      	mov	r2, r1
 80085be:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80085c0:	693b      	ldr	r3, [r7, #16]
 80085c2:	015a      	lsls	r2, r3, #5
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	4413      	add	r3, r2
 80085c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	693a      	ldr	r2, [r7, #16]
 80085d0:	0151      	lsls	r1, r2, #5
 80085d2:	697a      	ldr	r2, [r7, #20]
 80085d4:	440a      	add	r2, r1
 80085d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085da:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085de:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085e0:	2300      	movs	r3, #0
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	371c      	adds	r7, #28
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop
 80085f0:	e007ffff 	.word	0xe007ffff
 80085f4:	fff80000 	.word	0xfff80000

080085f8 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80085f8:	b480      	push	{r7}
 80085fa:	b089      	sub	sp, #36	; 0x24
 80085fc:	af00      	add	r7, sp, #0
 80085fe:	60f8      	str	r0, [r7, #12]
 8008600:	60b9      	str	r1, [r7, #8]
 8008602:	4611      	mov	r1, r2
 8008604:	461a      	mov	r2, r3
 8008606:	460b      	mov	r3, r1
 8008608:	71fb      	strb	r3, [r7, #7]
 800860a:	4613      	mov	r3, r2
 800860c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8008616:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800861a:	2b00      	cmp	r3, #0
 800861c:	d11a      	bne.n	8008654 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800861e:	88bb      	ldrh	r3, [r7, #4]
 8008620:	3303      	adds	r3, #3
 8008622:	089b      	lsrs	r3, r3, #2
 8008624:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008626:	2300      	movs	r3, #0
 8008628:	61bb      	str	r3, [r7, #24]
 800862a:	e00f      	b.n	800864c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800862c:	79fb      	ldrb	r3, [r7, #7]
 800862e:	031a      	lsls	r2, r3, #12
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	4413      	add	r3, r2
 8008634:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008638:	461a      	mov	r2, r3
 800863a:	69fb      	ldr	r3, [r7, #28]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008640:	69fb      	ldr	r3, [r7, #28]
 8008642:	3304      	adds	r3, #4
 8008644:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	3301      	adds	r3, #1
 800864a:	61bb      	str	r3, [r7, #24]
 800864c:	69ba      	ldr	r2, [r7, #24]
 800864e:	693b      	ldr	r3, [r7, #16]
 8008650:	429a      	cmp	r2, r3
 8008652:	d3eb      	bcc.n	800862c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008654:	2300      	movs	r3, #0
}
 8008656:	4618      	mov	r0, r3
 8008658:	3724      	adds	r7, #36	; 0x24
 800865a:	46bd      	mov	sp, r7
 800865c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008660:	4770      	bx	lr

08008662 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008662:	b480      	push	{r7}
 8008664:	b089      	sub	sp, #36	; 0x24
 8008666:	af00      	add	r7, sp, #0
 8008668:	60f8      	str	r0, [r7, #12]
 800866a:	60b9      	str	r1, [r7, #8]
 800866c:	4613      	mov	r3, r2
 800866e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008678:	88fb      	ldrh	r3, [r7, #6]
 800867a:	3303      	adds	r3, #3
 800867c:	089b      	lsrs	r3, r3, #2
 800867e:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008680:	2300      	movs	r3, #0
 8008682:	61bb      	str	r3, [r7, #24]
 8008684:	e00b      	b.n	800869e <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	601a      	str	r2, [r3, #0]
    pDest++;
 8008692:	69fb      	ldr	r3, [r7, #28]
 8008694:	3304      	adds	r3, #4
 8008696:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008698:	69bb      	ldr	r3, [r7, #24]
 800869a:	3301      	adds	r3, #1
 800869c:	61bb      	str	r3, [r7, #24]
 800869e:	69ba      	ldr	r2, [r7, #24]
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	429a      	cmp	r2, r3
 80086a4:	d3ef      	bcc.n	8008686 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 80086a6:	69fb      	ldr	r3, [r7, #28]
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3724      	adds	r7, #36	; 0x24
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b085      	sub	sp, #20
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
 80086bc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	785b      	ldrb	r3, [r3, #1]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d12c      	bne.n	800872a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	015a      	lsls	r2, r3, #5
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	4413      	add	r3, r2
 80086d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	2b00      	cmp	r3, #0
 80086e0:	db12      	blt.n	8008708 <USB_EPSetStall+0x54>
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d00f      	beq.n	8008708 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	015a      	lsls	r2, r3, #5
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	4413      	add	r3, r2
 80086f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	68ba      	ldr	r2, [r7, #8]
 80086f8:	0151      	lsls	r1, r2, #5
 80086fa:	68fa      	ldr	r2, [r7, #12]
 80086fc:	440a      	add	r2, r1
 80086fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008702:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008706:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	015a      	lsls	r2, r3, #5
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	4413      	add	r3, r2
 8008710:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	68ba      	ldr	r2, [r7, #8]
 8008718:	0151      	lsls	r1, r2, #5
 800871a:	68fa      	ldr	r2, [r7, #12]
 800871c:	440a      	add	r2, r1
 800871e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008722:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008726:	6013      	str	r3, [r2, #0]
 8008728:	e02b      	b.n	8008782 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	015a      	lsls	r2, r3, #5
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	4413      	add	r3, r2
 8008732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	2b00      	cmp	r3, #0
 800873a:	db12      	blt.n	8008762 <USB_EPSetStall+0xae>
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d00f      	beq.n	8008762 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	015a      	lsls	r2, r3, #5
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	4413      	add	r3, r2
 800874a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	68ba      	ldr	r2, [r7, #8]
 8008752:	0151      	lsls	r1, r2, #5
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	440a      	add	r2, r1
 8008758:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800875c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008760:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	015a      	lsls	r2, r3, #5
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	4413      	add	r3, r2
 800876a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	68ba      	ldr	r2, [r7, #8]
 8008772:	0151      	lsls	r1, r2, #5
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	440a      	add	r2, r1
 8008778:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800877c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008780:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008782:	2300      	movs	r3, #0
}
 8008784:	4618      	mov	r0, r3
 8008786:	3714      	adds	r7, #20
 8008788:	46bd      	mov	sp, r7
 800878a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878e:	4770      	bx	lr

08008790 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008790:	b480      	push	{r7}
 8008792:	b085      	sub	sp, #20
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	781b      	ldrb	r3, [r3, #0]
 80087a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087a4:	683b      	ldr	r3, [r7, #0]
 80087a6:	785b      	ldrb	r3, [r3, #1]
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d128      	bne.n	80087fe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	015a      	lsls	r2, r3, #5
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	4413      	add	r3, r2
 80087b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	68ba      	ldr	r2, [r7, #8]
 80087bc:	0151      	lsls	r1, r2, #5
 80087be:	68fa      	ldr	r2, [r7, #12]
 80087c0:	440a      	add	r2, r1
 80087c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80087ca:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	78db      	ldrb	r3, [r3, #3]
 80087d0:	2b03      	cmp	r3, #3
 80087d2:	d003      	beq.n	80087dc <USB_EPClearStall+0x4c>
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	78db      	ldrb	r3, [r3, #3]
 80087d8:	2b02      	cmp	r3, #2
 80087da:	d138      	bne.n	800884e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	015a      	lsls	r2, r3, #5
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	4413      	add	r3, r2
 80087e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	68ba      	ldr	r2, [r7, #8]
 80087ec:	0151      	lsls	r1, r2, #5
 80087ee:	68fa      	ldr	r2, [r7, #12]
 80087f0:	440a      	add	r2, r1
 80087f2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80087fa:	6013      	str	r3, [r2, #0]
 80087fc:	e027      	b.n	800884e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	015a      	lsls	r2, r3, #5
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	4413      	add	r3, r2
 8008806:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	68ba      	ldr	r2, [r7, #8]
 800880e:	0151      	lsls	r1, r2, #5
 8008810:	68fa      	ldr	r2, [r7, #12]
 8008812:	440a      	add	r2, r1
 8008814:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008818:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800881c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	78db      	ldrb	r3, [r3, #3]
 8008822:	2b03      	cmp	r3, #3
 8008824:	d003      	beq.n	800882e <USB_EPClearStall+0x9e>
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	78db      	ldrb	r3, [r3, #3]
 800882a:	2b02      	cmp	r3, #2
 800882c:	d10f      	bne.n	800884e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	015a      	lsls	r2, r3, #5
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	4413      	add	r3, r2
 8008836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68ba      	ldr	r2, [r7, #8]
 800883e:	0151      	lsls	r1, r2, #5
 8008840:	68fa      	ldr	r2, [r7, #12]
 8008842:	440a      	add	r2, r1
 8008844:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008848:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800884c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800884e:	2300      	movs	r3, #0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3714      	adds	r7, #20
 8008854:	46bd      	mov	sp, r7
 8008856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800885a:	4770      	bx	lr

0800885c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800885c:	b480      	push	{r7}
 800885e:	b085      	sub	sp, #20
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	460b      	mov	r3, r1
 8008866:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	68fa      	ldr	r2, [r7, #12]
 8008876:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800887a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800887e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008886:	681a      	ldr	r2, [r3, #0]
 8008888:	78fb      	ldrb	r3, [r7, #3]
 800888a:	011b      	lsls	r3, r3, #4
 800888c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008890:	68f9      	ldr	r1, [r7, #12]
 8008892:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008896:	4313      	orrs	r3, r2
 8008898:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800889a:	2300      	movs	r3, #0
}
 800889c:	4618      	mov	r0, r3
 800889e:	3714      	adds	r7, #20
 80088a0:	46bd      	mov	sp, r7
 80088a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a6:	4770      	bx	lr

080088a8 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088ba:	685b      	ldr	r3, [r3, #4]
 80088bc:	68fa      	ldr	r2, [r7, #12]
 80088be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088c2:	f023 0302 	bic.w	r3, r3, #2
 80088c6:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80088c8:	2003      	movs	r0, #3
 80088ca:	f7f8 f911 	bl	8000af0 <HAL_Delay>

  return HAL_OK;
 80088ce:	2300      	movs	r3, #0
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3710      	adds	r7, #16
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b084      	sub	sp, #16
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088ea:	685b      	ldr	r3, [r3, #4]
 80088ec:	68fa      	ldr	r2, [r7, #12]
 80088ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088f2:	f043 0302 	orr.w	r3, r3, #2
 80088f6:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80088f8:	2003      	movs	r0, #3
 80088fa:	f7f8 f8f9 	bl	8000af0 <HAL_Delay>

  return HAL_OK;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008908:	b480      	push	{r7}
 800890a:	b085      	sub	sp, #20
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	695b      	ldr	r3, [r3, #20]
 8008914:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	699b      	ldr	r3, [r3, #24]
 800891a:	68fa      	ldr	r2, [r7, #12]
 800891c:	4013      	ands	r3, r2
 800891e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008920:	68fb      	ldr	r3, [r7, #12]
}
 8008922:	4618      	mov	r0, r3
 8008924:	3714      	adds	r7, #20
 8008926:	46bd      	mov	sp, r7
 8008928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892c:	4770      	bx	lr

0800892e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800892e:	b480      	push	{r7}
 8008930:	b085      	sub	sp, #20
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008940:	699b      	ldr	r3, [r3, #24]
 8008942:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800894a:	69db      	ldr	r3, [r3, #28]
 800894c:	68ba      	ldr	r2, [r7, #8]
 800894e:	4013      	ands	r3, r2
 8008950:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008952:	68bb      	ldr	r3, [r7, #8]
 8008954:	0c1b      	lsrs	r3, r3, #16
}
 8008956:	4618      	mov	r0, r3
 8008958:	3714      	adds	r7, #20
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr

08008962 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008962:	b480      	push	{r7}
 8008964:	b085      	sub	sp, #20
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008974:	699b      	ldr	r3, [r3, #24]
 8008976:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800897e:	69db      	ldr	r3, [r3, #28]
 8008980:	68ba      	ldr	r2, [r7, #8]
 8008982:	4013      	ands	r3, r2
 8008984:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	b29b      	uxth	r3, r3
}
 800898a:	4618      	mov	r0, r3
 800898c:	3714      	adds	r7, #20
 800898e:	46bd      	mov	sp, r7
 8008990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008994:	4770      	bx	lr

08008996 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008996:	b480      	push	{r7}
 8008998:	b085      	sub	sp, #20
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
 800899e:	460b      	mov	r3, r1
 80089a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80089a6:	78fb      	ldrb	r3, [r7, #3]
 80089a8:	015a      	lsls	r2, r3, #5
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	4413      	add	r3, r2
 80089ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089b2:	689b      	ldr	r3, [r3, #8]
 80089b4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089bc:	695b      	ldr	r3, [r3, #20]
 80089be:	68ba      	ldr	r2, [r7, #8]
 80089c0:	4013      	ands	r3, r2
 80089c2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80089c4:	68bb      	ldr	r3, [r7, #8]
}
 80089c6:	4618      	mov	r0, r3
 80089c8:	3714      	adds	r7, #20
 80089ca:	46bd      	mov	sp, r7
 80089cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d0:	4770      	bx	lr

080089d2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089d2:	b480      	push	{r7}
 80089d4:	b087      	sub	sp, #28
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6078      	str	r0, [r7, #4]
 80089da:	460b      	mov	r3, r1
 80089dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80089ec:	697b      	ldr	r3, [r7, #20]
 80089ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089f4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80089f6:	78fb      	ldrb	r3, [r7, #3]
 80089f8:	f003 030f 	and.w	r3, r3, #15
 80089fc:	68fa      	ldr	r2, [r7, #12]
 80089fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008a02:	01db      	lsls	r3, r3, #7
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	693a      	ldr	r2, [r7, #16]
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008a0c:	78fb      	ldrb	r3, [r7, #3]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	693a      	ldr	r2, [r7, #16]
 8008a1c:	4013      	ands	r3, r2
 8008a1e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a20:	68bb      	ldr	r3, [r7, #8]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	371c      	adds	r7, #28
 8008a26:	46bd      	mov	sp, r7
 8008a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2c:	4770      	bx	lr

08008a2e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008a2e:	b480      	push	{r7}
 8008a30:	b083      	sub	sp, #12
 8008a32:	af00      	add	r7, sp, #0
 8008a34:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	695b      	ldr	r3, [r3, #20]
 8008a3a:	f003 0301 	and.w	r3, r3, #1
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	370c      	adds	r7, #12
 8008a42:	46bd      	mov	sp, r7
 8008a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a48:	4770      	bx	lr
	...

08008a4c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b085      	sub	sp, #20
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a5e:	681a      	ldr	r2, [r3, #0]
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a66:	4619      	mov	r1, r3
 8008a68:	4b09      	ldr	r3, [pc, #36]	; (8008a90 <USB_ActivateSetup+0x44>)
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	68fa      	ldr	r2, [r7, #12]
 8008a78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a80:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008a82:	2300      	movs	r3, #0
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3714      	adds	r7, #20
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8e:	4770      	bx	lr
 8008a90:	fffff800 	.word	0xfffff800

08008a94 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b087      	sub	sp, #28
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	60f8      	str	r0, [r7, #12]
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	607a      	str	r2, [r7, #4]
 8008aa0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	333c      	adds	r3, #60	; 0x3c
 8008aaa:	3304      	adds	r3, #4
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	4a26      	ldr	r2, [pc, #152]	; (8008b4c <USB_EP0_OutStart+0xb8>)
 8008ab4:	4293      	cmp	r3, r2
 8008ab6:	d90a      	bls.n	8008ace <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ac4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008ac8:	d101      	bne.n	8008ace <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008aca:	2300      	movs	r3, #0
 8008acc:	e037      	b.n	8008b3e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ad4:	461a      	mov	r2, r3
 8008ad6:	2300      	movs	r3, #0
 8008ad8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008ada:	697b      	ldr	r3, [r7, #20]
 8008adc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ae0:	691b      	ldr	r3, [r3, #16]
 8008ae2:	697a      	ldr	r2, [r7, #20]
 8008ae4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ae8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008aec:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	697a      	ldr	r2, [r7, #20]
 8008af8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008afc:	f043 0318 	orr.w	r3, r3, #24
 8008b00:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b08:	691b      	ldr	r3, [r3, #16]
 8008b0a:	697a      	ldr	r2, [r7, #20]
 8008b0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b10:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008b14:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008b16:	7afb      	ldrb	r3, [r7, #11]
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d10f      	bne.n	8008b3c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b22:	461a      	mov	r2, r3
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008b28:	697b      	ldr	r3, [r7, #20]
 8008b2a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	697a      	ldr	r2, [r7, #20]
 8008b32:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b36:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008b3a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b3c:	2300      	movs	r3, #0
}
 8008b3e:	4618      	mov	r0, r3
 8008b40:	371c      	adds	r7, #28
 8008b42:	46bd      	mov	sp, r7
 8008b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b48:	4770      	bx	lr
 8008b4a:	bf00      	nop
 8008b4c:	4f54300a 	.word	0x4f54300a

08008b50 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b085      	sub	sp, #20
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	3301      	adds	r3, #1
 8008b60:	60fb      	str	r3, [r7, #12]
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	4a13      	ldr	r2, [pc, #76]	; (8008bb4 <USB_CoreReset+0x64>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d901      	bls.n	8008b6e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	e01b      	b.n	8008ba6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	691b      	ldr	r3, [r3, #16]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	daf2      	bge.n	8008b5c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008b76:	2300      	movs	r3, #0
 8008b78:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	691b      	ldr	r3, [r3, #16]
 8008b7e:	f043 0201 	orr.w	r2, r3, #1
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	3301      	adds	r3, #1
 8008b8a:	60fb      	str	r3, [r7, #12]
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	4a09      	ldr	r2, [pc, #36]	; (8008bb4 <USB_CoreReset+0x64>)
 8008b90:	4293      	cmp	r3, r2
 8008b92:	d901      	bls.n	8008b98 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008b94:	2303      	movs	r3, #3
 8008b96:	e006      	b.n	8008ba6 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	f003 0301 	and.w	r3, r3, #1
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d0f0      	beq.n	8008b86 <USB_CoreReset+0x36>

  return HAL_OK;
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3714      	adds	r7, #20
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop
 8008bb4:	00030d40 	.word	0x00030d40

08008bb8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008bbc:	4904      	ldr	r1, [pc, #16]	; (8008bd0 <MX_FATFS_Init+0x18>)
 8008bbe:	4805      	ldr	r0, [pc, #20]	; (8008bd4 <MX_FATFS_Init+0x1c>)
 8008bc0:	f005 f980 	bl	800dec4 <FATFS_LinkDriver>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	4b03      	ldr	r3, [pc, #12]	; (8008bd8 <MX_FATFS_Init+0x20>)
 8008bca:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008bcc:	bf00      	nop
 8008bce:	bd80      	pop	{r7, pc}
 8008bd0:	2400231c 	.word	0x2400231c
 8008bd4:	0800eba4 	.word	0x0800eba4
 8008bd8:	24002318 	.word	0x24002318

08008bdc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008be0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008be2:	4618      	mov	r0, r3
 8008be4:	46bd      	mov	sp, r7
 8008be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bea:	4770      	bx	lr

08008bec <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8008bf6:	f000 f879 	bl	8008cec <BSP_SD_IsDetected>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	2b01      	cmp	r3, #1
 8008bfe:	d001      	beq.n	8008c04 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8008c00:	2302      	movs	r3, #2
 8008c02:	e012      	b.n	8008c2a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8008c04:	480b      	ldr	r0, [pc, #44]	; (8008c34 <BSP_SD_Init+0x48>)
 8008c06:	f7fc fb13 	bl	8005230 <HAL_SD_Init>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8008c0e:	79fb      	ldrb	r3, [r7, #7]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d109      	bne.n	8008c28 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8008c14:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008c18:	4806      	ldr	r0, [pc, #24]	; (8008c34 <BSP_SD_Init+0x48>)
 8008c1a:	f7fd f9d7 	bl	8005fcc <HAL_SD_ConfigWideBusOperation>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d001      	beq.n	8008c28 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8008c24:	2301      	movs	r3, #1
 8008c26:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8008c28:	79fb      	ldrb	r3, [r7, #7]
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3708      	adds	r7, #8
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop
 8008c34:	2400125c 	.word	0x2400125c

08008c38 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008c38:	b580      	push	{r7, lr}
 8008c3a:	b088      	sub	sp, #32
 8008c3c:	af02      	add	r7, sp, #8
 8008c3e:	60f8      	str	r0, [r7, #12]
 8008c40:	60b9      	str	r1, [r7, #8]
 8008c42:	607a      	str	r2, [r7, #4]
 8008c44:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8008c46:	2300      	movs	r3, #0
 8008c48:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008c4a:	683b      	ldr	r3, [r7, #0]
 8008c4c:	9300      	str	r3, [sp, #0]
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	68ba      	ldr	r2, [r7, #8]
 8008c52:	68f9      	ldr	r1, [r7, #12]
 8008c54:	4806      	ldr	r0, [pc, #24]	; (8008c70 <BSP_SD_ReadBlocks+0x38>)
 8008c56:	f7fc fc0f 	bl	8005478 <HAL_SD_ReadBlocks>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d001      	beq.n	8008c64 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8008c60:	2301      	movs	r3, #1
 8008c62:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008c64:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3718      	adds	r7, #24
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop
 8008c70:	2400125c 	.word	0x2400125c

08008c74 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b088      	sub	sp, #32
 8008c78:	af02      	add	r7, sp, #8
 8008c7a:	60f8      	str	r0, [r7, #12]
 8008c7c:	60b9      	str	r1, [r7, #8]
 8008c7e:	607a      	str	r2, [r7, #4]
 8008c80:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8008c82:	2300      	movs	r3, #0
 8008c84:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	68ba      	ldr	r2, [r7, #8]
 8008c8e:	68f9      	ldr	r1, [r7, #12]
 8008c90:	4806      	ldr	r0, [pc, #24]	; (8008cac <BSP_SD_WriteBlocks+0x38>)
 8008c92:	f7fc fd7b 	bl	800578c <HAL_SD_WriteBlocks>
 8008c96:	4603      	mov	r3, r0
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d001      	beq.n	8008ca0 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8008c9c:	2301      	movs	r3, #1
 8008c9e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008ca0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3718      	adds	r7, #24
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}
 8008caa:	bf00      	nop
 8008cac:	2400125c 	.word	0x2400125c

08008cb0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008cb4:	4805      	ldr	r0, [pc, #20]	; (8008ccc <BSP_SD_GetCardState+0x1c>)
 8008cb6:	f7fd fa33 	bl	8006120 <HAL_SD_GetCardState>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	2b04      	cmp	r3, #4
 8008cbe:	bf14      	ite	ne
 8008cc0:	2301      	movne	r3, #1
 8008cc2:	2300      	moveq	r3, #0
 8008cc4:	b2db      	uxtb	r3, r3
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	bd80      	pop	{r7, pc}
 8008cca:	bf00      	nop
 8008ccc:	2400125c 	.word	0x2400125c

08008cd0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b082      	sub	sp, #8
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8008cd8:	6879      	ldr	r1, [r7, #4]
 8008cda:	4803      	ldr	r0, [pc, #12]	; (8008ce8 <BSP_SD_GetCardInfo+0x18>)
 8008cdc:	f7fd f94a 	bl	8005f74 <HAL_SD_GetCardInfo>
}
 8008ce0:	bf00      	nop
 8008ce2:	3708      	adds	r7, #8
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bd80      	pop	{r7, pc}
 8008ce8:	2400125c 	.word	0x2400125c

08008cec <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008cec:	b480      	push	{r7}
 8008cee:	b083      	sub	sp, #12
 8008cf0:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN IsDetectedSection */
  /* user code can be inserted here */
  /* USER CODE END IsDetectedSection */

  return status;
 8008cf6:	79fb      	ldrb	r3, [r7, #7]
 8008cf8:	b2db      	uxtb	r3, r3
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	370c      	adds	r7, #12
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr
	...

08008d08 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b082      	sub	sp, #8
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	4603      	mov	r3, r0
 8008d10:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8008d12:	4b0b      	ldr	r3, [pc, #44]	; (8008d40 <SD_CheckStatus+0x38>)
 8008d14:	2201      	movs	r2, #1
 8008d16:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8008d18:	f7ff ffca 	bl	8008cb0 <BSP_SD_GetCardState>
 8008d1c:	4603      	mov	r3, r0
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d107      	bne.n	8008d32 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8008d22:	4b07      	ldr	r3, [pc, #28]	; (8008d40 <SD_CheckStatus+0x38>)
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	f023 0301 	bic.w	r3, r3, #1
 8008d2c:	b2da      	uxtb	r2, r3
 8008d2e:	4b04      	ldr	r3, [pc, #16]	; (8008d40 <SD_CheckStatus+0x38>)
 8008d30:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8008d32:	4b03      	ldr	r3, [pc, #12]	; (8008d40 <SD_CheckStatus+0x38>)
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	b2db      	uxtb	r3, r3
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	3708      	adds	r7, #8
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}
 8008d40:	2400000d 	.word	0x2400000d

08008d44 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b082      	sub	sp, #8
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	4603      	mov	r3, r0
 8008d4c:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8008d4e:	4b0b      	ldr	r3, [pc, #44]	; (8008d7c <SD_initialize+0x38>)
 8008d50:	2201      	movs	r2, #1
 8008d52:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8008d54:	f7ff ff4a 	bl	8008bec <BSP_SD_Init>
 8008d58:	4603      	mov	r3, r0
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d107      	bne.n	8008d6e <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8008d5e:	79fb      	ldrb	r3, [r7, #7]
 8008d60:	4618      	mov	r0, r3
 8008d62:	f7ff ffd1 	bl	8008d08 <SD_CheckStatus>
 8008d66:	4603      	mov	r3, r0
 8008d68:	461a      	mov	r2, r3
 8008d6a:	4b04      	ldr	r3, [pc, #16]	; (8008d7c <SD_initialize+0x38>)
 8008d6c:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8008d6e:	4b03      	ldr	r3, [pc, #12]	; (8008d7c <SD_initialize+0x38>)
 8008d70:	781b      	ldrb	r3, [r3, #0]
 8008d72:	b2db      	uxtb	r3, r3
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	3708      	adds	r7, #8
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bd80      	pop	{r7, pc}
 8008d7c:	2400000d 	.word	0x2400000d

08008d80 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b082      	sub	sp, #8
 8008d84:	af00      	add	r7, sp, #0
 8008d86:	4603      	mov	r3, r0
 8008d88:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8008d8a:	79fb      	ldrb	r3, [r7, #7]
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	f7ff ffbb 	bl	8008d08 <SD_CheckStatus>
 8008d92:	4603      	mov	r3, r0
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3708      	adds	r7, #8
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	bd80      	pop	{r7, pc}

08008d9c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b086      	sub	sp, #24
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	60b9      	str	r1, [r7, #8]
 8008da4:	607a      	str	r2, [r7, #4]
 8008da6:	603b      	str	r3, [r7, #0]
 8008da8:	4603      	mov	r3, r0
 8008daa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008dac:	2301      	movs	r3, #1
 8008dae:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8008db0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	6879      	ldr	r1, [r7, #4]
 8008db8:	68b8      	ldr	r0, [r7, #8]
 8008dba:	f7ff ff3d 	bl	8008c38 <BSP_SD_ReadBlocks>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d107      	bne.n	8008dd4 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008dc4:	bf00      	nop
 8008dc6:	f7ff ff73 	bl	8008cb0 <BSP_SD_GetCardState>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d1fa      	bne.n	8008dc6 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008dd4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3718      	adds	r7, #24
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}

08008dde <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008dde:	b580      	push	{r7, lr}
 8008de0:	b086      	sub	sp, #24
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	60b9      	str	r1, [r7, #8]
 8008de6:	607a      	str	r2, [r7, #4]
 8008de8:	603b      	str	r3, [r7, #0]
 8008dea:	4603      	mov	r3, r0
 8008dec:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008dee:	2301      	movs	r3, #1
 8008df0:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8008df2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008df6:	683a      	ldr	r2, [r7, #0]
 8008df8:	6879      	ldr	r1, [r7, #4]
 8008dfa:	68b8      	ldr	r0, [r7, #8]
 8008dfc:	f7ff ff3a 	bl	8008c74 <BSP_SD_WriteBlocks>
 8008e00:	4603      	mov	r3, r0
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d107      	bne.n	8008e16 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8008e06:	bf00      	nop
 8008e08:	f7ff ff52 	bl	8008cb0 <BSP_SD_GetCardState>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1fa      	bne.n	8008e08 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8008e12:	2300      	movs	r3, #0
 8008e14:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008e16:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3718      	adds	r7, #24
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}

08008e20 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b08c      	sub	sp, #48	; 0x30
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	4603      	mov	r3, r0
 8008e28:	603a      	str	r2, [r7, #0]
 8008e2a:	71fb      	strb	r3, [r7, #7]
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8008e30:	2301      	movs	r3, #1
 8008e32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8008e36:	4b25      	ldr	r3, [pc, #148]	; (8008ecc <SD_ioctl+0xac>)
 8008e38:	781b      	ldrb	r3, [r3, #0]
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	f003 0301 	and.w	r3, r3, #1
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d001      	beq.n	8008e48 <SD_ioctl+0x28>
 8008e44:	2303      	movs	r3, #3
 8008e46:	e03c      	b.n	8008ec2 <SD_ioctl+0xa2>

  switch (cmd)
 8008e48:	79bb      	ldrb	r3, [r7, #6]
 8008e4a:	2b03      	cmp	r3, #3
 8008e4c:	d834      	bhi.n	8008eb8 <SD_ioctl+0x98>
 8008e4e:	a201      	add	r2, pc, #4	; (adr r2, 8008e54 <SD_ioctl+0x34>)
 8008e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e54:	08008e65 	.word	0x08008e65
 8008e58:	08008e6d 	.word	0x08008e6d
 8008e5c:	08008e85 	.word	0x08008e85
 8008e60:	08008e9f 	.word	0x08008e9f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008e64:	2300      	movs	r3, #0
 8008e66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008e6a:	e028      	b.n	8008ebe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008e6c:	f107 0308 	add.w	r3, r7, #8
 8008e70:	4618      	mov	r0, r3
 8008e72:	f7ff ff2d 	bl	8008cd0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008e76:	6a3a      	ldr	r2, [r7, #32]
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008e82:	e01c      	b.n	8008ebe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008e84:	f107 0308 	add.w	r3, r7, #8
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f7ff ff21 	bl	8008cd0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e90:	b29a      	uxth	r2, r3
 8008e92:	683b      	ldr	r3, [r7, #0]
 8008e94:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8008e96:	2300      	movs	r3, #0
 8008e98:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008e9c:	e00f      	b.n	8008ebe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008e9e:	f107 0308 	add.w	r3, r7, #8
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f7ff ff14 	bl	8008cd0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eaa:	0a5a      	lsrs	r2, r3, #9
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008eb6:	e002      	b.n	8008ebe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008eb8:	2304      	movs	r3, #4
 8008eba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8008ebe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	3730      	adds	r7, #48	; 0x30
 8008ec6:	46bd      	mov	sp, r7
 8008ec8:	bd80      	pop	{r7, pc}
 8008eca:	bf00      	nop
 8008ecc:	2400000d 	.word	0x2400000d

08008ed0 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b084      	sub	sp, #16
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
 8008ed8:	460b      	mov	r3, r1
 8008eda:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8008edc:	f44f 701d 	mov.w	r0, #628	; 0x274
 8008ee0:	f005 fd28 	bl	800e934 <malloc>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d105      	bne.n	8008efa <USBD_MSC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8008ef6:	2302      	movs	r3, #2
 8008ef8:	e034      	b.n	8008f64 <USBD_MSC_Init+0x94>
  }

  pdev->pClassData = (void *)hmsc;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	7c1b      	ldrb	r3, [r3, #16]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d115      	bne.n	8008f36 <USBD_MSC_Init+0x66>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008f0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f0e:	2202      	movs	r2, #2
 8008f10:	2101      	movs	r1, #1
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f005 fb75 	bl	800e602 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8008f20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f24:	2202      	movs	r2, #2
 8008f26:	2181      	movs	r1, #129	; 0x81
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f005 fb6a 	bl	800e602 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2201      	movs	r2, #1
 8008f32:	871a      	strh	r2, [r3, #56]	; 0x38
 8008f34:	e012      	b.n	8008f5c <USBD_MSC_Init+0x8c>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSC_EPOUT_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8008f36:	2340      	movs	r3, #64	; 0x40
 8008f38:	2202      	movs	r2, #2
 8008f3a:	2101      	movs	r1, #1
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f005 fb60 	bl	800e602 <USBD_LL_OpenEP>
    pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2201      	movs	r2, #1
 8008f46:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSC_EPIN_ADDR, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8008f4a:	2340      	movs	r3, #64	; 0x40
 8008f4c:	2202      	movs	r2, #2
 8008f4e:	2181      	movs	r1, #129	; 0x81
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f005 fb56 	bl	800e602 <USBD_LL_OpenEP>
    pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 1U;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2201      	movs	r2, #1
 8008f5a:	871a      	strh	r2, [r3, #56]	; 0x38
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f000 f98e 	bl	800927e <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3710      	adds	r7, #16
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	b082      	sub	sp, #8
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	460b      	mov	r3, r1
 8008f76:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSC_EPOUT_ADDR);
 8008f78:	2101      	movs	r1, #1
 8008f7a:	6878      	ldr	r0, [r7, #4]
 8008f7c:	f005 fb67 	bl	800e64e <USBD_LL_CloseEP>
  pdev->ep_out[MSC_EPOUT_ADDR & 0xFU].is_used = 0U;
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2200      	movs	r2, #0
 8008f84:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSC_EPIN_ADDR);
 8008f88:	2181      	movs	r1, #129	; 0x81
 8008f8a:	6878      	ldr	r0, [r7, #4]
 8008f8c:	f005 fb5f 	bl	800e64e <USBD_LL_CloseEP>
  pdev->ep_in[MSC_EPIN_ADDR & 0xFU].is_used = 0U;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	871a      	strh	r2, [r3, #56]	; 0x38

  /* De-Init the BOT layer */
  MSC_BOT_DeInit(pdev);
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f000 f9c7 	bl	800932a <MSC_BOT_DeInit>

  /* Free MSC Class Resources */
  if (pdev->pClassData != NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d009      	beq.n	8008fba <USBD_MSC_DeInit+0x4e>
  {
    (void)USBD_free(pdev->pClassData);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fac:	4618      	mov	r0, r3
 8008fae:	f005 fcc9 	bl	800e944 <free>
    pdev->pClassData = NULL;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008fba:	2300      	movs	r3, #0
}
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	3708      	adds	r7, #8
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bd80      	pop	{r7, pc}

08008fc4 <USBD_MSC_Setup>:
* @param  pdev: device instance
* @param  req: USB request
* @retval status
*/
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b086      	sub	sp, #24
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fd4:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8008fd6:	2300      	movs	r3, #0
 8008fd8:	75fb      	strb	r3, [r7, #23]
  uint16_t status_info = 0U;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	81fb      	strh	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d04d      	beq.n	8009086 <USBD_MSC_Setup+0xc2>
 8008fea:	2b20      	cmp	r3, #32
 8008fec:	f040 80c6 	bne.w	800917c <USBD_MSC_Setup+0x1b8>
  {
    /* Class request */
  case USB_REQ_TYPE_CLASS:
    switch (req->bRequest)
 8008ff0:	683b      	ldr	r3, [r7, #0]
 8008ff2:	785b      	ldrb	r3, [r3, #1]
 8008ff4:	2bfe      	cmp	r3, #254	; 0xfe
 8008ff6:	d002      	beq.n	8008ffe <USBD_MSC_Setup+0x3a>
 8008ff8:	2bff      	cmp	r3, #255	; 0xff
 8008ffa:	d024      	beq.n	8009046 <USBD_MSC_Setup+0x82>
 8008ffc:	e03b      	b.n	8009076 <USBD_MSC_Setup+0xb2>
    {
    case BOT_GET_MAX_LUN:
      if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	885b      	ldrh	r3, [r3, #2]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d118      	bne.n	8009038 <USBD_MSC_Setup+0x74>
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	88db      	ldrh	r3, [r3, #6]
 800900a:	2b01      	cmp	r3, #1
 800900c:	d114      	bne.n	8009038 <USBD_MSC_Setup+0x74>
          ((req->bmRequest & 0x80U) == 0x80U))
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	b25b      	sxtb	r3, r3
      if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8009014:	2b00      	cmp	r3, #0
 8009016:	da0f      	bge.n	8009038 <USBD_MSC_Setup+0x74>
      {
        hmsc->max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData)->GetMaxLun();
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800901e:	699b      	ldr	r3, [r3, #24]
 8009020:	4798      	blx	r3
 8009022:	4603      	mov	r3, r0
 8009024:	461a      	mov	r2, r3
 8009026:	693b      	ldr	r3, [r7, #16]
 8009028:	601a      	str	r2, [r3, #0]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	2201      	movs	r2, #1
 800902e:	4619      	mov	r1, r3
 8009030:	6878      	ldr	r0, [r7, #4]
 8009032:	f002 fc58 	bl	800b8e6 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8009036:	e025      	b.n	8009084 <USBD_MSC_Setup+0xc0>
        USBD_CtlError(pdev, req);
 8009038:	6839      	ldr	r1, [r7, #0]
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f002 fbe2 	bl	800b804 <USBD_CtlError>
        ret = USBD_FAIL;
 8009040:	2303      	movs	r3, #3
 8009042:	75fb      	strb	r3, [r7, #23]
      break;
 8009044:	e01e      	b.n	8009084 <USBD_MSC_Setup+0xc0>

    case BOT_RESET :
      if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	885b      	ldrh	r3, [r3, #2]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d10c      	bne.n	8009068 <USBD_MSC_Setup+0xa4>
 800904e:	683b      	ldr	r3, [r7, #0]
 8009050:	88db      	ldrh	r3, [r3, #6]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d108      	bne.n	8009068 <USBD_MSC_Setup+0xa4>
          ((req->bmRequest & 0x80U) != 0x80U))
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	781b      	ldrb	r3, [r3, #0]
 800905a:	b25b      	sxtb	r3, r3
      if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 800905c:	2b00      	cmp	r3, #0
 800905e:	db03      	blt.n	8009068 <USBD_MSC_Setup+0xa4>
      {
        MSC_BOT_Reset(pdev);
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f000 f940 	bl	80092e6 <MSC_BOT_Reset>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8009066:	e00d      	b.n	8009084 <USBD_MSC_Setup+0xc0>
        USBD_CtlError(pdev, req);
 8009068:	6839      	ldr	r1, [r7, #0]
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f002 fbca 	bl	800b804 <USBD_CtlError>
        ret = USBD_FAIL;
 8009070:	2303      	movs	r3, #3
 8009072:	75fb      	strb	r3, [r7, #23]
      break;
 8009074:	e006      	b.n	8009084 <USBD_MSC_Setup+0xc0>

    default:
      USBD_CtlError(pdev, req);
 8009076:	6839      	ldr	r1, [r7, #0]
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f002 fbc3 	bl	800b804 <USBD_CtlError>
      ret = USBD_FAIL;
 800907e:	2303      	movs	r3, #3
 8009080:	75fb      	strb	r3, [r7, #23]
      break;
 8009082:	bf00      	nop
    }
    break;
 8009084:	e081      	b.n	800918a <USBD_MSC_Setup+0x1c6>
    /* Interface & Endpoint request */
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	785b      	ldrb	r3, [r3, #1]
 800908a:	2b0b      	cmp	r3, #11
 800908c:	d86d      	bhi.n	800916a <USBD_MSC_Setup+0x1a6>
 800908e:	a201      	add	r2, pc, #4	; (adr r2, 8009094 <USBD_MSC_Setup+0xd0>)
 8009090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009094:	080090c5 	.word	0x080090c5
 8009098:	0800913b 	.word	0x0800913b
 800909c:	0800916b 	.word	0x0800916b
 80090a0:	0800916b 	.word	0x0800916b
 80090a4:	0800916b 	.word	0x0800916b
 80090a8:	0800916b 	.word	0x0800916b
 80090ac:	0800916b 	.word	0x0800916b
 80090b0:	0800916b 	.word	0x0800916b
 80090b4:	0800916b 	.word	0x0800916b
 80090b8:	0800916b 	.word	0x0800916b
 80090bc:	080090ed 	.word	0x080090ed
 80090c0:	08009115 	.word	0x08009115
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090ca:	2b03      	cmp	r3, #3
 80090cc:	d107      	bne.n	80090de <USBD_MSC_Setup+0x11a>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80090ce:	f107 030e 	add.w	r3, r7, #14
 80090d2:	2202      	movs	r2, #2
 80090d4:	4619      	mov	r1, r3
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f002 fc05 	bl	800b8e6 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80090dc:	e04d      	b.n	800917a <USBD_MSC_Setup+0x1b6>
        USBD_CtlError(pdev, req);
 80090de:	6839      	ldr	r1, [r7, #0]
 80090e0:	6878      	ldr	r0, [r7, #4]
 80090e2:	f002 fb8f 	bl	800b804 <USBD_CtlError>
        ret = USBD_FAIL;
 80090e6:	2303      	movs	r3, #3
 80090e8:	75fb      	strb	r3, [r7, #23]
      break;
 80090ea:	e046      	b.n	800917a <USBD_MSC_Setup+0x1b6>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090f2:	2b03      	cmp	r3, #3
 80090f4:	d107      	bne.n	8009106 <USBD_MSC_Setup+0x142>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 80090f6:	693b      	ldr	r3, [r7, #16]
 80090f8:	3304      	adds	r3, #4
 80090fa:	2201      	movs	r2, #1
 80090fc:	4619      	mov	r1, r3
 80090fe:	6878      	ldr	r0, [r7, #4]
 8009100:	f002 fbf1 	bl	800b8e6 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 8009104:	e039      	b.n	800917a <USBD_MSC_Setup+0x1b6>
        USBD_CtlError(pdev, req);
 8009106:	6839      	ldr	r1, [r7, #0]
 8009108:	6878      	ldr	r0, [r7, #4]
 800910a:	f002 fb7b 	bl	800b804 <USBD_CtlError>
        ret = USBD_FAIL;
 800910e:	2303      	movs	r3, #3
 8009110:	75fb      	strb	r3, [r7, #23]
      break;
 8009112:	e032      	b.n	800917a <USBD_MSC_Setup+0x1b6>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800911a:	2b03      	cmp	r3, #3
 800911c:	d106      	bne.n	800912c <USBD_MSC_Setup+0x168>
      {
        hmsc->interface = (uint8_t)(req->wValue);
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	885b      	ldrh	r3, [r3, #2]
 8009122:	b2db      	uxtb	r3, r3
 8009124:	461a      	mov	r2, r3
 8009126:	693b      	ldr	r3, [r7, #16]
 8009128:	605a      	str	r2, [r3, #4]
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800912a:	e026      	b.n	800917a <USBD_MSC_Setup+0x1b6>
        USBD_CtlError(pdev, req);
 800912c:	6839      	ldr	r1, [r7, #0]
 800912e:	6878      	ldr	r0, [r7, #4]
 8009130:	f002 fb68 	bl	800b804 <USBD_CtlError>
        ret = USBD_FAIL;
 8009134:	2303      	movs	r3, #3
 8009136:	75fb      	strb	r3, [r7, #23]
      break;
 8009138:	e01f      	b.n	800917a <USBD_MSC_Setup+0x1b6>

    case USB_REQ_CLEAR_FEATURE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009140:	2b03      	cmp	r3, #3
 8009142:	d119      	bne.n	8009178 <USBD_MSC_Setup+0x1b4>
      {
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	885b      	ldrh	r3, [r3, #2]
 8009148:	2b00      	cmp	r3, #0
 800914a:	d115      	bne.n	8009178 <USBD_MSC_Setup+0x1b4>
        {
          /* Flush the FIFO */
          (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	889b      	ldrh	r3, [r3, #4]
 8009150:	b2db      	uxtb	r3, r3
 8009152:	4619      	mov	r1, r3
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f005 fa99 	bl	800e68c <USBD_LL_FlushEP>

          /* Handle BOT error */
          MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	889b      	ldrh	r3, [r3, #4]
 800915e:	b2db      	uxtb	r3, r3
 8009160:	4619      	mov	r1, r3
 8009162:	6878      	ldr	r0, [r7, #4]
 8009164:	f000 fa5a 	bl	800961c <MSC_BOT_CplClrFeature>
        }
      }
      break;
 8009168:	e006      	b.n	8009178 <USBD_MSC_Setup+0x1b4>

    default:
      USBD_CtlError(pdev, req);
 800916a:	6839      	ldr	r1, [r7, #0]
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f002 fb49 	bl	800b804 <USBD_CtlError>
      ret = USBD_FAIL;
 8009172:	2303      	movs	r3, #3
 8009174:	75fb      	strb	r3, [r7, #23]
      break;
 8009176:	e000      	b.n	800917a <USBD_MSC_Setup+0x1b6>
      break;
 8009178:	bf00      	nop
    }
    break;
 800917a:	e006      	b.n	800918a <USBD_MSC_Setup+0x1c6>

  default:
    USBD_CtlError(pdev, req);
 800917c:	6839      	ldr	r1, [r7, #0]
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f002 fb40 	bl	800b804 <USBD_CtlError>
    ret = USBD_FAIL;
 8009184:	2303      	movs	r3, #3
 8009186:	75fb      	strb	r3, [r7, #23]
    break;
 8009188:	bf00      	nop
  }

  return (uint8_t)ret;
 800918a:	7dfb      	ldrb	r3, [r7, #23]
}
 800918c:	4618      	mov	r0, r3
 800918e:	3718      	adds	r7, #24
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}

08009194 <USBD_MSC_DataIn>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009194:	b580      	push	{r7, lr}
 8009196:	b082      	sub	sp, #8
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
 800919c:	460b      	mov	r3, r1
 800919e:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 80091a0:	78fb      	ldrb	r3, [r7, #3]
 80091a2:	4619      	mov	r1, r3
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 f8d1 	bl	800934c <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 80091aa:	2300      	movs	r3, #0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3708      	adds	r7, #8
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <USBD_MSC_DataOut>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b082      	sub	sp, #8
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
 80091bc:	460b      	mov	r3, r1
 80091be:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 80091c0:	78fb      	ldrb	r3, [r7, #3]
 80091c2:	4619      	mov	r1, r3
 80091c4:	6878      	ldr	r0, [r7, #4]
 80091c6:	f000 f8f2 	bl	80093ae <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 80091ca:	2300      	movs	r3, #0
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	3708      	adds	r7, #8
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}

080091d4 <USBD_MSC_GetHSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgHSDesc);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2220      	movs	r2, #32
 80091e0:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgHSDesc;
 80091e2:	4b03      	ldr	r3, [pc, #12]	; (80091f0 <USBD_MSC_GetHSCfgDesc+0x1c>)
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	370c      	adds	r7, #12
 80091e8:	46bd      	mov	sp, r7
 80091ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ee:	4770      	bx	lr
 80091f0:	24000048 	.word	0x24000048

080091f4 <USBD_MSC_GetFSCfgDesc>:
*         return configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b083      	sub	sp, #12
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_CfgFSDesc);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2220      	movs	r2, #32
 8009200:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_CfgFSDesc;
 8009202:	4b03      	ldr	r3, [pc, #12]	; (8009210 <USBD_MSC_GetFSCfgDesc+0x1c>)
}
 8009204:	4618      	mov	r0, r3
 8009206:	370c      	adds	r7, #12
 8009208:	46bd      	mov	sp, r7
 800920a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920e:	4770      	bx	lr
 8009210:	24000068 	.word	0x24000068

08009214 <USBD_MSC_GetOtherSpeedCfgDesc>:
*         return other speed configuration descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009214:	b480      	push	{r7}
 8009216:	b083      	sub	sp, #12
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_OtherSpeedCfgDesc);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2220      	movs	r2, #32
 8009220:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_OtherSpeedCfgDesc;
 8009222:	4b03      	ldr	r3, [pc, #12]	; (8009230 <USBD_MSC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009224:	4618      	mov	r0, r3
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr
 8009230:	24000088 	.word	0x24000088

08009234 <USBD_MSC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009234:	b480      	push	{r7}
 8009236:	b083      	sub	sp, #12
 8009238:	af00      	add	r7, sp, #0
 800923a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	220a      	movs	r2, #10
 8009240:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8009242:	4b03      	ldr	r3, [pc, #12]	; (8009250 <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009244:	4618      	mov	r0, r3
 8009246:	370c      	adds	r7, #12
 8009248:	46bd      	mov	sp, r7
 800924a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800924e:	4770      	bx	lr
 8009250:	240000a8 	.word	0x240000a8

08009254 <USBD_MSC_RegisterStorage>:
* @brief  USBD_MSC_RegisterStorage
* @param  fops: storage callback
* @retval status
*/
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8009254:	b480      	push	{r7}
 8009256:	b083      	sub	sp, #12
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
 800925c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d101      	bne.n	8009268 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009264:	2303      	movs	r3, #3
 8009266:	e004      	b.n	8009272 <USBD_MSC_RegisterStorage+0x1e>
  }

  pdev->pUserData = fops;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	683a      	ldr	r2, [r7, #0]
 800926c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	370c      	adds	r7, #12
 8009276:	46bd      	mov	sp, r7
 8009278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927c:	4770      	bx	lr

0800927e <MSC_BOT_Init>:
*         Initialize the BOT Process
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b084      	sub	sp, #16
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800928c:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state = USBD_BOT_IDLE;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	2200      	movs	r2, #0
 8009292:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2200      	movs	r2, #0
 8009298:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	2200      	movs	r2, #0
 800929e:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
  hmsc->scsi_sense_head = 0U;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2200      	movs	r2, #0
 80092ae:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData)->Init(0U);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	2000      	movs	r0, #0
 80092bc:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSC_EPOUT_ADDR);
 80092be:	2101      	movs	r1, #1
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f005 f9e3 	bl	800e68c <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSC_EPIN_ADDR);
 80092c6:	2181      	movs	r1, #129	; 0x81
 80092c8:	6878      	ldr	r0, [r7, #4]
 80092ca:	f005 f9df 	bl	800e68c <USBD_LL_FlushEP>

  /* Prapare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	f503 7204 	add.w	r2, r3, #528	; 0x210
 80092d4:	231f      	movs	r3, #31
 80092d6:	2101      	movs	r1, #1
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f005 faa0 	bl	800e81e <USBD_LL_PrepareReceive>
                               USBD_BOT_CBW_LENGTH);
}
 80092de:	bf00      	nop
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}

080092e6 <MSC_BOT_Reset>:
*         Reset the BOT Machine
* @param  pdev: device instance
* @retval  None
*/
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 80092e6:	b580      	push	{r7, lr}
 80092e8:	b084      	sub	sp, #16
 80092ea:	af00      	add	r7, sp, #0
 80092ec:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80092f4:	60fb      	str	r3, [r7, #12]

  hmsc->bot_state  = USBD_BOT_IDLE;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2200      	movs	r2, #0
 80092fa:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2201      	movs	r2, #1
 8009300:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSC_EPIN_ADDR);
 8009302:	2181      	movs	r1, #129	; 0x81
 8009304:	6878      	ldr	r0, [r7, #4]
 8009306:	f005 f9ff 	bl	800e708 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSC_EPOUT_ADDR);
 800930a:	2101      	movs	r1, #1
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f005 f9fb 	bl	800e708 <USBD_LL_ClearStallEP>

  /* Prapare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f503 7204 	add.w	r2, r3, #528	; 0x210
 8009318:	231f      	movs	r3, #31
 800931a:	2101      	movs	r1, #1
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f005 fa7e 	bl	800e81e <USBD_LL_PrepareReceive>
                               USBD_BOT_CBW_LENGTH);
}
 8009322:	bf00      	nop
 8009324:	3710      	adds	r7, #16
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}

0800932a <MSC_BOT_DeInit>:
*         Deinitialize the BOT Machine
* @param  pdev: device instance
* @retval None
*/
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 800932a:	b480      	push	{r7}
 800932c:	b085      	sub	sp, #20
 800932e:	af00      	add	r7, sp, #0
 8009330:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009338:	60fb      	str	r3, [r7, #12]
  hmsc->bot_state = USBD_BOT_IDLE;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	2200      	movs	r2, #0
 800933e:	721a      	strb	r2, [r3, #8]
}
 8009340:	bf00      	nop
 8009342:	3714      	adds	r7, #20
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <MSC_BOT_DataIn>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b084      	sub	sp, #16
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	460b      	mov	r3, r1
 8009356:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800935e:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	7a1b      	ldrb	r3, [r3, #8]
 8009364:	2b02      	cmp	r3, #2
 8009366:	d004      	beq.n	8009372 <MSC_BOT_DataIn+0x26>
 8009368:	2b02      	cmp	r3, #2
 800936a:	db19      	blt.n	80093a0 <MSC_BOT_DataIn+0x54>
 800936c:	2b04      	cmp	r3, #4
 800936e:	dc17      	bgt.n	80093a0 <MSC_BOT_DataIn+0x54>
 8009370:	e011      	b.n	8009396 <MSC_BOT_DataIn+0x4a>
  {
  case USBD_BOT_DATA_IN:
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800937e:	461a      	mov	r2, r3
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f000 f973 	bl	800966c <SCSI_ProcessCmd>
 8009386:	4603      	mov	r3, r0
 8009388:	2b00      	cmp	r3, #0
 800938a:	da0b      	bge.n	80093a4 <MSC_BOT_DataIn+0x58>
    {
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800938c:	2101      	movs	r1, #1
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f000 f8ea 	bl	8009568 <MSC_BOT_SendCSW>
    }
    break;
 8009394:	e006      	b.n	80093a4 <MSC_BOT_DataIn+0x58>

  case USBD_BOT_SEND_DATA:
  case USBD_BOT_LAST_DATA_IN:
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8009396:	2100      	movs	r1, #0
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 f8e5 	bl	8009568 <MSC_BOT_SendCSW>
    break;
 800939e:	e002      	b.n	80093a6 <MSC_BOT_DataIn+0x5a>

  default:
    break;
 80093a0:	bf00      	nop
 80093a2:	e000      	b.n	80093a6 <MSC_BOT_DataIn+0x5a>
    break;
 80093a4:	bf00      	nop
  }
}
 80093a6:	bf00      	nop
 80093a8:	3710      	adds	r7, #16
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}

080093ae <MSC_BOT_DataOut>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval None
*/
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80093ae:	b580      	push	{r7, lr}
 80093b0:	b084      	sub	sp, #16
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	6078      	str	r0, [r7, #4]
 80093b6:	460b      	mov	r3, r1
 80093b8:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80093c0:	60fb      	str	r3, [r7, #12]

  switch (hmsc->bot_state)
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	7a1b      	ldrb	r3, [r3, #8]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d002      	beq.n	80093d0 <MSC_BOT_DataOut+0x22>
 80093ca:	2b01      	cmp	r3, #1
 80093cc:	d004      	beq.n	80093d8 <MSC_BOT_DataOut+0x2a>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 80093ce:	e015      	b.n	80093fc <MSC_BOT_DataOut+0x4e>
      MSC_BOT_CBW_Decode(pdev);
 80093d0:	6878      	ldr	r0, [r7, #4]
 80093d2:	f000 f817 	bl	8009404 <MSC_BOT_CBW_Decode>
      break;
 80093d6:	e011      	b.n	80093fc <MSC_BOT_DataOut+0x4e>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	f203 231f 	addw	r3, r3, #543	; 0x21f
 80093e4:	461a      	mov	r2, r3
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 f940 	bl	800966c <SCSI_ProcessCmd>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	da03      	bge.n	80093fa <MSC_BOT_DataOut+0x4c>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80093f2:	2101      	movs	r1, #1
 80093f4:	6878      	ldr	r0, [r7, #4]
 80093f6:	f000 f8b7 	bl	8009568 <MSC_BOT_SendCSW>
      break;
 80093fa:	bf00      	nop
  }
}
 80093fc:	bf00      	nop
 80093fe:	3710      	adds	r7, #16
 8009400:	46bd      	mov	sp, r7
 8009402:	bd80      	pop	{r7, pc}

08009404 <MSC_BOT_CBW_Decode>:
*         Decode the CBW command and set the BOT state machine accordingly
* @param  pdev: device instance
* @retval None
*/
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8009404:	b580      	push	{r7, lr}
 8009406:	b084      	sub	sp, #16
 8009408:	af00      	add	r7, sp, #0
 800940a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009412:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 800942c:	2101      	movs	r1, #1
 800942e:	6878      	ldr	r0, [r7, #4]
 8009430:	f005 fa16 	bl	800e860 <USBD_LL_GetRxDataSize>
 8009434:	4603      	mov	r3, r0
 8009436:	2b1f      	cmp	r3, #31
 8009438:	d114      	bne.n	8009464 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSC_EPOUT_ADDR) != USBD_BOT_CBW_LENGTH) ||
 8009440:	4a32      	ldr	r2, [pc, #200]	; (800950c <MSC_BOT_CBW_Decode+0x108>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d10e      	bne.n	8009464 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	f893 321d 	ldrb.w	r3, [r3, #541]	; 0x21d
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 800944c:	2b01      	cmp	r3, #1
 800944e:	d809      	bhi.n	8009464 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
 8009456:	2b00      	cmp	r3, #0
 8009458:	d004      	beq.n	8009464 <MSC_BOT_CBW_Decode+0x60>
      (hmsc->cbw.bCBLength > 16U))
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f893 321e 	ldrb.w	r3, [r3, #542]	; 0x21e
      (hmsc->cbw.bLUN > 1U) || (hmsc->cbw.bCBLength < 1U) ||
 8009460:	2b10      	cmp	r3, #16
 8009462:	d90e      	bls.n	8009482 <MSC_BOT_CBW_Decode+0x7e>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800946a:	2320      	movs	r3, #32
 800946c:	2205      	movs	r2, #5
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f000 fcc9 	bl	8009e06 <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2202      	movs	r2, #2
 8009478:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 800947a:	6878      	ldr	r0, [r7, #4]
 800947c:	f000 f8a0 	bl	80095c0 <MSC_BOT_Abort>
 8009480:	e041      	b.n	8009506 <MSC_BOT_CBW_Decode+0x102>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f203 231f 	addw	r3, r3, #543	; 0x21f
 800948e:	461a      	mov	r2, r3
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 f8eb 	bl	800966c <SCSI_ProcessCmd>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	da0c      	bge.n	80094b6 <MSC_BOT_CBW_Decode+0xb2>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	7a1b      	ldrb	r3, [r3, #8]
 80094a0:	2b05      	cmp	r3, #5
 80094a2:	d104      	bne.n	80094ae <MSC_BOT_CBW_Decode+0xaa>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 80094a4:	2101      	movs	r1, #1
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f000 f85e 	bl	8009568 <MSC_BOT_SendCSW>
 80094ac:	e02b      	b.n	8009506 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f000 f886 	bl	80095c0 <MSC_BOT_Abort>
 80094b4:	e027      	b.n	8009506 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	7a1b      	ldrb	r3, [r3, #8]
 80094ba:	2b02      	cmp	r3, #2
 80094bc:	d022      	beq.n	8009504 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 80094c2:	2b01      	cmp	r3, #1
 80094c4:	d01e      	beq.n	8009504 <MSC_BOT_CBW_Decode+0x100>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 80094ca:	2b03      	cmp	r3, #3
 80094cc:	d01a      	beq.n	8009504 <MSC_BOT_CBW_Decode+0x100>
    {
      if (hmsc->bot_data_length > 0U)
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	68db      	ldr	r3, [r3, #12]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d009      	beq.n	80094ea <MSC_BOT_CBW_Decode+0xe6>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	f103 0110 	add.w	r1, r3, #16
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	68db      	ldr	r3, [r3, #12]
 80094e0:	461a      	mov	r2, r3
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f000 f814 	bl	8009510 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 80094e8:	e00d      	b.n	8009506 <MSC_BOT_CBW_Decode+0x102>
      }
      else if (hmsc->bot_data_length == 0U)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	68db      	ldr	r3, [r3, #12]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d104      	bne.n	80094fc <MSC_BOT_CBW_Decode+0xf8>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80094f2:	2100      	movs	r1, #0
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f000 f837 	bl	8009568 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 80094fa:	e004      	b.n	8009506 <MSC_BOT_CBW_Decode+0x102>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f000 f85f 	bl	80095c0 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8009502:	e000      	b.n	8009506 <MSC_BOT_CBW_Decode+0x102>
      }
    }
    else
    {
      return;
 8009504:	bf00      	nop
    }
  }
}
 8009506:	3710      	adds	r7, #16
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}
 800950c:	43425355 	.word	0x43425355

08009510 <MSC_BOT_SendData>:
* @param  buf: pointer to data buffer
* @param  len: Data Length
* @retval None
*/
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b086      	sub	sp, #24
 8009514:	af00      	add	r7, sp, #0
 8009516:	60f8      	str	r0, [r7, #12]
 8009518:	60b9      	str	r1, [r7, #8]
 800951a:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009522:	617b      	str	r3, [r7, #20]

  uint32_t length = MIN(hmsc->cbw.dDataLength, len);
 8009524:	697b      	ldr	r3, [r7, #20]
 8009526:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800952a:	687a      	ldr	r2, [r7, #4]
 800952c:	4293      	cmp	r3, r2
 800952e:	bf28      	it	cs
 8009530:	4613      	movcs	r3, r2
 8009532:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8009534:	697b      	ldr	r3, [r7, #20]
 8009536:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	1ad2      	subs	r2, r2, r3
 800953e:	697b      	ldr	r3, [r7, #20]
 8009540:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8009544:	697b      	ldr	r3, [r7, #20]
 8009546:	2200      	movs	r2, #0
 8009548:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	2204      	movs	r2, #4
 8009550:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, pbuf, length);
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	68ba      	ldr	r2, [r7, #8]
 8009556:	2181      	movs	r1, #129	; 0x81
 8009558:	68f8      	ldr	r0, [r7, #12]
 800955a:	f005 f93f 	bl	800e7dc <USBD_LL_Transmit>
}
 800955e:	bf00      	nop
 8009560:	3718      	adds	r7, #24
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
	...

08009568 <MSC_BOT_SendCSW>:
* @param  pdev: device instance
* @param  status : CSW status
* @retval None
*/
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 8009568:	b580      	push	{r7, lr}
 800956a:	b084      	sub	sp, #16
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	460b      	mov	r3, r1
 8009572:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800957a:	60fb      	str	r3, [r7, #12]

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	4a0f      	ldr	r2, [pc, #60]	; (80095bc <MSC_BOT_SendCSW+0x54>)
 8009580:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230
  hmsc->csw.bStatus = CSW_Status;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	78fa      	ldrb	r2, [r7, #3]
 8009588:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	2200      	movs	r2, #0
 8009590:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, (uint8_t *)&hmsc->csw,
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f503 720c 	add.w	r2, r3, #560	; 0x230
 8009598:	230d      	movs	r3, #13
 800959a:	2181      	movs	r1, #129	; 0x81
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f005 f91d 	bl	800e7dc <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, (uint8_t *)&hmsc->cbw,
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	f503 7204 	add.w	r2, r3, #528	; 0x210
 80095a8:	231f      	movs	r3, #31
 80095aa:	2101      	movs	r1, #1
 80095ac:	6878      	ldr	r0, [r7, #4]
 80095ae:	f005 f936 	bl	800e81e <USBD_LL_PrepareReceive>
                               USBD_BOT_CBW_LENGTH);
}
 80095b2:	bf00      	nop
 80095b4:	3710      	adds	r7, #16
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}
 80095ba:	bf00      	nop
 80095bc:	53425355 	.word	0x53425355

080095c0 <MSC_BOT_Abort>:
* @param  pdev: device instance
* @retval status
*/

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b084      	sub	sp, #16
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80095ce:	60fb      	str	r3, [r7, #12]

  if ((hmsc->cbw.bmFlags == 0U) &&
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d10c      	bne.n	80095f4 <MSC_BOT_Abort+0x34>
      (hmsc->cbw.dDataLength != 0U) &&
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d007      	beq.n	80095f4 <MSC_BOT_Abort+0x34>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d103      	bne.n	80095f4 <MSC_BOT_Abort+0x34>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 80095ec:	2101      	movs	r1, #1
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f005 f86b 	bl	800e6ca <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 80095f4:	2181      	movs	r1, #129	; 0x81
 80095f6:	6878      	ldr	r0, [r7, #4]
 80095f8:	f005 f867 	bl	800e6ca <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	7a5b      	ldrb	r3, [r3, #9]
 8009600:	2b02      	cmp	r3, #2
 8009602:	d107      	bne.n	8009614 <MSC_BOT_Abort+0x54>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8009604:	2181      	movs	r1, #129	; 0x81
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f005 f85f 	bl	800e6ca <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 800960c:	2101      	movs	r1, #1
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f005 f85b 	bl	800e6ca <USBD_LL_StallEP>
  }
}
 8009614:	bf00      	nop
 8009616:	3710      	adds	r7, #16
 8009618:	46bd      	mov	sp, r7
 800961a:	bd80      	pop	{r7, pc}

0800961c <MSC_BOT_CplClrFeature>:
* @param  epnum: endpoint index
* @retval None
*/

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800961c:	b580      	push	{r7, lr}
 800961e:	b084      	sub	sp, #16
 8009620:	af00      	add	r7, sp, #0
 8009622:	6078      	str	r0, [r7, #4]
 8009624:	460b      	mov	r3, r1
 8009626:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800962e:	60fb      	str	r3, [r7, #12]

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	7a5b      	ldrb	r3, [r3, #9]
 8009634:	2b02      	cmp	r3, #2
 8009636:	d108      	bne.n	800964a <MSC_BOT_CplClrFeature+0x2e>
  {
    (void)USBD_LL_StallEP(pdev, MSC_EPIN_ADDR);
 8009638:	2181      	movs	r1, #129	; 0x81
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f005 f845 	bl	800e6ca <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSC_EPOUT_ADDR);
 8009640:	2101      	movs	r1, #1
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f005 f841 	bl	800e6ca <USBD_LL_StallEP>
 8009648:	e00d      	b.n	8009666 <MSC_BOT_CplClrFeature+0x4a>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 800964a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800964e:	2b00      	cmp	r3, #0
 8009650:	da08      	bge.n	8009664 <MSC_BOT_CplClrFeature+0x48>
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	7a5b      	ldrb	r3, [r3, #9]
 8009656:	2b01      	cmp	r3, #1
 8009658:	d004      	beq.n	8009664 <MSC_BOT_CplClrFeature+0x48>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 800965a:	2101      	movs	r1, #1
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f7ff ff83 	bl	8009568 <MSC_BOT_SendCSW>
 8009662:	e000      	b.n	8009666 <MSC_BOT_CplClrFeature+0x4a>
  }
  else
  {
    return;
 8009664:	bf00      	nop
  }
}
 8009666:	3710      	adds	r7, #16
 8009668:	46bd      	mov	sp, r7
 800966a:	bd80      	pop	{r7, pc}

0800966c <SCSI_ProcessCmd>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b086      	sub	sp, #24
 8009670:	af00      	add	r7, sp, #0
 8009672:	60f8      	str	r0, [r7, #12]
 8009674:	460b      	mov	r3, r1
 8009676:	607a      	str	r2, [r7, #4]
 8009678:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009680:	613b      	str	r3, [r7, #16]

  switch (cmd[0])
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	781b      	ldrb	r3, [r3, #0]
 8009686:	2b25      	cmp	r3, #37	; 0x25
 8009688:	d06e      	beq.n	8009768 <SCSI_ProcessCmd+0xfc>
 800968a:	2b25      	cmp	r3, #37	; 0x25
 800968c:	dc11      	bgt.n	80096b2 <SCSI_ProcessCmd+0x46>
 800968e:	2b1a      	cmp	r3, #26
 8009690:	d04f      	beq.n	8009732 <SCSI_ProcessCmd+0xc6>
 8009692:	2b1a      	cmp	r3, #26
 8009694:	dc06      	bgt.n	80096a4 <SCSI_ProcessCmd+0x38>
 8009696:	2b03      	cmp	r3, #3
 8009698:	d027      	beq.n	80096ea <SCSI_ProcessCmd+0x7e>
 800969a:	2b12      	cmp	r3, #18
 800969c:	d02e      	beq.n	80096fc <SCSI_ProcessCmd+0x90>
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d01a      	beq.n	80096d8 <SCSI_ProcessCmd+0x6c>
 80096a2:	e0a0      	b.n	80097e6 <SCSI_ProcessCmd+0x17a>
 80096a4:	2b1e      	cmp	r3, #30
 80096a6:	d03b      	beq.n	8009720 <SCSI_ProcessCmd+0xb4>
 80096a8:	2b23      	cmp	r3, #35	; 0x23
 80096aa:	d054      	beq.n	8009756 <SCSI_ProcessCmd+0xea>
 80096ac:	2b1b      	cmp	r3, #27
 80096ae:	d02e      	beq.n	800970e <SCSI_ProcessCmd+0xa2>
 80096b0:	e099      	b.n	80097e6 <SCSI_ProcessCmd+0x17a>
 80096b2:	2b5a      	cmp	r3, #90	; 0x5a
 80096b4:	d046      	beq.n	8009744 <SCSI_ProcessCmd+0xd8>
 80096b6:	2b5a      	cmp	r3, #90	; 0x5a
 80096b8:	dc07      	bgt.n	80096ca <SCSI_ProcessCmd+0x5e>
 80096ba:	2b2a      	cmp	r3, #42	; 0x2a
 80096bc:	d078      	beq.n	80097b0 <SCSI_ProcessCmd+0x144>
 80096be:	2b2f      	cmp	r3, #47	; 0x2f
 80096c0:	f000 8088 	beq.w	80097d4 <SCSI_ProcessCmd+0x168>
 80096c4:	2b28      	cmp	r3, #40	; 0x28
 80096c6:	d061      	beq.n	800978c <SCSI_ProcessCmd+0x120>
 80096c8:	e08d      	b.n	80097e6 <SCSI_ProcessCmd+0x17a>
 80096ca:	2ba8      	cmp	r3, #168	; 0xa8
 80096cc:	d067      	beq.n	800979e <SCSI_ProcessCmd+0x132>
 80096ce:	2baa      	cmp	r3, #170	; 0xaa
 80096d0:	d077      	beq.n	80097c2 <SCSI_ProcessCmd+0x156>
 80096d2:	2b9e      	cmp	r3, #158	; 0x9e
 80096d4:	d051      	beq.n	800977a <SCSI_ProcessCmd+0x10e>
 80096d6:	e086      	b.n	80097e6 <SCSI_ProcessCmd+0x17a>
  {
  case SCSI_TEST_UNIT_READY:
    ret = SCSI_TestUnitReady(pdev, lun, cmd);
 80096d8:	7afb      	ldrb	r3, [r7, #11]
 80096da:	687a      	ldr	r2, [r7, #4]
 80096dc:	4619      	mov	r1, r3
 80096de:	68f8      	ldr	r0, [r7, #12]
 80096e0:	f000 f893 	bl	800980a <SCSI_TestUnitReady>
 80096e4:	4603      	mov	r3, r0
 80096e6:	75fb      	strb	r3, [r7, #23]
    break;
 80096e8:	e089      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_REQUEST_SENSE:
    ret = SCSI_RequestSense(pdev, lun, cmd);
 80096ea:	7afb      	ldrb	r3, [r7, #11]
 80096ec:	687a      	ldr	r2, [r7, #4]
 80096ee:	4619      	mov	r1, r3
 80096f0:	68f8      	ldr	r0, [r7, #12]
 80096f2:	f000 fb0f 	bl	8009d14 <SCSI_RequestSense>
 80096f6:	4603      	mov	r3, r0
 80096f8:	75fb      	strb	r3, [r7, #23]
    break;
 80096fa:	e080      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_INQUIRY:
    ret = SCSI_Inquiry(pdev, lun, cmd);
 80096fc:	7afb      	ldrb	r3, [r7, #11]
 80096fe:	687a      	ldr	r2, [r7, #4]
 8009700:	4619      	mov	r1, r3
 8009702:	68f8      	ldr	r0, [r7, #12]
 8009704:	f000 f8cc 	bl	80098a0 <SCSI_Inquiry>
 8009708:	4603      	mov	r3, r0
 800970a:	75fb      	strb	r3, [r7, #23]
    break;
 800970c:	e077      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_START_STOP_UNIT:
    ret = SCSI_StartStopUnit(pdev, lun, cmd);
 800970e:	7afb      	ldrb	r3, [r7, #11]
 8009710:	687a      	ldr	r2, [r7, #4]
 8009712:	4619      	mov	r1, r3
 8009714:	68f8      	ldr	r0, [r7, #12]
 8009716:	f000 fbb9 	bl	8009e8c <SCSI_StartStopUnit>
 800971a:	4603      	mov	r3, r0
 800971c:	75fb      	strb	r3, [r7, #23]
    break;
 800971e:	e06e      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_ALLOW_MEDIUM_REMOVAL:
    ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 8009720:	7afb      	ldrb	r3, [r7, #11]
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	4619      	mov	r1, r3
 8009726:	68f8      	ldr	r0, [r7, #12]
 8009728:	f000 fbfb 	bl	8009f22 <SCSI_AllowPreventRemovable>
 800972c:	4603      	mov	r3, r0
 800972e:	75fb      	strb	r3, [r7, #23]
    break;
 8009730:	e065      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_MODE_SENSE6:
    ret = SCSI_ModeSense6(pdev, lun, cmd);
 8009732:	7afb      	ldrb	r3, [r7, #11]
 8009734:	687a      	ldr	r2, [r7, #4]
 8009736:	4619      	mov	r1, r3
 8009738:	68f8      	ldr	r0, [r7, #12]
 800973a:	f000 fa9f 	bl	8009c7c <SCSI_ModeSense6>
 800973e:	4603      	mov	r3, r0
 8009740:	75fb      	strb	r3, [r7, #23]
    break;
 8009742:	e05c      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_MODE_SENSE10:
    ret = SCSI_ModeSense10(pdev, lun, cmd);
 8009744:	7afb      	ldrb	r3, [r7, #11]
 8009746:	687a      	ldr	r2, [r7, #4]
 8009748:	4619      	mov	r1, r3
 800974a:	68f8      	ldr	r0, [r7, #12]
 800974c:	f000 fabc 	bl	8009cc8 <SCSI_ModeSense10>
 8009750:	4603      	mov	r3, r0
 8009752:	75fb      	strb	r3, [r7, #23]
    break;
 8009754:	e053      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_READ_FORMAT_CAPACITIES:
    ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8009756:	7afb      	ldrb	r3, [r7, #11]
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	4619      	mov	r1, r3
 800975c:	68f8      	ldr	r0, [r7, #12]
 800975e:	f000 fa20 	bl	8009ba2 <SCSI_ReadFormatCapacity>
 8009762:	4603      	mov	r3, r0
 8009764:	75fb      	strb	r3, [r7, #23]
    break;
 8009766:	e04a      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_READ_CAPACITY10:
    ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 8009768:	7afb      	ldrb	r3, [r7, #11]
 800976a:	687a      	ldr	r2, [r7, #4]
 800976c:	4619      	mov	r1, r3
 800976e:	68f8      	ldr	r0, [r7, #12]
 8009770:	f000 f904 	bl	800997c <SCSI_ReadCapacity10>
 8009774:	4603      	mov	r3, r0
 8009776:	75fb      	strb	r3, [r7, #23]
    break;
 8009778:	e041      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_READ_CAPACITY16:
    ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 800977a:	7afb      	ldrb	r3, [r7, #11]
 800977c:	687a      	ldr	r2, [r7, #4]
 800977e:	4619      	mov	r1, r3
 8009780:	68f8      	ldr	r0, [r7, #12]
 8009782:	f000 f96a 	bl	8009a5a <SCSI_ReadCapacity16>
 8009786:	4603      	mov	r3, r0
 8009788:	75fb      	strb	r3, [r7, #23]
    break;
 800978a:	e038      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_READ10:
    ret = SCSI_Read10(pdev, lun, cmd);
 800978c:	7afb      	ldrb	r3, [r7, #11]
 800978e:	687a      	ldr	r2, [r7, #4]
 8009790:	4619      	mov	r1, r3
 8009792:	68f8      	ldr	r0, [r7, #12]
 8009794:	f000 fbe8 	bl	8009f68 <SCSI_Read10>
 8009798:	4603      	mov	r3, r0
 800979a:	75fb      	strb	r3, [r7, #23]
    break;
 800979c:	e02f      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_READ12:
    ret = SCSI_Read12(pdev, lun, cmd);
 800979e:	7afb      	ldrb	r3, [r7, #11]
 80097a0:	687a      	ldr	r2, [r7, #4]
 80097a2:	4619      	mov	r1, r3
 80097a4:	68f8      	ldr	r0, [r7, #12]
 80097a6:	f000 fc79 	bl	800a09c <SCSI_Read12>
 80097aa:	4603      	mov	r3, r0
 80097ac:	75fb      	strb	r3, [r7, #23]
    break;
 80097ae:	e026      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_WRITE10:
    ret = SCSI_Write10(pdev, lun, cmd);
 80097b0:	7afb      	ldrb	r3, [r7, #11]
 80097b2:	687a      	ldr	r2, [r7, #4]
 80097b4:	4619      	mov	r1, r3
 80097b6:	68f8      	ldr	r0, [r7, #12]
 80097b8:	f000 fd15 	bl	800a1e6 <SCSI_Write10>
 80097bc:	4603      	mov	r3, r0
 80097be:	75fb      	strb	r3, [r7, #23]
    break;
 80097c0:	e01d      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_WRITE12:
    ret = SCSI_Write12(pdev, lun, cmd);
 80097c2:	7afb      	ldrb	r3, [r7, #11]
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	4619      	mov	r1, r3
 80097c8:	68f8      	ldr	r0, [r7, #12]
 80097ca:	f000 fdcb 	bl	800a364 <SCSI_Write12>
 80097ce:	4603      	mov	r3, r0
 80097d0:	75fb      	strb	r3, [r7, #23]
    break;
 80097d2:	e014      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  case SCSI_VERIFY10:
    ret = SCSI_Verify10(pdev, lun, cmd);
 80097d4:	7afb      	ldrb	r3, [r7, #11]
 80097d6:	687a      	ldr	r2, [r7, #4]
 80097d8:	4619      	mov	r1, r3
 80097da:	68f8      	ldr	r0, [r7, #12]
 80097dc:	f000 fe91 	bl	800a502 <SCSI_Verify10>
 80097e0:	4603      	mov	r3, r0
 80097e2:	75fb      	strb	r3, [r7, #23]
    break;
 80097e4:	e00b      	b.n	80097fe <SCSI_ProcessCmd+0x192>

  default:
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 80097e6:	7af9      	ldrb	r1, [r7, #11]
 80097e8:	2320      	movs	r3, #32
 80097ea:	2205      	movs	r2, #5
 80097ec:	68f8      	ldr	r0, [r7, #12]
 80097ee:	f000 fb0a 	bl	8009e06 <SCSI_SenseCode>
    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	2202      	movs	r2, #2
 80097f6:	725a      	strb	r2, [r3, #9]
    ret = -1;
 80097f8:	23ff      	movs	r3, #255	; 0xff
 80097fa:	75fb      	strb	r3, [r7, #23]
    break;
 80097fc:	bf00      	nop
  }

  return ret;
 80097fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009802:	4618      	mov	r0, r3
 8009804:	3718      	adds	r7, #24
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}

0800980a <SCSI_TestUnitReady>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800980a:	b580      	push	{r7, lr}
 800980c:	b086      	sub	sp, #24
 800980e:	af00      	add	r7, sp, #0
 8009810:	60f8      	str	r0, [r7, #12]
 8009812:	460b      	mov	r3, r1
 8009814:	607a      	str	r2, [r7, #4]
 8009816:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800981e:	617b      	str	r3, [r7, #20]

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 8009820:	697b      	ldr	r3, [r7, #20]
 8009822:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8009826:	2b00      	cmp	r3, #0
 8009828:	d00a      	beq.n	8009840 <SCSI_TestUnitReady+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009830:	2320      	movs	r3, #32
 8009832:	2205      	movs	r2, #5
 8009834:	68f8      	ldr	r0, [r7, #12]
 8009836:	f000 fae6 	bl	8009e06 <SCSI_SenseCode>

    return -1;
 800983a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800983e:	e02a      	b.n	8009896 <SCSI_TestUnitReady+0x8c>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8009840:	697b      	ldr	r3, [r7, #20]
 8009842:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009846:	2b02      	cmp	r3, #2
 8009848:	d10b      	bne.n	8009862 <SCSI_TestUnitReady+0x58>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800984a:	7af9      	ldrb	r1, [r7, #11]
 800984c:	233a      	movs	r3, #58	; 0x3a
 800984e:	2202      	movs	r2, #2
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f000 fad8 	bl	8009e06 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	2205      	movs	r2, #5
 800985a:	721a      	strb	r2, [r3, #8]
    return -1;
 800985c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009860:	e019      	b.n	8009896 <SCSI_TestUnitReady+0x8c>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009868:	689b      	ldr	r3, [r3, #8]
 800986a:	7afa      	ldrb	r2, [r7, #11]
 800986c:	4610      	mov	r0, r2
 800986e:	4798      	blx	r3
 8009870:	4603      	mov	r3, r0
 8009872:	2b00      	cmp	r3, #0
 8009874:	d00b      	beq.n	800988e <SCSI_TestUnitReady+0x84>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009876:	7af9      	ldrb	r1, [r7, #11]
 8009878:	233a      	movs	r3, #58	; 0x3a
 800987a:	2202      	movs	r2, #2
 800987c:	68f8      	ldr	r0, [r7, #12]
 800987e:	f000 fac2 	bl	8009e06 <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8009882:	697b      	ldr	r3, [r7, #20]
 8009884:	2205      	movs	r2, #5
 8009886:	721a      	strb	r2, [r3, #8]

    return -1;
 8009888:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800988c:	e003      	b.n	8009896 <SCSI_TestUnitReady+0x8c>
  }
  hmsc->bot_data_length = 0U;
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	2200      	movs	r2, #0
 8009892:	60da      	str	r2, [r3, #12]

  return 0;
 8009894:	2300      	movs	r3, #0
}
 8009896:	4618      	mov	r0, r3
 8009898:	3718      	adds	r7, #24
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}
	...

080098a0 <SCSI_Inquiry>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b088      	sub	sp, #32
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	60f8      	str	r0, [r7, #12]
 80098a8:	460b      	mov	r3, r1
 80098aa:	607a      	str	r2, [r7, #4]
 80098ac:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80098b4:	61bb      	str	r3, [r7, #24]

  if (hmsc->cbw.dDataLength == 0U)
 80098b6:	69bb      	ldr	r3, [r7, #24]
 80098b8:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d10a      	bne.n	80098d6 <SCSI_Inquiry+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80098c0:	69bb      	ldr	r3, [r7, #24]
 80098c2:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 80098c6:	2320      	movs	r3, #32
 80098c8:	2205      	movs	r2, #5
 80098ca:	68f8      	ldr	r0, [r7, #12]
 80098cc:	f000 fa9b 	bl	8009e06 <SCSI_SenseCode>
    return -1;
 80098d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80098d4:	e04a      	b.n	800996c <SCSI_Inquiry+0xcc>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	3301      	adds	r3, #1
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	f003 0301 	and.w	r3, r3, #1
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d020      	beq.n	8009926 <SCSI_Inquiry+0x86>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	3302      	adds	r3, #2
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d105      	bne.n	80098fa <SCSI_Inquiry+0x5a>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80098ee:	2206      	movs	r2, #6
 80098f0:	4920      	ldr	r1, [pc, #128]	; (8009974 <SCSI_Inquiry+0xd4>)
 80098f2:	69b8      	ldr	r0, [r7, #24]
 80098f4:	f000 ff50 	bl	800a798 <SCSI_UpdateBotData>
 80098f8:	e037      	b.n	800996a <SCSI_Inquiry+0xca>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	3302      	adds	r3, #2
 80098fe:	781b      	ldrb	r3, [r3, #0]
 8009900:	2b80      	cmp	r3, #128	; 0x80
 8009902:	d105      	bne.n	8009910 <SCSI_Inquiry+0x70>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 8009904:	2208      	movs	r2, #8
 8009906:	491c      	ldr	r1, [pc, #112]	; (8009978 <SCSI_Inquiry+0xd8>)
 8009908:	69b8      	ldr	r0, [r7, #24]
 800990a:	f000 ff45 	bl	800a798 <SCSI_UpdateBotData>
 800990e:	e02c      	b.n	800996a <SCSI_Inquiry+0xca>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 8009910:	69bb      	ldr	r3, [r7, #24]
 8009912:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009916:	2324      	movs	r3, #36	; 0x24
 8009918:	2205      	movs	r2, #5
 800991a:	68f8      	ldr	r0, [r7, #12]
 800991c:	f000 fa73 	bl	8009e06 <SCSI_SenseCode>
                     INVALID_FIELED_IN_COMMAND);

      return -1;
 8009920:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009924:	e022      	b.n	800996c <SCSI_Inquiry+0xcc>
    }
  }
  else
  {
    pPage = (uint8_t *)&((USBD_StorageTypeDef *)pdev->pUserData)->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800992c:	69d9      	ldr	r1, [r3, #28]
 800992e:	7afa      	ldrb	r2, [r7, #11]
 8009930:	4613      	mov	r3, r2
 8009932:	00db      	lsls	r3, r3, #3
 8009934:	4413      	add	r3, r2
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	440b      	add	r3, r1
 800993a:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	3304      	adds	r3, #4
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	b29b      	uxth	r3, r3
 8009944:	3305      	adds	r3, #5
 8009946:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	3304      	adds	r3, #4
 800994c:	781b      	ldrb	r3, [r3, #0]
 800994e:	b29b      	uxth	r3, r3
 8009950:	8bfa      	ldrh	r2, [r7, #30]
 8009952:	429a      	cmp	r2, r3
 8009954:	d303      	bcc.n	800995e <SCSI_Inquiry+0xbe>
    {
      len = params[4];
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	3304      	adds	r3, #4
 800995a:	781b      	ldrb	r3, [r3, #0]
 800995c:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 800995e:	8bfb      	ldrh	r3, [r7, #30]
 8009960:	461a      	mov	r2, r3
 8009962:	6979      	ldr	r1, [r7, #20]
 8009964:	69b8      	ldr	r0, [r7, #24]
 8009966:	f000 ff17 	bl	800a798 <SCSI_UpdateBotData>
  }

  return 0;
 800996a:	2300      	movs	r3, #0
}
 800996c:	4618      	mov	r0, r3
 800996e:	3720      	adds	r7, #32
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}
 8009974:	240000b4 	.word	0x240000b4
 8009978:	240000bc 	.word	0x240000bc

0800997c <SCSI_ReadCapacity10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b086      	sub	sp, #24
 8009980:	af00      	add	r7, sp, #0
 8009982:	60f8      	str	r0, [r7, #12]
 8009984:	460b      	mov	r3, r1
 8009986:	607a      	str	r2, [r7, #4]
 8009988:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009990:	617b      	str	r3, [r7, #20]

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	697a      	ldr	r2, [r7, #20]
 800999c:	f502 711a 	add.w	r1, r2, #616	; 0x268
 80099a0:	697a      	ldr	r2, [r7, #20]
 80099a2:	f502 7219 	add.w	r2, r2, #612	; 0x264
 80099a6:	7af8      	ldrb	r0, [r7, #11]
 80099a8:	4798      	blx	r3
 80099aa:	4603      	mov	r3, r0
 80099ac:	74fb      	strb	r3, [r7, #19]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80099ae:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d104      	bne.n	80099c0 <SCSI_ReadCapacity10+0x44>
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 80099bc:	2b02      	cmp	r3, #2
 80099be:	d108      	bne.n	80099d2 <SCSI_ReadCapacity10+0x56>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80099c0:	7af9      	ldrb	r1, [r7, #11]
 80099c2:	233a      	movs	r3, #58	; 0x3a
 80099c4:	2202      	movs	r2, #2
 80099c6:	68f8      	ldr	r0, [r7, #12]
 80099c8:	f000 fa1d 	bl	8009e06 <SCSI_SenseCode>
    return -1;
 80099cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80099d0:	e03f      	b.n	8009a52 <SCSI_ReadCapacity10+0xd6>
  }

  hmsc->bot_data[0] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 80099d2:	697b      	ldr	r3, [r7, #20]
 80099d4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80099d8:	3b01      	subs	r3, #1
 80099da:	0e1b      	lsrs	r3, r3, #24
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80099e8:	3b01      	subs	r3, #1
 80099ea:	0c1b      	lsrs	r3, r3, #16
 80099ec:	b2da      	uxtb	r2, r3
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 80099f8:	3b01      	subs	r3, #1
 80099fa:	0a1b      	lsrs	r3, r3, #8
 80099fc:	b2da      	uxtb	r2, r3
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8009a02:	697b      	ldr	r3, [r7, #20]
 8009a04:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009a08:	b2db      	uxtb	r3, r3
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	b2da      	uxtb	r2, r3
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009a18:	161b      	asrs	r3, r3, #24
 8009a1a:	b2da      	uxtb	r2, r3
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009a26:	141b      	asrs	r3, r3, #16
 8009a28:	b2da      	uxtb	r2, r3
 8009a2a:	697b      	ldr	r3, [r7, #20]
 8009a2c:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009a34:	0a1b      	lsrs	r3, r3, #8
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	b2da      	uxtb	r2, r3
 8009a3a:	697b      	ldr	r3, [r7, #20]
 8009a3c:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_size);
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009a44:	b2da      	uxtb	r2, r3
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	2208      	movs	r2, #8
 8009a4e:	60da      	str	r2, [r3, #12]

  return 0;
 8009a50:	2300      	movs	r3, #0

}
 8009a52:	4618      	mov	r0, r3
 8009a54:	3718      	adds	r7, #24
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}

08009a5a <SCSI_ReadCapacity16>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009a5a:	b580      	push	{r7, lr}
 8009a5c:	b088      	sub	sp, #32
 8009a5e:	af00      	add	r7, sp, #0
 8009a60:	60f8      	str	r0, [r7, #12]
 8009a62:	460b      	mov	r3, r1
 8009a64:	607a      	str	r2, [r7, #4]
 8009a66:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint8_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009a6e:	61bb      	str	r3, [r7, #24]

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &hmsc->scsi_blk_nbr, &hmsc->scsi_blk_size);
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009a76:	685b      	ldr	r3, [r3, #4]
 8009a78:	69ba      	ldr	r2, [r7, #24]
 8009a7a:	f502 711a 	add.w	r1, r2, #616	; 0x268
 8009a7e:	69ba      	ldr	r2, [r7, #24]
 8009a80:	f502 7219 	add.w	r2, r2, #612	; 0x264
 8009a84:	7af8      	ldrb	r0, [r7, #11]
 8009a86:	4798      	blx	r3
 8009a88:	4603      	mov	r3, r0
 8009a8a:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8009a8c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d104      	bne.n	8009a9e <SCSI_ReadCapacity16+0x44>
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009a9a:	2b02      	cmp	r3, #2
 8009a9c:	d108      	bne.n	8009ab0 <SCSI_ReadCapacity16+0x56>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009a9e:	7af9      	ldrb	r1, [r7, #11]
 8009aa0:	233a      	movs	r3, #58	; 0x3a
 8009aa2:	2202      	movs	r2, #2
 8009aa4:	68f8      	ldr	r0, [r7, #12]
 8009aa6:	f000 f9ae 	bl	8009e06 <SCSI_SenseCode>
    return -1;
 8009aaa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009aae:	e074      	b.n	8009b9a <SCSI_ReadCapacity16+0x140>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	330a      	adds	r3, #10
 8009ab4:	781b      	ldrb	r3, [r3, #0]
 8009ab6:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	330b      	adds	r3, #11
 8009abc:	781b      	ldrb	r3, [r3, #0]
 8009abe:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009ac0:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	330c      	adds	r3, #12
 8009ac6:	781b      	ldrb	r3, [r3, #0]
 8009ac8:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8009aca:	4313      	orrs	r3, r2
                           (uint32_t)params[13];
 8009acc:	687a      	ldr	r2, [r7, #4]
 8009ace:	320d      	adds	r2, #13
 8009ad0:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8009ad2:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009ad4:	69bb      	ldr	r3, [r7, #24]
 8009ad6:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8009ad8:	2300      	movs	r3, #0
 8009ada:	77fb      	strb	r3, [r7, #31]
 8009adc:	e007      	b.n	8009aee <SCSI_ReadCapacity16+0x94>
  {
    hmsc->bot_data[idx] = 0U;
 8009ade:	7ffb      	ldrb	r3, [r7, #31]
 8009ae0:	69ba      	ldr	r2, [r7, #24]
 8009ae2:	4413      	add	r3, r2
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	741a      	strb	r2, [r3, #16]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8009ae8:	7ffb      	ldrb	r3, [r7, #31]
 8009aea:	3301      	adds	r3, #1
 8009aec:	77fb      	strb	r3, [r7, #31]
 8009aee:	7ffa      	ldrb	r2, [r7, #31]
 8009af0:	69bb      	ldr	r3, [r7, #24]
 8009af2:	68db      	ldr	r3, [r3, #12]
 8009af4:	429a      	cmp	r2, r3
 8009af6:	d3f2      	bcc.n	8009ade <SCSI_ReadCapacity16+0x84>
  }

  hmsc->bot_data[4] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 24);
 8009af8:	69bb      	ldr	r3, [r7, #24]
 8009afa:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009afe:	3b01      	subs	r3, #1
 8009b00:	0e1b      	lsrs	r3, r3, #24
 8009b02:	b2da      	uxtb	r2, r3
 8009b04:	69bb      	ldr	r3, [r7, #24]
 8009b06:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >> 16);
 8009b08:	69bb      	ldr	r3, [r7, #24]
 8009b0a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009b0e:	3b01      	subs	r3, #1
 8009b10:	0c1b      	lsrs	r3, r3, #16
 8009b12:	b2da      	uxtb	r2, r3
 8009b14:	69bb      	ldr	r3, [r7, #24]
 8009b16:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((hmsc->scsi_blk_nbr - 1U) >>  8);
 8009b18:	69bb      	ldr	r3, [r7, #24]
 8009b1a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009b1e:	3b01      	subs	r3, #1
 8009b20:	0a1b      	lsrs	r3, r3, #8
 8009b22:	b2da      	uxtb	r2, r3
 8009b24:	69bb      	ldr	r3, [r7, #24]
 8009b26:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(hmsc->scsi_blk_nbr - 1U);
 8009b28:	69bb      	ldr	r3, [r7, #24]
 8009b2a:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	3b01      	subs	r3, #1
 8009b32:	b2da      	uxtb	r2, r3
 8009b34:	69bb      	ldr	r3, [r7, #24]
 8009b36:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(hmsc->scsi_blk_size >>  24);
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009b3e:	161b      	asrs	r3, r3, #24
 8009b40:	b2da      	uxtb	r2, r3
 8009b42:	69bb      	ldr	r3, [r7, #24]
 8009b44:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(hmsc->scsi_blk_size >>  16);
 8009b46:	69bb      	ldr	r3, [r7, #24]
 8009b48:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009b4c:	141b      	asrs	r3, r3, #16
 8009b4e:	b2da      	uxtb	r2, r3
 8009b50:	69bb      	ldr	r3, [r7, #24]
 8009b52:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(hmsc->scsi_blk_size >>  8);
 8009b54:	69bb      	ldr	r3, [r7, #24]
 8009b56:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009b5a:	0a1b      	lsrs	r3, r3, #8
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	b2da      	uxtb	r2, r3
 8009b60:	69bb      	ldr	r3, [r7, #24]
 8009b62:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(hmsc->scsi_blk_size);
 8009b64:	69bb      	ldr	r3, [r7, #24]
 8009b66:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 8009b6a:	b2da      	uxtb	r2, r3
 8009b6c:	69bb      	ldr	r3, [r7, #24]
 8009b6e:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	330a      	adds	r3, #10
 8009b74:	781b      	ldrb	r3, [r3, #0]
 8009b76:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	330b      	adds	r3, #11
 8009b7c:	781b      	ldrb	r3, [r3, #0]
 8009b7e:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009b80:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	330c      	adds	r3, #12
 8009b86:	781b      	ldrb	r3, [r3, #0]
 8009b88:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 8009b8a:	4313      	orrs	r3, r2
                           (uint32_t)params[13];
 8009b8c:	687a      	ldr	r2, [r7, #4]
 8009b8e:	320d      	adds	r2, #13
 8009b90:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8009b92:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8009b94:	69bb      	ldr	r3, [r7, #24]
 8009b96:	60da      	str	r2, [r3, #12]

  return 0;
 8009b98:	2300      	movs	r3, #0
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3720      	adds	r7, #32
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bd80      	pop	{r7, pc}

08009ba2 <SCSI_ReadFormatCapacity>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009ba2:	b580      	push	{r7, lr}
 8009ba4:	b088      	sub	sp, #32
 8009ba6:	af00      	add	r7, sp, #0
 8009ba8:	60f8      	str	r0, [r7, #12]
 8009baa:	460b      	mov	r3, r1
 8009bac:	607a      	str	r2, [r7, #4]
 8009bae:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009bb6:	61bb      	str	r3, [r7, #24]

  ret = ((USBD_StorageTypeDef *)pdev->pUserData)->GetCapacity(lun, &blk_nbr, &blk_size);
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	f107 0214 	add.w	r2, r7, #20
 8009bc4:	f107 0110 	add.w	r1, r7, #16
 8009bc8:	7af8      	ldrb	r0, [r7, #11]
 8009bca:	4798      	blx	r3
 8009bcc:	4603      	mov	r3, r0
 8009bce:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8009bd0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d104      	bne.n	8009be2 <SCSI_ReadFormatCapacity+0x40>
 8009bd8:	69bb      	ldr	r3, [r7, #24]
 8009bda:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009bde:	2b02      	cmp	r3, #2
 8009be0:	d108      	bne.n	8009bf4 <SCSI_ReadFormatCapacity+0x52>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009be2:	7af9      	ldrb	r1, [r7, #11]
 8009be4:	233a      	movs	r3, #58	; 0x3a
 8009be6:	2202      	movs	r2, #2
 8009be8:	68f8      	ldr	r0, [r7, #12]
 8009bea:	f000 f90c 	bl	8009e06 <SCSI_SenseCode>
    return -1;
 8009bee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009bf2:	e03e      	b.n	8009c72 <SCSI_ReadFormatCapacity+0xd0>
  }

  for (i = 0U; i < 12U ; i++)
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	83fb      	strh	r3, [r7, #30]
 8009bf8:	e007      	b.n	8009c0a <SCSI_ReadFormatCapacity+0x68>
  {
    hmsc->bot_data[i] = 0U;
 8009bfa:	8bfb      	ldrh	r3, [r7, #30]
 8009bfc:	69ba      	ldr	r2, [r7, #24]
 8009bfe:	4413      	add	r3, r2
 8009c00:	2200      	movs	r2, #0
 8009c02:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8009c04:	8bfb      	ldrh	r3, [r7, #30]
 8009c06:	3301      	adds	r3, #1
 8009c08:	83fb      	strh	r3, [r7, #30]
 8009c0a:	8bfb      	ldrh	r3, [r7, #30]
 8009c0c:	2b0b      	cmp	r3, #11
 8009c0e:	d9f4      	bls.n	8009bfa <SCSI_ReadFormatCapacity+0x58>
  }

  hmsc->bot_data[3] = 0x08U;
 8009c10:	69bb      	ldr	r3, [r7, #24]
 8009c12:	2208      	movs	r2, #8
 8009c14:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	3b01      	subs	r3, #1
 8009c1a:	0e1b      	lsrs	r3, r3, #24
 8009c1c:	b2da      	uxtb	r2, r3
 8009c1e:	69bb      	ldr	r3, [r7, #24]
 8009c20:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8009c22:	693b      	ldr	r3, [r7, #16]
 8009c24:	3b01      	subs	r3, #1
 8009c26:	0c1b      	lsrs	r3, r3, #16
 8009c28:	b2da      	uxtb	r2, r3
 8009c2a:	69bb      	ldr	r3, [r7, #24]
 8009c2c:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	3b01      	subs	r3, #1
 8009c32:	0a1b      	lsrs	r3, r3, #8
 8009c34:	b2da      	uxtb	r2, r3
 8009c36:	69bb      	ldr	r3, [r7, #24]
 8009c38:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 8009c3a:	693b      	ldr	r3, [r7, #16]
 8009c3c:	b2db      	uxtb	r3, r3
 8009c3e:	3b01      	subs	r3, #1
 8009c40:	b2da      	uxtb	r2, r3
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 8009c46:	69bb      	ldr	r3, [r7, #24]
 8009c48:	2202      	movs	r2, #2
 8009c4a:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 8009c4c:	8abb      	ldrh	r3, [r7, #20]
 8009c4e:	141b      	asrs	r3, r3, #16
 8009c50:	b2da      	uxtb	r2, r3
 8009c52:	69bb      	ldr	r3, [r7, #24]
 8009c54:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 8009c56:	8abb      	ldrh	r3, [r7, #20]
 8009c58:	0a1b      	lsrs	r3, r3, #8
 8009c5a:	b29b      	uxth	r3, r3
 8009c5c:	b2da      	uxtb	r2, r3
 8009c5e:	69bb      	ldr	r3, [r7, #24]
 8009c60:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 8009c62:	8abb      	ldrh	r3, [r7, #20]
 8009c64:	b2da      	uxtb	r2, r3
 8009c66:	69bb      	ldr	r3, [r7, #24]
 8009c68:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 8009c6a:	69bb      	ldr	r3, [r7, #24]
 8009c6c:	220c      	movs	r2, #12
 8009c6e:	60da      	str	r2, [r3, #12]

  return 0;
 8009c70:	2300      	movs	r3, #0
}
 8009c72:	4618      	mov	r0, r3
 8009c74:	3720      	adds	r7, #32
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bd80      	pop	{r7, pc}
	...

08009c7c <SCSI_ModeSense6>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b086      	sub	sp, #24
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	60f8      	str	r0, [r7, #12]
 8009c84:	460b      	mov	r3, r1
 8009c86:	607a      	str	r2, [r7, #4]
 8009c88:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009c90:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 8009c92:	2317      	movs	r3, #23
 8009c94:	82fb      	strh	r3, [r7, #22]

  if (params[4] <= len)
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	3304      	adds	r3, #4
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	b29b      	uxth	r3, r3
 8009c9e:	8afa      	ldrh	r2, [r7, #22]
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d303      	bcc.n	8009cac <SCSI_ModeSense6+0x30>
  {
    len = params[4];
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	3304      	adds	r3, #4
 8009ca8:	781b      	ldrb	r3, [r3, #0]
 8009caa:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 8009cac:	8afb      	ldrh	r3, [r7, #22]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	4904      	ldr	r1, [pc, #16]	; (8009cc4 <SCSI_ModeSense6+0x48>)
 8009cb2:	6938      	ldr	r0, [r7, #16]
 8009cb4:	f000 fd70 	bl	800a798 <SCSI_UpdateBotData>

  return 0;
 8009cb8:	2300      	movs	r3, #0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3718      	adds	r7, #24
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
 8009cc2:	bf00      	nop
 8009cc4:	240000c4 	.word	0x240000c4

08009cc8 <SCSI_ModeSense10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b086      	sub	sp, #24
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	60f8      	str	r0, [r7, #12]
 8009cd0:	460b      	mov	r3, r1
 8009cd2:	607a      	str	r2, [r7, #4]
 8009cd4:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009cdc:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 8009cde:	231b      	movs	r3, #27
 8009ce0:	82fb      	strh	r3, [r7, #22]

  if (params[8] <= len)
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	3308      	adds	r3, #8
 8009ce6:	781b      	ldrb	r3, [r3, #0]
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	8afa      	ldrh	r2, [r7, #22]
 8009cec:	429a      	cmp	r2, r3
 8009cee:	d303      	bcc.n	8009cf8 <SCSI_ModeSense10+0x30>
  {
    len = params[8];
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	3308      	adds	r3, #8
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 8009cf8:	8afb      	ldrh	r3, [r7, #22]
 8009cfa:	461a      	mov	r2, r3
 8009cfc:	4904      	ldr	r1, [pc, #16]	; (8009d10 <SCSI_ModeSense10+0x48>)
 8009cfe:	6938      	ldr	r0, [r7, #16]
 8009d00:	f000 fd4a 	bl	800a798 <SCSI_UpdateBotData>

  return 0;
 8009d04:	2300      	movs	r3, #0
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3718      	adds	r7, #24
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}
 8009d0e:	bf00      	nop
 8009d10:	240000dc 	.word	0x240000dc

08009d14 <SCSI_RequestSense>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b086      	sub	sp, #24
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	607a      	str	r2, [r7, #4]
 8009d20:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009d28:	613b      	str	r3, [r7, #16]

  if (hmsc->cbw.dDataLength == 0U)
 8009d2a:	693b      	ldr	r3, [r7, #16]
 8009d2c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d10a      	bne.n	8009d4a <SCSI_RequestSense+0x36>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009d3a:	2320      	movs	r3, #32
 8009d3c:	2205      	movs	r2, #5
 8009d3e:	68f8      	ldr	r0, [r7, #12]
 8009d40:	f000 f861 	bl	8009e06 <SCSI_SenseCode>
    return -1;
 8009d44:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009d48:	e059      	b.n	8009dfe <SCSI_RequestSense+0xea>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	75fb      	strb	r3, [r7, #23]
 8009d4e:	e007      	b.n	8009d60 <SCSI_RequestSense+0x4c>
  {
    hmsc->bot_data[i] = 0U;
 8009d50:	7dfb      	ldrb	r3, [r7, #23]
 8009d52:	693a      	ldr	r2, [r7, #16]
 8009d54:	4413      	add	r3, r2
 8009d56:	2200      	movs	r2, #0
 8009d58:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8009d5a:	7dfb      	ldrb	r3, [r7, #23]
 8009d5c:	3301      	adds	r3, #1
 8009d5e:	75fb      	strb	r3, [r7, #23]
 8009d60:	7dfb      	ldrb	r3, [r7, #23]
 8009d62:	2b11      	cmp	r3, #17
 8009d64:	d9f4      	bls.n	8009d50 <SCSI_RequestSense+0x3c>
  }

  hmsc->bot_data[0] = 0x70U;
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	2270      	movs	r2, #112	; 0x70
 8009d6a:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	220c      	movs	r2, #12
 8009d70:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	f893 2260 	ldrb.w	r2, [r3, #608]	; 0x260
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009d7e:	429a      	cmp	r2, r3
 8009d80:	d02e      	beq.n	8009de0 <SCSI_RequestSense+0xcc>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009d88:	461a      	mov	r2, r3
 8009d8a:	693b      	ldr	r3, [r7, #16]
 8009d8c:	3248      	adds	r2, #72	; 0x48
 8009d8e:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009d9c:	693a      	ldr	r2, [r7, #16]
 8009d9e:	3348      	adds	r3, #72	; 0x48
 8009da0:	00db      	lsls	r3, r3, #3
 8009da2:	4413      	add	r3, r2
 8009da4:	791a      	ldrb	r2, [r3, #4]
 8009da6:	693b      	ldr	r3, [r7, #16]
 8009da8:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 8009daa:	693b      	ldr	r3, [r7, #16]
 8009dac:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009db0:	693a      	ldr	r2, [r7, #16]
 8009db2:	3348      	adds	r3, #72	; 0x48
 8009db4:	00db      	lsls	r3, r3, #3
 8009db6:	4413      	add	r3, r2
 8009db8:	795a      	ldrb	r2, [r3, #5]
 8009dba:	693b      	ldr	r3, [r7, #16]
 8009dbc:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 8009dbe:	693b      	ldr	r3, [r7, #16]
 8009dc0:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009dc4:	3301      	adds	r3, #1
 8009dc6:	b2da      	uxtb	r2, r3
 8009dc8:	693b      	ldr	r3, [r7, #16]
 8009dca:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8009dce:	693b      	ldr	r3, [r7, #16]
 8009dd0:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 8009dd4:	2b04      	cmp	r3, #4
 8009dd6:	d103      	bne.n	8009de0 <SCSI_RequestSense+0xcc>
    {
      hmsc->scsi_sense_head = 0U;
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8009de0:	693b      	ldr	r3, [r7, #16]
 8009de2:	2212      	movs	r2, #18
 8009de4:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	3304      	adds	r3, #4
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	2b12      	cmp	r3, #18
 8009dee:	d805      	bhi.n	8009dfc <SCSI_RequestSense+0xe8>
  {
    hmsc->bot_data_length = params[4];
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	3304      	adds	r3, #4
 8009df4:	781b      	ldrb	r3, [r3, #0]
 8009df6:	461a      	mov	r2, r3
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8009dfc:	2300      	movs	r3, #0
}
 8009dfe:	4618      	mov	r0, r3
 8009e00:	3718      	adds	r7, #24
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}

08009e06 <SCSI_SenseCode>:
* @param  ASC: Additional Sense Code
* @retval none

*/
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8009e06:	b480      	push	{r7}
 8009e08:	b085      	sub	sp, #20
 8009e0a:	af00      	add	r7, sp, #0
 8009e0c:	6078      	str	r0, [r7, #4]
 8009e0e:	4608      	mov	r0, r1
 8009e10:	4611      	mov	r1, r2
 8009e12:	461a      	mov	r2, r3
 8009e14:	4603      	mov	r3, r0
 8009e16:	70fb      	strb	r3, [r7, #3]
 8009e18:	460b      	mov	r3, r1
 8009e1a:	70bb      	strb	r3, [r7, #2]
 8009e1c:	4613      	mov	r3, r2
 8009e1e:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009e26:	60fb      	str	r3, [r7, #12]

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e2e:	461a      	mov	r2, r3
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	3248      	adds	r2, #72	; 0x48
 8009e34:	78b9      	ldrb	r1, [r7, #2]
 8009e36:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e40:	68fa      	ldr	r2, [r7, #12]
 8009e42:	3348      	adds	r3, #72	; 0x48
 8009e44:	00db      	lsls	r3, r3, #3
 8009e46:	4413      	add	r3, r2
 8009e48:	787a      	ldrb	r2, [r7, #1]
 8009e4a:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e52:	68fa      	ldr	r2, [r7, #12]
 8009e54:	3348      	adds	r3, #72	; 0x48
 8009e56:	00db      	lsls	r3, r3, #3
 8009e58:	4413      	add	r3, r2
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e64:	3301      	adds	r3, #1
 8009e66:	b2da      	uxtb	r2, r3
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	f893 3261 	ldrb.w	r3, [r3, #609]	; 0x261
 8009e74:	2b04      	cmp	r3, #4
 8009e76:	d103      	bne.n	8009e80 <SCSI_SenseCode+0x7a>
  {
    hmsc->scsi_sense_tail = 0U;
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	2200      	movs	r2, #0
 8009e7c:	f883 2261 	strb.w	r2, [r3, #609]	; 0x261
  }
}
 8009e80:	bf00      	nop
 8009e82:	3714      	adds	r7, #20
 8009e84:	46bd      	mov	sp, r7
 8009e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8a:	4770      	bx	lr

08009e8c <SCSI_StartStopUnit>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b086      	sub	sp, #24
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	60f8      	str	r0, [r7, #12]
 8009e94:	460b      	mov	r3, r1
 8009e96:	607a      	str	r2, [r7, #4]
 8009e98:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ea0:	617b      	str	r3, [r7, #20]

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8009ea2:	697b      	ldr	r3, [r7, #20]
 8009ea4:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009ea8:	2b01      	cmp	r3, #1
 8009eaa:	d10f      	bne.n	8009ecc <SCSI_StartStopUnit+0x40>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	3304      	adds	r3, #4
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	f003 0303 	and.w	r3, r3, #3
 8009eb6:	2b02      	cmp	r3, #2
 8009eb8:	d108      	bne.n	8009ecc <SCSI_StartStopUnit+0x40>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 8009eba:	7af9      	ldrb	r1, [r7, #11]
 8009ebc:	2324      	movs	r3, #36	; 0x24
 8009ebe:	2205      	movs	r2, #5
 8009ec0:	68f8      	ldr	r0, [r7, #12]
 8009ec2:	f7ff ffa0 	bl	8009e06 <SCSI_SenseCode>

    return -1;
 8009ec6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009eca:	e026      	b.n	8009f1a <SCSI_StartStopUnit+0x8e>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	3304      	adds	r3, #4
 8009ed0:	781b      	ldrb	r3, [r3, #0]
 8009ed2:	f003 0303 	and.w	r3, r3, #3
 8009ed6:	2b01      	cmp	r3, #1
 8009ed8:	d104      	bne.n	8009ee4 <SCSI_StartStopUnit+0x58>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009eda:	697b      	ldr	r3, [r7, #20]
 8009edc:	2200      	movs	r2, #0
 8009ede:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8009ee2:	e016      	b.n	8009f12 <SCSI_StartStopUnit+0x86>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	3304      	adds	r3, #4
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	f003 0303 	and.w	r3, r3, #3
 8009eee:	2b02      	cmp	r3, #2
 8009ef0:	d104      	bne.n	8009efc <SCSI_StartStopUnit+0x70>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	2202      	movs	r2, #2
 8009ef6:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8009efa:	e00a      	b.n	8009f12 <SCSI_StartStopUnit+0x86>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	3304      	adds	r3, #4
 8009f00:	781b      	ldrb	r3, [r3, #0]
 8009f02:	f003 0303 	and.w	r3, r3, #3
 8009f06:	2b03      	cmp	r3, #3
 8009f08:	d103      	bne.n	8009f12 <SCSI_StartStopUnit+0x86>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	2200      	movs	r2, #0
 8009f16:	60da      	str	r2, [r3, #12]

  return 0;
 8009f18:	2300      	movs	r3, #0
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3718      	adds	r7, #24
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}

08009f22 <SCSI_AllowPreventRemovable>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009f22:	b480      	push	{r7}
 8009f24:	b087      	sub	sp, #28
 8009f26:	af00      	add	r7, sp, #0
 8009f28:	60f8      	str	r0, [r7, #12]
 8009f2a:	460b      	mov	r3, r1
 8009f2c:	607a      	str	r2, [r7, #4]
 8009f2e:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f36:	617b      	str	r3, [r7, #20]

  if (params[4] == 0U)
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	3304      	adds	r3, #4
 8009f3c:	781b      	ldrb	r3, [r3, #0]
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d104      	bne.n	8009f4c <SCSI_AllowPreventRemovable+0x2a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	2200      	movs	r2, #0
 8009f46:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
 8009f4a:	e003      	b.n	8009f54 <SCSI_AllowPreventRemovable+0x32>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	f883 2262 	strb.w	r2, [r3, #610]	; 0x262
  }

  hmsc->bot_data_length = 0U;
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	2200      	movs	r2, #0
 8009f58:	60da      	str	r2, [r3, #12]

  return 0;
 8009f5a:	2300      	movs	r3, #0
}
 8009f5c:	4618      	mov	r0, r3
 8009f5e:	371c      	adds	r7, #28
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <SCSI_Read10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8009f68:	b580      	push	{r7, lr}
 8009f6a:	b086      	sub	sp, #24
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	60f8      	str	r0, [r7, #12]
 8009f70:	460b      	mov	r3, r1
 8009f72:	607a      	str	r2, [r7, #4]
 8009f74:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f7c:	617b      	str	r3, [r7, #20]

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	7a1b      	ldrb	r3, [r3, #8]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d17c      	bne.n	800a080 <SCSI_Read10+0x118>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 8009f8c:	b25b      	sxtb	r3, r3
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	db0a      	blt.n	8009fa8 <SCSI_Read10+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 8009f98:	2320      	movs	r3, #32
 8009f9a:	2205      	movs	r2, #5
 8009f9c:	68f8      	ldr	r0, [r7, #12]
 8009f9e:	f7ff ff32 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 8009fa2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009fa6:	e075      	b.n	800a094 <SCSI_Read10+0x12c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 8009fae:	2b02      	cmp	r3, #2
 8009fb0:	d108      	bne.n	8009fc4 <SCSI_Read10+0x5c>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009fb2:	7af9      	ldrb	r1, [r7, #11]
 8009fb4:	233a      	movs	r3, #58	; 0x3a
 8009fb6:	2202      	movs	r2, #2
 8009fb8:	68f8      	ldr	r0, [r7, #12]
 8009fba:	f7ff ff24 	bl	8009e06 <SCSI_SenseCode>

      return -1;
 8009fbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009fc2:	e067      	b.n	800a094 <SCSI_Read10+0x12c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	7afa      	ldrb	r2, [r7, #11]
 8009fce:	4610      	mov	r0, r2
 8009fd0:	4798      	blx	r3
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d008      	beq.n	8009fea <SCSI_Read10+0x82>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8009fd8:	7af9      	ldrb	r1, [r7, #11]
 8009fda:	233a      	movs	r3, #58	; 0x3a
 8009fdc:	2202      	movs	r2, #2
 8009fde:	68f8      	ldr	r0, [r7, #12]
 8009fe0:	f7ff ff11 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 8009fe4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009fe8:	e054      	b.n	800a094 <SCSI_Read10+0x12c>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	3302      	adds	r3, #2
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	3303      	adds	r3, #3
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 8009ffa:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	3304      	adds	r3, #4
 800a000:	781b      	ldrb	r3, [r3, #0]
 800a002:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a004:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a006:	687a      	ldr	r2, [r7, #4]
 800a008:	3205      	adds	r2, #5
 800a00a:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800a00c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	3307      	adds	r3, #7
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	021b      	lsls	r3, r3, #8
 800a01c:	687a      	ldr	r2, [r7, #4]
 800a01e:	3208      	adds	r2, #8
 800a020:	7812      	ldrb	r2, [r2, #0]
 800a022:	431a      	orrs	r2, r3
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a02a:	697b      	ldr	r3, [r7, #20]
 800a02c:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a036:	7af9      	ldrb	r1, [r7, #11]
 800a038:	68f8      	ldr	r0, [r7, #12]
 800a03a:	f000 fa95 	bl	800a568 <SCSI_CheckAddressRange>
 800a03e:	4603      	mov	r3, r0
 800a040:	2b00      	cmp	r3, #0
 800a042:	da02      	bge.n	800a04a <SCSI_Read10+0xe2>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a044:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a048:	e024      	b.n	800a094 <SCSI_Read10+0x12c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800a04a:	697b      	ldr	r3, [r7, #20]
 800a04c:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a050:	697b      	ldr	r3, [r7, #20]
 800a052:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a056:	6979      	ldr	r1, [r7, #20]
 800a058:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 800a05c:	fb01 f303 	mul.w	r3, r1, r3
 800a060:	429a      	cmp	r2, r3
 800a062:	d00a      	beq.n	800a07a <SCSI_Read10+0x112>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a06a:	2320      	movs	r3, #32
 800a06c:	2205      	movs	r2, #5
 800a06e:	68f8      	ldr	r0, [r7, #12]
 800a070:	f7ff fec9 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a074:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a078:	e00c      	b.n	800a094 <SCSI_Read10+0x12c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	2202      	movs	r2, #2
 800a07e:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a086:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800a088:	7afb      	ldrb	r3, [r7, #11]
 800a08a:	4619      	mov	r1, r3
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f000 fa8d 	bl	800a5ac <SCSI_ProcessRead>
 800a092:	4603      	mov	r3, r0
}
 800a094:	4618      	mov	r0, r3
 800a096:	3718      	adds	r7, #24
 800a098:	46bd      	mov	sp, r7
 800a09a:	bd80      	pop	{r7, pc}

0800a09c <SCSI_Read12>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a09c:	b580      	push	{r7, lr}
 800a09e:	b086      	sub	sp, #24
 800a0a0:	af00      	add	r7, sp, #0
 800a0a2:	60f8      	str	r0, [r7, #12]
 800a0a4:	460b      	mov	r3, r1
 800a0a6:	607a      	str	r2, [r7, #4]
 800a0a8:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a0b0:	617b      	str	r3, [r7, #20]

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	7a1b      	ldrb	r3, [r3, #8]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	f040 8087 	bne.w	800a1ca <SCSI_Read12+0x12e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800a0c2:	b25b      	sxtb	r3, r3
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	db0a      	blt.n	800a0de <SCSI_Read12+0x42>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a0c8:	697b      	ldr	r3, [r7, #20]
 800a0ca:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a0ce:	2320      	movs	r3, #32
 800a0d0:	2205      	movs	r2, #5
 800a0d2:	68f8      	ldr	r0, [r7, #12]
 800a0d4:	f7ff fe97 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a0d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a0dc:	e07f      	b.n	800a1de <SCSI_Read12+0x142>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	f893 3262 	ldrb.w	r3, [r3, #610]	; 0x262
 800a0e4:	2b02      	cmp	r3, #2
 800a0e6:	d108      	bne.n	800a0fa <SCSI_Read12+0x5e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a0e8:	7af9      	ldrb	r1, [r7, #11]
 800a0ea:	233a      	movs	r3, #58	; 0x3a
 800a0ec:	2202      	movs	r2, #2
 800a0ee:	68f8      	ldr	r0, [r7, #12]
 800a0f0:	f7ff fe89 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a0f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a0f8:	e071      	b.n	800a1de <SCSI_Read12+0x142>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	7afa      	ldrb	r2, [r7, #11]
 800a104:	4610      	mov	r0, r2
 800a106:	4798      	blx	r3
 800a108:	4603      	mov	r3, r0
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d008      	beq.n	800a120 <SCSI_Read12+0x84>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a10e:	7af9      	ldrb	r1, [r7, #11]
 800a110:	233a      	movs	r3, #58	; 0x3a
 800a112:	2202      	movs	r2, #2
 800a114:	68f8      	ldr	r0, [r7, #12]
 800a116:	f7ff fe76 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a11a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a11e:	e05e      	b.n	800a1de <SCSI_Read12+0x142>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	3302      	adds	r3, #2
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	3303      	adds	r3, #3
 800a12c:	781b      	ldrb	r3, [r3, #0]
 800a12e:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a130:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] <<  8) |
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	3304      	adds	r3, #4
 800a136:	781b      	ldrb	r3, [r3, #0]
 800a138:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a13a:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a13c:	687a      	ldr	r2, [r7, #4]
 800a13e:	3205      	adds	r2, #5
 800a140:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] <<  8) |
 800a142:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a144:	697b      	ldr	r3, [r7, #20]
 800a146:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	3306      	adds	r3, #6
 800a14e:	781b      	ldrb	r3, [r3, #0]
 800a150:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	3307      	adds	r3, #7
 800a156:	781b      	ldrb	r3, [r3, #0]
 800a158:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a15a:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	3308      	adds	r3, #8
 800a160:	781b      	ldrb	r3, [r3, #0]
 800a162:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800a164:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800a166:	687a      	ldr	r2, [r7, #4]
 800a168:	3209      	adds	r2, #9
 800a16a:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800a16c:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a16e:	697b      	ldr	r3, [r7, #20]
 800a170:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a17a:	697b      	ldr	r3, [r7, #20]
 800a17c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a180:	7af9      	ldrb	r1, [r7, #11]
 800a182:	68f8      	ldr	r0, [r7, #12]
 800a184:	f000 f9f0 	bl	800a568 <SCSI_CheckAddressRange>
 800a188:	4603      	mov	r3, r0
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	da02      	bge.n	800a194 <SCSI_Read12+0xf8>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a18e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a192:	e024      	b.n	800a1de <SCSI_Read12+0x142>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (hmsc->scsi_blk_len * hmsc->scsi_blk_size))
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a1a0:	6979      	ldr	r1, [r7, #20]
 800a1a2:	f8b1 1264 	ldrh.w	r1, [r1, #612]	; 0x264
 800a1a6:	fb01 f303 	mul.w	r3, r1, r3
 800a1aa:	429a      	cmp	r2, r3
 800a1ac:	d00a      	beq.n	800a1c4 <SCSI_Read12+0x128>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a1b4:	2320      	movs	r3, #32
 800a1b6:	2205      	movs	r2, #5
 800a1b8:	68f8      	ldr	r0, [r7, #12]
 800a1ba:	f7ff fe24 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a1be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a1c2:	e00c      	b.n	800a1de <SCSI_Read12+0x142>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	2202      	movs	r2, #2
 800a1c8:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 800a1ca:	697b      	ldr	r3, [r7, #20]
 800a1cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a1d0:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 800a1d2:	7afb      	ldrb	r3, [r7, #11]
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f000 f9e8 	bl	800a5ac <SCSI_ProcessRead>
 800a1dc:	4603      	mov	r3, r0
}
 800a1de:	4618      	mov	r0, r3
 800a1e0:	3718      	adds	r7, #24
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}

0800a1e6 <SCSI_Write10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b086      	sub	sp, #24
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	60f8      	str	r0, [r7, #12]
 800a1ee:	460b      	mov	r3, r1
 800a1f0:	607a      	str	r2, [r7, #4]
 800a1f2:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a1fa:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	7a1b      	ldrb	r3, [r3, #8]
 800a200:	2b00      	cmp	r3, #0
 800a202:	f040 80a5 	bne.w	800a350 <SCSI_Write10+0x16a>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a206:	697b      	ldr	r3, [r7, #20]
 800a208:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d10a      	bne.n	800a226 <SCSI_Write10+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a210:	697b      	ldr	r3, [r7, #20]
 800a212:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a216:	2320      	movs	r3, #32
 800a218:	2205      	movs	r2, #5
 800a21a:	68f8      	ldr	r0, [r7, #12]
 800a21c:	f7ff fdf3 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a220:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a224:	e09a      	b.n	800a35c <SCSI_Write10+0x176>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800a22c:	b25b      	sxtb	r3, r3
 800a22e:	2b00      	cmp	r3, #0
 800a230:	da0a      	bge.n	800a248 <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a238:	2320      	movs	r3, #32
 800a23a:	2205      	movs	r2, #5
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f7ff fde2 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a242:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a246:	e089      	b.n	800a35c <SCSI_Write10+0x176>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a24e:	689b      	ldr	r3, [r3, #8]
 800a250:	7afa      	ldrb	r2, [r7, #11]
 800a252:	4610      	mov	r0, r2
 800a254:	4798      	blx	r3
 800a256:	4603      	mov	r3, r0
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d008      	beq.n	800a26e <SCSI_Write10+0x88>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a25c:	7af9      	ldrb	r1, [r7, #11]
 800a25e:	233a      	movs	r3, #58	; 0x3a
 800a260:	2202      	movs	r2, #2
 800a262:	68f8      	ldr	r0, [r7, #12]
 800a264:	f7ff fdcf 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a268:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a26c:	e076      	b.n	800a35c <SCSI_Write10+0x176>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a274:	68db      	ldr	r3, [r3, #12]
 800a276:	7afa      	ldrb	r2, [r7, #11]
 800a278:	4610      	mov	r0, r2
 800a27a:	4798      	blx	r3
 800a27c:	4603      	mov	r3, r0
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d008      	beq.n	800a294 <SCSI_Write10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a282:	7af9      	ldrb	r1, [r7, #11]
 800a284:	2327      	movs	r3, #39	; 0x27
 800a286:	2202      	movs	r2, #2
 800a288:	68f8      	ldr	r0, [r7, #12]
 800a28a:	f7ff fdbc 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a28e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a292:	e063      	b.n	800a35c <SCSI_Write10+0x176>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	3302      	adds	r3, #2
 800a298:	781b      	ldrb	r3, [r3, #0]
 800a29a:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	3303      	adds	r3, #3
 800a2a0:	781b      	ldrb	r3, [r3, #0]
 800a2a2:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a2a4:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	3304      	adds	r3, #4
 800a2aa:	781b      	ldrb	r3, [r3, #0]
 800a2ac:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a2ae:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a2b0:	687a      	ldr	r2, [r7, #4]
 800a2b2:	3205      	adds	r2, #5
 800a2b4:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a2b6:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a2b8:	697b      	ldr	r3, [r7, #20]
 800a2ba:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	3307      	adds	r3, #7
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	021b      	lsls	r3, r3, #8
                         (uint32_t)params[8];
 800a2c6:	687a      	ldr	r2, [r7, #4]
 800a2c8:	3208      	adds	r2, #8
 800a2ca:	7812      	ldrb	r2, [r2, #0]
    hmsc->scsi_blk_len = ((uint32_t)params[7] << 8) |
 800a2cc:	431a      	orrs	r2, r3
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a2e0:	7af9      	ldrb	r1, [r7, #11]
 800a2e2:	68f8      	ldr	r0, [r7, #12]
 800a2e4:	f000 f940 	bl	800a568 <SCSI_CheckAddressRange>
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	da02      	bge.n	800a2f4 <SCSI_Write10+0x10e>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a2ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a2f2:	e033      	b.n	800a35c <SCSI_Write10+0x176>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a2f4:	697b      	ldr	r3, [r7, #20]
 800a2f6:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a2fa:	697a      	ldr	r2, [r7, #20]
 800a2fc:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a300:	fb02 f303 	mul.w	r3, r2, r3
 800a304:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a306:	697b      	ldr	r3, [r7, #20]
 800a308:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a30c:	693a      	ldr	r2, [r7, #16]
 800a30e:	429a      	cmp	r2, r3
 800a310:	d00a      	beq.n	800a328 <SCSI_Write10+0x142>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a318:	2320      	movs	r3, #32
 800a31a:	2205      	movs	r2, #5
 800a31c:	68f8      	ldr	r0, [r7, #12]
 800a31e:	f7ff fd72 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a322:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a326:	e019      	b.n	800a35c <SCSI_Write10+0x176>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a32e:	bf28      	it	cs
 800a330:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a334:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a336:	697b      	ldr	r3, [r7, #20]
 800a338:	2201      	movs	r2, #1
 800a33a:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	f103 0210 	add.w	r2, r3, #16
 800a342:	693b      	ldr	r3, [r7, #16]
 800a344:	2101      	movs	r1, #1
 800a346:	68f8      	ldr	r0, [r7, #12]
 800a348:	f004 fa69 	bl	800e81e <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a34c:	2300      	movs	r3, #0
 800a34e:	e005      	b.n	800a35c <SCSI_Write10+0x176>
    return SCSI_ProcessWrite(pdev, lun);
 800a350:	7afb      	ldrb	r3, [r7, #11]
 800a352:	4619      	mov	r1, r3
 800a354:	68f8      	ldr	r0, [r7, #12]
 800a356:	f000 f99c 	bl	800a692 <SCSI_ProcessWrite>
 800a35a:	4603      	mov	r3, r0
}
 800a35c:	4618      	mov	r0, r3
 800a35e:	3718      	adds	r7, #24
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <SCSI_Write12>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b086      	sub	sp, #24
 800a368:	af00      	add	r7, sp, #0
 800a36a:	60f8      	str	r0, [r7, #12]
 800a36c:	460b      	mov	r3, r1
 800a36e:	607a      	str	r2, [r7, #4]
 800a370:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a378:	617b      	str	r3, [r7, #20]
  uint32_t len;

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 800a37a:	697b      	ldr	r3, [r7, #20]
 800a37c:	7a1b      	ldrb	r3, [r3, #8]
 800a37e:	2b00      	cmp	r3, #0
 800a380:	f040 80b5 	bne.w	800a4ee <SCSI_Write12+0x18a>
  {
    if (hmsc->cbw.dDataLength == 0U)
 800a384:	697b      	ldr	r3, [r7, #20]
 800a386:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d10a      	bne.n	800a3a4 <SCSI_Write12+0x40>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a394:	2320      	movs	r3, #32
 800a396:	2205      	movs	r2, #5
 800a398:	68f8      	ldr	r0, [r7, #12]
 800a39a:	f7ff fd34 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a39e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a3a2:	e0aa      	b.n	800a4fa <SCSI_Write12+0x196>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 800a3a4:	697b      	ldr	r3, [r7, #20]
 800a3a6:	f893 321c 	ldrb.w	r3, [r3, #540]	; 0x21c
 800a3aa:	b25b      	sxtb	r3, r3
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	da0a      	bge.n	800a3c6 <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a3b0:	697b      	ldr	r3, [r7, #20]
 800a3b2:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a3b6:	2320      	movs	r3, #32
 800a3b8:	2205      	movs	r2, #5
 800a3ba:	68f8      	ldr	r0, [r7, #12]
 800a3bc:	f7ff fd23 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a3c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a3c4:	e099      	b.n	800a4fa <SCSI_Write12+0x196>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsReady(lun) != 0)
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	7afa      	ldrb	r2, [r7, #11]
 800a3d0:	4610      	mov	r0, r2
 800a3d2:	4798      	blx	r3
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d00b      	beq.n	800a3f2 <SCSI_Write12+0x8e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800a3da:	7af9      	ldrb	r1, [r7, #11]
 800a3dc:	233a      	movs	r3, #58	; 0x3a
 800a3de:	2202      	movs	r2, #2
 800a3e0:	68f8      	ldr	r0, [r7, #12]
 800a3e2:	f7ff fd10 	bl	8009e06 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	2205      	movs	r2, #5
 800a3ea:	721a      	strb	r2, [r3, #8]
      return -1;
 800a3ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a3f0:	e083      	b.n	800a4fa <SCSI_Write12+0x196>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData)->IsWriteProtected(lun) != 0)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3f8:	68db      	ldr	r3, [r3, #12]
 800a3fa:	7afa      	ldrb	r2, [r7, #11]
 800a3fc:	4610      	mov	r0, r2
 800a3fe:	4798      	blx	r3
 800a400:	4603      	mov	r3, r0
 800a402:	2b00      	cmp	r3, #0
 800a404:	d00b      	beq.n	800a41e <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 800a406:	7af9      	ldrb	r1, [r7, #11]
 800a408:	2327      	movs	r3, #39	; 0x27
 800a40a:	2202      	movs	r2, #2
 800a40c:	68f8      	ldr	r0, [r7, #12]
 800a40e:	f7ff fcfa 	bl	8009e06 <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	2205      	movs	r2, #5
 800a416:	721a      	strb	r2, [r3, #8]
      return -1;
 800a418:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a41c:	e06d      	b.n	800a4fa <SCSI_Write12+0x196>
    }

    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	3302      	adds	r3, #2
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[3] << 16) |
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	3303      	adds	r3, #3
 800a42a:	781b      	ldrb	r3, [r3, #0]
 800a42c:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a42e:	431a      	orrs	r2, r3
                          ((uint32_t)params[4] << 8) |
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	3304      	adds	r3, #4
 800a434:	781b      	ldrb	r3, [r3, #0]
 800a436:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[3] << 16) |
 800a438:	4313      	orrs	r3, r2
                          (uint32_t)params[5];
 800a43a:	687a      	ldr	r2, [r7, #4]
 800a43c:	3205      	adds	r2, #5
 800a43e:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[4] << 8) |
 800a440:	431a      	orrs	r2, r3
    hmsc->scsi_blk_addr = ((uint32_t)params[2] << 24) |
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	3306      	adds	r3, #6
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	061a      	lsls	r2, r3, #24
                         ((uint32_t)params[7] << 16) |
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	3307      	adds	r3, #7
 800a454:	781b      	ldrb	r3, [r3, #0]
 800a456:	041b      	lsls	r3, r3, #16
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a458:	431a      	orrs	r2, r3
                         ((uint32_t)params[8] << 8) |
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	3308      	adds	r3, #8
 800a45e:	781b      	ldrb	r3, [r3, #0]
 800a460:	021b      	lsls	r3, r3, #8
                         ((uint32_t)params[7] << 16) |
 800a462:	4313      	orrs	r3, r2
                         (uint32_t)params[9];
 800a464:	687a      	ldr	r2, [r7, #4]
 800a466:	3209      	adds	r2, #9
 800a468:	7812      	ldrb	r2, [r2, #0]
                         ((uint32_t)params[8] << 8) |
 800a46a:	431a      	orrs	r2, r3
    hmsc->scsi_blk_len = ((uint32_t)params[6] << 24) |
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr,
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a47e:	7af9      	ldrb	r1, [r7, #11]
 800a480:	68f8      	ldr	r0, [r7, #12]
 800a482:	f000 f871 	bl	800a568 <SCSI_CheckAddressRange>
 800a486:	4603      	mov	r3, r0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	da02      	bge.n	800a492 <SCSI_Write12+0x12e>
                               hmsc->scsi_blk_len) < 0)
    {
      return -1; /* error */
 800a48c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a490:	e033      	b.n	800a4fa <SCSI_Write12+0x196>
    }

    len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a492:	697b      	ldr	r3, [r7, #20]
 800a494:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a498:	697a      	ldr	r2, [r7, #20]
 800a49a:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a49e:	fb02 f303 	mul.w	r3, r2, r3
 800a4a2:	613b      	str	r3, [r7, #16]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800a4aa:	693a      	ldr	r2, [r7, #16]
 800a4ac:	429a      	cmp	r2, r3
 800a4ae:	d00a      	beq.n	800a4c6 <SCSI_Write12+0x162>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	f893 121d 	ldrb.w	r1, [r3, #541]	; 0x21d
 800a4b6:	2320      	movs	r3, #32
 800a4b8:	2205      	movs	r2, #5
 800a4ba:	68f8      	ldr	r0, [r7, #12]
 800a4bc:	f7ff fca3 	bl	8009e06 <SCSI_SenseCode>
      return -1;
 800a4c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a4c4:	e019      	b.n	800a4fa <SCSI_Write12+0x196>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 800a4c6:	693b      	ldr	r3, [r7, #16]
 800a4c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a4cc:	bf28      	it	cs
 800a4ce:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a4d2:	613b      	str	r3, [r7, #16]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	2201      	movs	r2, #1
 800a4d8:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	f103 0210 	add.w	r2, r3, #16
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	2101      	movs	r1, #1
 800a4e4:	68f8      	ldr	r0, [r7, #12]
 800a4e6:	f004 f99a 	bl	800e81e <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800a4ea:	2300      	movs	r3, #0
 800a4ec:	e005      	b.n	800a4fa <SCSI_Write12+0x196>
    return SCSI_ProcessWrite(pdev, lun);
 800a4ee:	7afb      	ldrb	r3, [r7, #11]
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	68f8      	ldr	r0, [r7, #12]
 800a4f4:	f000 f8cd 	bl	800a692 <SCSI_ProcessWrite>
 800a4f8:	4603      	mov	r3, r0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3718      	adds	r7, #24
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <SCSI_Verify10>:
* @param  lun: Logical unit number
* @param  params: Command parameters
* @retval status
*/
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800a502:	b580      	push	{r7, lr}
 800a504:	b086      	sub	sp, #24
 800a506:	af00      	add	r7, sp, #0
 800a508:	60f8      	str	r0, [r7, #12]
 800a50a:	460b      	mov	r3, r1
 800a50c:	607a      	str	r2, [r7, #4]
 800a50e:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a516:	617b      	str	r3, [r7, #20]

  if ((params[1] & 0x02U) == 0x02U)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	3301      	adds	r3, #1
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	f003 0302 	and.w	r3, r3, #2
 800a522:	2b00      	cmp	r3, #0
 800a524:	d008      	beq.n	800a538 <SCSI_Verify10+0x36>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELED_IN_COMMAND);
 800a526:	7af9      	ldrb	r1, [r7, #11]
 800a528:	2324      	movs	r3, #36	; 0x24
 800a52a:	2205      	movs	r2, #5
 800a52c:	68f8      	ldr	r0, [r7, #12]
 800a52e:	f7ff fc6a 	bl	8009e06 <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800a532:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a536:	e013      	b.n	800a560 <SCSI_Verify10+0x5e>
  }

  if (SCSI_CheckAddressRange(pdev, lun, hmsc->scsi_blk_addr, hmsc->scsi_blk_len) < 0)
 800a538:	697b      	ldr	r3, [r7, #20]
 800a53a:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a53e:	697b      	ldr	r3, [r7, #20]
 800a540:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a544:	7af9      	ldrb	r1, [r7, #11]
 800a546:	68f8      	ldr	r0, [r7, #12]
 800a548:	f000 f80e 	bl	800a568 <SCSI_CheckAddressRange>
 800a54c:	4603      	mov	r3, r0
 800a54e:	2b00      	cmp	r3, #0
 800a550:	da02      	bge.n	800a558 <SCSI_Verify10+0x56>
  {
    return -1; /* error */
 800a552:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a556:	e003      	b.n	800a560 <SCSI_Verify10+0x5e>
  }

  hmsc->bot_data_length = 0U;
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	2200      	movs	r2, #0
 800a55c:	60da      	str	r2, [r3, #12]

  return 0;
 800a55e:	2300      	movs	r3, #0
}
 800a560:	4618      	mov	r0, r3
 800a562:	3718      	adds	r7, #24
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <SCSI_CheckAddressRange>:
* @param  blk_nbr: number of block to be processed
* @retval status
*/
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b086      	sub	sp, #24
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	607a      	str	r2, [r7, #4]
 800a572:	603b      	str	r3, [r7, #0]
 800a574:	460b      	mov	r3, r1
 800a576:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a57e:	617b      	str	r3, [r7, #20]

  if ((blk_offset + blk_nbr) > hmsc->scsi_blk_nbr)
 800a580:	687a      	ldr	r2, [r7, #4]
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	441a      	add	r2, r3
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d908      	bls.n	800a5a2 <SCSI_CheckAddressRange+0x3a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 800a590:	7af9      	ldrb	r1, [r7, #11]
 800a592:	2321      	movs	r3, #33	; 0x21
 800a594:	2205      	movs	r2, #5
 800a596:	68f8      	ldr	r0, [r7, #12]
 800a598:	f7ff fc35 	bl	8009e06 <SCSI_SenseCode>
    return -1;
 800a59c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a5a0:	e000      	b.n	800a5a4 <SCSI_CheckAddressRange+0x3c>
  }

  return 0;
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3718      	adds	r7, #24
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <SCSI_ProcessRead>:
*         Handle Read Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a5ac:	b590      	push	{r4, r7, lr}
 800a5ae:	b085      	sub	sp, #20
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a5be:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a5c6:	68fa      	ldr	r2, [r7, #12]
 800a5c8:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a5cc:	fb02 f303 	mul.w	r3, r2, r3
 800a5d0:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a5d8:	bf28      	it	cs
 800a5da:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a5de:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a5e6:	691c      	ldr	r4, [r3, #16]
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f103 0110 	add.w	r1, r3, #16
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                     hmsc->scsi_blk_addr,
                                                     (len / hmsc->scsi_blk_size)) < 0)
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	68bb      	ldr	r3, [r7, #8]
 800a5fe:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Read(lun, hmsc->bot_data,
 800a602:	b29b      	uxth	r3, r3
 800a604:	78f8      	ldrb	r0, [r7, #3]
 800a606:	47a0      	blx	r4
 800a608:	4603      	mov	r3, r0
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	da08      	bge.n	800a620 <SCSI_ProcessRead+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 800a60e:	78f9      	ldrb	r1, [r7, #3]
 800a610:	2311      	movs	r3, #17
 800a612:	2204      	movs	r2, #4
 800a614:	6878      	ldr	r0, [r7, #4]
 800a616:	f7ff fbf6 	bl	8009e06 <SCSI_SenseCode>
    return -1;
 800a61a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a61e:	e034      	b.n	800a68a <SCSI_ProcessRead+0xde>
  }

  (void)USBD_LL_Transmit(pdev, MSC_EPIN_ADDR, hmsc->bot_data, len);
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	f103 0210 	add.w	r2, r3, #16
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	2181      	movs	r1, #129	; 0x81
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f004 f8d6 	bl	800e7dc <USBD_LL_Transmit>

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a63c:	4619      	mov	r1, r3
 800a63e:	68bb      	ldr	r3, [r7, #8]
 800a640:	fbb3 f3f1 	udiv	r3, r3, r1
 800a644:	441a      	add	r2, r3
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a658:	4619      	mov	r1, r3
 800a65a:	68bb      	ldr	r3, [r7, #8]
 800a65c:	fbb3 f3f1 	udiv	r3, r3, r1
 800a660:	1ad2      	subs	r2, r2, r3
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	1ad2      	subs	r2, r2, r3
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d102      	bne.n	800a688 <SCSI_ProcessRead+0xdc>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800a682:	68fb      	ldr	r3, [r7, #12]
 800a684:	2203      	movs	r2, #3
 800a686:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 800a688:	2300      	movs	r3, #0
}
 800a68a:	4618      	mov	r0, r3
 800a68c:	3714      	adds	r7, #20
 800a68e:	46bd      	mov	sp, r7
 800a690:	bd90      	pop	{r4, r7, pc}

0800a692 <SCSI_ProcessWrite>:
*         Handle Write Process
* @param  lun: Logical unit number
* @retval status
*/
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 800a692:	b590      	push	{r4, r7, lr}
 800a694:	b085      	sub	sp, #20
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
 800a69a:	460b      	mov	r3, r1
 800a69c:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassData;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a6a4:	60fb      	str	r3, [r7, #12]
  uint32_t len = hmsc->scsi_blk_len * hmsc->scsi_blk_size;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a6ac:	68fa      	ldr	r2, [r7, #12]
 800a6ae:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a6b2:	fb02 f303 	mul.w	r3, r2, r3
 800a6b6:	60bb      	str	r3, [r7, #8]

  len = MIN(len, MSC_MEDIA_PACKET);
 800a6b8:	68bb      	ldr	r3, [r7, #8]
 800a6ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a6be:	bf28      	it	cs
 800a6c0:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a6c4:	60bb      	str	r3, [r7, #8]

  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a6cc:	695c      	ldr	r4, [r3, #20]
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	f103 0110 	add.w	r1, r3, #16
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
                                                      hmsc->scsi_blk_addr,
                                                      (len / hmsc->scsi_blk_size)) < 0)
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData)->Write(lun, hmsc->bot_data,
 800a6e8:	b29b      	uxth	r3, r3
 800a6ea:	78f8      	ldrb	r0, [r7, #3]
 800a6ec:	47a0      	blx	r4
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	da08      	bge.n	800a706 <SCSI_ProcessWrite+0x74>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 800a6f4:	78f9      	ldrb	r1, [r7, #3]
 800a6f6:	2303      	movs	r3, #3
 800a6f8:	2204      	movs	r2, #4
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f7ff fb83 	bl	8009e06 <SCSI_SenseCode>
    return -1;
 800a700:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a704:	e044      	b.n	800a790 <SCSI_ProcessWrite+0xfe>
  }

  hmsc->scsi_blk_addr += (len / hmsc->scsi_blk_size);
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f8d3 226c 	ldr.w	r2, [r3, #620]	; 0x26c
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a712:	4619      	mov	r1, r3
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	fbb3 f3f1 	udiv	r3, r3, r1
 800a71a:	441a      	add	r2, r3
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  hmsc->scsi_blk_len -= (len / hmsc->scsi_blk_size);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	f8b3 3264 	ldrh.w	r3, [r3, #612]	; 0x264
 800a72e:	4619      	mov	r1, r3
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	fbb3 f3f1 	udiv	r3, r3, r1
 800a736:	1ad2      	subs	r2, r2, r3
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800a744:	68bb      	ldr	r3, [r7, #8]
 800a746:	1ad2      	subs	r2, r2, r3
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238

  if (hmsc->scsi_blk_len == 0U)
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a754:	2b00      	cmp	r3, #0
 800a756:	d104      	bne.n	800a762 <SCSI_ProcessWrite+0xd0>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 800a758:	2100      	movs	r1, #0
 800a75a:	6878      	ldr	r0, [r7, #4]
 800a75c:	f7fe ff04 	bl	8009568 <MSC_BOT_SendCSW>
 800a760:	e015      	b.n	800a78e <SCSI_ProcessWrite+0xfc>
  }
  else
  {
    len = MIN((hmsc->scsi_blk_len * hmsc->scsi_blk_size), MSC_MEDIA_PACKET);
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800a768:	68fa      	ldr	r2, [r7, #12]
 800a76a:	f8b2 2264 	ldrh.w	r2, [r2, #612]	; 0x264
 800a76e:	fb02 f303 	mul.w	r3, r2, r3
 800a772:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a776:	bf28      	it	cs
 800a778:	f44f 7300 	movcs.w	r3, #512	; 0x200
 800a77c:	60bb      	str	r3, [r7, #8]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSC_EPOUT_ADDR, hmsc->bot_data, len);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	f103 0210 	add.w	r2, r3, #16
 800a784:	68bb      	ldr	r3, [r7, #8]
 800a786:	2101      	movs	r1, #1
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f004 f848 	bl	800e81e <USBD_LL_PrepareReceive>
  }

  return 0;
 800a78e:	2300      	movs	r3, #0
}
 800a790:	4618      	mov	r0, r3
 800a792:	3714      	adds	r7, #20
 800a794:	46bd      	mov	sp, r7
 800a796:	bd90      	pop	{r4, r7, pc}

0800a798 <SCSI_UpdateBotData>:
* @param  length: Data length
* @retval status
*/
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 800a798:	b480      	push	{r7}
 800a79a:	b087      	sub	sp, #28
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	60f8      	str	r0, [r7, #12]
 800a7a0:	60b9      	str	r1, [r7, #8]
 800a7a2:	4613      	mov	r3, r2
 800a7a4:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 800a7a6:	88fb      	ldrh	r3, [r7, #6]
 800a7a8:	82fb      	strh	r3, [r7, #22]

  hmsc->bot_data_length = len;
 800a7aa:	8afa      	ldrh	r2, [r7, #22]
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 800a7b0:	e00b      	b.n	800a7ca <SCSI_UpdateBotData+0x32>
  {
    len--;
 800a7b2:	8afb      	ldrh	r3, [r7, #22]
 800a7b4:	3b01      	subs	r3, #1
 800a7b6:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 800a7b8:	8afb      	ldrh	r3, [r7, #22]
 800a7ba:	68ba      	ldr	r2, [r7, #8]
 800a7bc:	441a      	add	r2, r3
 800a7be:	8afb      	ldrh	r3, [r7, #22]
 800a7c0:	7811      	ldrb	r1, [r2, #0]
 800a7c2:	68fa      	ldr	r2, [r7, #12]
 800a7c4:	4413      	add	r3, r2
 800a7c6:	460a      	mov	r2, r1
 800a7c8:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 800a7ca:	8afb      	ldrh	r3, [r7, #22]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d1f0      	bne.n	800a7b2 <SCSI_UpdateBotData+0x1a>
  }

  return 0;
 800a7d0:	2300      	movs	r3, #0
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	371c      	adds	r7, #28
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7dc:	4770      	bx	lr

0800a7de <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a7de:	b580      	push	{r7, lr}
 800a7e0:	b086      	sub	sp, #24
 800a7e2:	af00      	add	r7, sp, #0
 800a7e4:	60f8      	str	r0, [r7, #12]
 800a7e6:	60b9      	str	r1, [r7, #8]
 800a7e8:	4613      	mov	r3, r2
 800a7ea:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d101      	bne.n	800a7f6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a7f2:	2303      	movs	r3, #3
 800a7f4:	e025      	b.n	800a842 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d003      	beq.n	800a808 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	2200      	movs	r2, #0
 800a804:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d003      	beq.n	800a81a <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	2200      	movs	r2, #0
 800a816:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d003      	beq.n	800a828 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	68ba      	ldr	r2, [r7, #8]
 800a824:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2201      	movs	r2, #1
 800a82c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	79fa      	ldrb	r2, [r7, #7]
 800a834:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a836:	68f8      	ldr	r0, [r7, #12]
 800a838:	f003 fe78 	bl	800e52c <USBD_LL_Init>
 800a83c:	4603      	mov	r3, r0
 800a83e:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a840:	7dfb      	ldrb	r3, [r7, #23]
}
 800a842:	4618      	mov	r0, r3
 800a844:	3718      	adds	r7, #24
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}

0800a84a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a84a:	b580      	push	{r7, lr}
 800a84c:	b084      	sub	sp, #16
 800a84e:	af00      	add	r7, sp, #0
 800a850:	6078      	str	r0, [r7, #4]
 800a852:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a854:	2300      	movs	r3, #0
 800a856:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d101      	bne.n	800a862 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a85e:	2303      	movs	r3, #3
 800a860:	e010      	b.n	800a884 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	683a      	ldr	r2, [r7, #0]
 800a866:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a872:	f107 020e 	add.w	r2, r7, #14
 800a876:	4610      	mov	r0, r2
 800a878:	4798      	blx	r3
 800a87a:	4602      	mov	r2, r0
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800a882:	2300      	movs	r3, #0
}
 800a884:	4618      	mov	r0, r3
 800a886:	3710      	adds	r7, #16
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	b082      	sub	sp, #8
 800a890:	af00      	add	r7, sp, #0
 800a892:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a894:	6878      	ldr	r0, [r7, #4]
 800a896:	f003 fe99 	bl	800e5cc <USBD_LL_Start>
 800a89a:	4603      	mov	r3, r0
}
 800a89c:	4618      	mov	r0, r3
 800a89e:	3708      	adds	r7, #8
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}

0800a8a4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a8a4:	b480      	push	{r7}
 800a8a6:	b083      	sub	sp, #12
 800a8a8:	af00      	add	r7, sp, #0
 800a8aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a8ac:	2300      	movs	r3, #0
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	370c      	adds	r7, #12
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr

0800a8ba <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8ba:	b580      	push	{r7, lr}
 800a8bc:	b084      	sub	sp, #16
 800a8be:	af00      	add	r7, sp, #0
 800a8c0:	6078      	str	r0, [r7, #4]
 800a8c2:	460b      	mov	r3, r1
 800a8c4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a8c6:	2303      	movs	r3, #3
 800a8c8:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d009      	beq.n	800a8e8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	78fa      	ldrb	r2, [r7, #3]
 800a8de:	4611      	mov	r1, r2
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	4798      	blx	r3
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a8e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3710      	adds	r7, #16
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	bd80      	pop	{r7, pc}

0800a8f2 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a8f2:	b580      	push	{r7, lr}
 800a8f4:	b082      	sub	sp, #8
 800a8f6:	af00      	add	r7, sp, #0
 800a8f8:	6078      	str	r0, [r7, #4]
 800a8fa:	460b      	mov	r3, r1
 800a8fc:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a904:	2b00      	cmp	r3, #0
 800a906:	d007      	beq.n	800a918 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a90e:	685b      	ldr	r3, [r3, #4]
 800a910:	78fa      	ldrb	r2, [r7, #3]
 800a912:	4611      	mov	r1, r2
 800a914:	6878      	ldr	r0, [r7, #4]
 800a916:	4798      	blx	r3
  }

  return USBD_OK;
 800a918:	2300      	movs	r3, #0
}
 800a91a:	4618      	mov	r0, r3
 800a91c:	3708      	adds	r7, #8
 800a91e:	46bd      	mov	sp, r7
 800a920:	bd80      	pop	{r7, pc}

0800a922 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a922:	b580      	push	{r7, lr}
 800a924:	b084      	sub	sp, #16
 800a926:	af00      	add	r7, sp, #0
 800a928:	6078      	str	r0, [r7, #4]
 800a92a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a932:	6839      	ldr	r1, [r7, #0]
 800a934:	4618      	mov	r0, r3
 800a936:	f000 ff2b 	bl	800b790 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2201      	movs	r2, #1
 800a93e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a948:	461a      	mov	r2, r3
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a956:	f003 031f 	and.w	r3, r3, #31
 800a95a:	2b01      	cmp	r3, #1
 800a95c:	d00e      	beq.n	800a97c <USBD_LL_SetupStage+0x5a>
 800a95e:	2b01      	cmp	r3, #1
 800a960:	d302      	bcc.n	800a968 <USBD_LL_SetupStage+0x46>
 800a962:	2b02      	cmp	r3, #2
 800a964:	d014      	beq.n	800a990 <USBD_LL_SetupStage+0x6e>
 800a966:	e01d      	b.n	800a9a4 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a96e:	4619      	mov	r1, r3
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f000 fa17 	bl	800ada4 <USBD_StdDevReq>
 800a976:	4603      	mov	r3, r0
 800a978:	73fb      	strb	r3, [r7, #15]
      break;
 800a97a:	e020      	b.n	800a9be <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a982:	4619      	mov	r1, r3
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	f000 fa7b 	bl	800ae80 <USBD_StdItfReq>
 800a98a:	4603      	mov	r3, r0
 800a98c:	73fb      	strb	r3, [r7, #15]
      break;
 800a98e:	e016      	b.n	800a9be <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a996:	4619      	mov	r1, r3
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 fab7 	bl	800af0c <USBD_StdEPReq>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	73fb      	strb	r3, [r7, #15]
      break;
 800a9a2:	e00c      	b.n	800a9be <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a9aa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a9ae:	b2db      	uxtb	r3, r3
 800a9b0:	4619      	mov	r1, r3
 800a9b2:	6878      	ldr	r0, [r7, #4]
 800a9b4:	f003 fe89 	bl	800e6ca <USBD_LL_StallEP>
 800a9b8:	4603      	mov	r3, r0
 800a9ba:	73fb      	strb	r3, [r7, #15]
      break;
 800a9bc:	bf00      	nop
  }

  return ret;
 800a9be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	3710      	adds	r7, #16
 800a9c4:	46bd      	mov	sp, r7
 800a9c6:	bd80      	pop	{r7, pc}

0800a9c8 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b086      	sub	sp, #24
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	60f8      	str	r0, [r7, #12]
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	607a      	str	r2, [r7, #4]
 800a9d4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a9d6:	7afb      	ldrb	r3, [r7, #11]
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d137      	bne.n	800aa4c <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a9e2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a9ea:	2b03      	cmp	r3, #3
 800a9ec:	d14a      	bne.n	800aa84 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a9ee:	693b      	ldr	r3, [r7, #16]
 800a9f0:	689a      	ldr	r2, [r3, #8]
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	68db      	ldr	r3, [r3, #12]
 800a9f6:	429a      	cmp	r2, r3
 800a9f8:	d913      	bls.n	800aa22 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a9fa:	693b      	ldr	r3, [r7, #16]
 800a9fc:	689a      	ldr	r2, [r3, #8]
 800a9fe:	693b      	ldr	r3, [r7, #16]
 800aa00:	68db      	ldr	r3, [r3, #12]
 800aa02:	1ad2      	subs	r2, r2, r3
 800aa04:	693b      	ldr	r3, [r7, #16]
 800aa06:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800aa08:	693b      	ldr	r3, [r7, #16]
 800aa0a:	68da      	ldr	r2, [r3, #12]
 800aa0c:	693b      	ldr	r3, [r7, #16]
 800aa0e:	689b      	ldr	r3, [r3, #8]
 800aa10:	4293      	cmp	r3, r2
 800aa12:	bf28      	it	cs
 800aa14:	4613      	movcs	r3, r2
 800aa16:	461a      	mov	r2, r3
 800aa18:	6879      	ldr	r1, [r7, #4]
 800aa1a:	68f8      	ldr	r0, [r7, #12]
 800aa1c:	f000 ff8f 	bl	800b93e <USBD_CtlContinueRx>
 800aa20:	e030      	b.n	800aa84 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa28:	691b      	ldr	r3, [r3, #16]
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d00a      	beq.n	800aa44 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800aa34:	2b03      	cmp	r3, #3
 800aa36:	d105      	bne.n	800aa44 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa3e:	691b      	ldr	r3, [r3, #16]
 800aa40:	68f8      	ldr	r0, [r7, #12]
 800aa42:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800aa44:	68f8      	ldr	r0, [r7, #12]
 800aa46:	f000 ff8b 	bl	800b960 <USBD_CtlSendStatus>
 800aa4a:	e01b      	b.n	800aa84 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa52:	699b      	ldr	r3, [r3, #24]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d013      	beq.n	800aa80 <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800aa5e:	2b03      	cmp	r3, #3
 800aa60:	d10e      	bne.n	800aa80 <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa68:	699b      	ldr	r3, [r3, #24]
 800aa6a:	7afa      	ldrb	r2, [r7, #11]
 800aa6c:	4611      	mov	r1, r2
 800aa6e:	68f8      	ldr	r0, [r7, #12]
 800aa70:	4798      	blx	r3
 800aa72:	4603      	mov	r3, r0
 800aa74:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800aa76:	7dfb      	ldrb	r3, [r7, #23]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d003      	beq.n	800aa84 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800aa7c:	7dfb      	ldrb	r3, [r7, #23]
 800aa7e:	e002      	b.n	800aa86 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800aa80:	2303      	movs	r3, #3
 800aa82:	e000      	b.n	800aa86 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800aa84:	2300      	movs	r3, #0
}
 800aa86:	4618      	mov	r0, r3
 800aa88:	3718      	adds	r7, #24
 800aa8a:	46bd      	mov	sp, r7
 800aa8c:	bd80      	pop	{r7, pc}

0800aa8e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aa8e:	b580      	push	{r7, lr}
 800aa90:	b086      	sub	sp, #24
 800aa92:	af00      	add	r7, sp, #0
 800aa94:	60f8      	str	r0, [r7, #12]
 800aa96:	460b      	mov	r3, r1
 800aa98:	607a      	str	r2, [r7, #4]
 800aa9a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800aa9c:	7afb      	ldrb	r3, [r7, #11]
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d16a      	bne.n	800ab78 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	3314      	adds	r3, #20
 800aaa6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aaae:	2b02      	cmp	r3, #2
 800aab0:	d155      	bne.n	800ab5e <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800aab2:	693b      	ldr	r3, [r7, #16]
 800aab4:	689a      	ldr	r2, [r3, #8]
 800aab6:	693b      	ldr	r3, [r7, #16]
 800aab8:	68db      	ldr	r3, [r3, #12]
 800aaba:	429a      	cmp	r2, r3
 800aabc:	d914      	bls.n	800aae8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800aabe:	693b      	ldr	r3, [r7, #16]
 800aac0:	689a      	ldr	r2, [r3, #8]
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	68db      	ldr	r3, [r3, #12]
 800aac6:	1ad2      	subs	r2, r2, r3
 800aac8:	693b      	ldr	r3, [r7, #16]
 800aaca:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800aacc:	693b      	ldr	r3, [r7, #16]
 800aace:	689b      	ldr	r3, [r3, #8]
 800aad0:	461a      	mov	r2, r3
 800aad2:	6879      	ldr	r1, [r7, #4]
 800aad4:	68f8      	ldr	r0, [r7, #12]
 800aad6:	f000 ff21 	bl	800b91c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aada:	2300      	movs	r3, #0
 800aadc:	2200      	movs	r2, #0
 800aade:	2100      	movs	r1, #0
 800aae0:	68f8      	ldr	r0, [r7, #12]
 800aae2:	f003 fe9c 	bl	800e81e <USBD_LL_PrepareReceive>
 800aae6:	e03a      	b.n	800ab5e <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800aae8:	693b      	ldr	r3, [r7, #16]
 800aaea:	68da      	ldr	r2, [r3, #12]
 800aaec:	693b      	ldr	r3, [r7, #16]
 800aaee:	689b      	ldr	r3, [r3, #8]
 800aaf0:	429a      	cmp	r2, r3
 800aaf2:	d11c      	bne.n	800ab2e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800aaf4:	693b      	ldr	r3, [r7, #16]
 800aaf6:	685a      	ldr	r2, [r3, #4]
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800aafc:	429a      	cmp	r2, r3
 800aafe:	d316      	bcc.n	800ab2e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ab00:	693b      	ldr	r3, [r7, #16]
 800ab02:	685a      	ldr	r2, [r3, #4]
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d20f      	bcs.n	800ab2e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ab0e:	2200      	movs	r2, #0
 800ab10:	2100      	movs	r1, #0
 800ab12:	68f8      	ldr	r0, [r7, #12]
 800ab14:	f000 ff02 	bl	800b91c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	2200      	movs	r2, #0
 800ab1c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab20:	2300      	movs	r3, #0
 800ab22:	2200      	movs	r2, #0
 800ab24:	2100      	movs	r1, #0
 800ab26:	68f8      	ldr	r0, [r7, #12]
 800ab28:	f003 fe79 	bl	800e81e <USBD_LL_PrepareReceive>
 800ab2c:	e017      	b.n	800ab5e <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab34:	68db      	ldr	r3, [r3, #12]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d00a      	beq.n	800ab50 <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800ab40:	2b03      	cmp	r3, #3
 800ab42:	d105      	bne.n	800ab50 <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab4a:	68db      	ldr	r3, [r3, #12]
 800ab4c:	68f8      	ldr	r0, [r7, #12]
 800ab4e:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab50:	2180      	movs	r1, #128	; 0x80
 800ab52:	68f8      	ldr	r0, [r7, #12]
 800ab54:	f003 fdb9 	bl	800e6ca <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ab58:	68f8      	ldr	r0, [r7, #12]
 800ab5a:	f000 ff14 	bl	800b986 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ab64:	2b01      	cmp	r3, #1
 800ab66:	d123      	bne.n	800abb0 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ab68:	68f8      	ldr	r0, [r7, #12]
 800ab6a:	f7ff fe9b 	bl	800a8a4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	2200      	movs	r2, #0
 800ab72:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ab76:	e01b      	b.n	800abb0 <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab7e:	695b      	ldr	r3, [r3, #20]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	d013      	beq.n	800abac <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800ab8a:	2b03      	cmp	r3, #3
 800ab8c:	d10e      	bne.n	800abac <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab94:	695b      	ldr	r3, [r3, #20]
 800ab96:	7afa      	ldrb	r2, [r7, #11]
 800ab98:	4611      	mov	r1, r2
 800ab9a:	68f8      	ldr	r0, [r7, #12]
 800ab9c:	4798      	blx	r3
 800ab9e:	4603      	mov	r3, r0
 800aba0:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800aba2:	7dfb      	ldrb	r3, [r7, #23]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d003      	beq.n	800abb0 <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800aba8:	7dfb      	ldrb	r3, [r7, #23]
 800abaa:	e002      	b.n	800abb2 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800abac:	2303      	movs	r3, #3
 800abae:	e000      	b.n	800abb2 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800abb0:	2300      	movs	r3, #0
}
 800abb2:	4618      	mov	r0, r3
 800abb4:	3718      	adds	r7, #24
 800abb6:	46bd      	mov	sp, r7
 800abb8:	bd80      	pop	{r7, pc}

0800abba <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800abba:	b580      	push	{r7, lr}
 800abbc:	b082      	sub	sp, #8
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2201      	movs	r2, #1
 800abc6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2200      	movs	r2, #0
 800abce:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2200      	movs	r2, #0
 800abd6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2200      	movs	r2, #0
 800abdc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d009      	beq.n	800abfe <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800abf0:	685b      	ldr	r3, [r3, #4]
 800abf2:	687a      	ldr	r2, [r7, #4]
 800abf4:	6852      	ldr	r2, [r2, #4]
 800abf6:	b2d2      	uxtb	r2, r2
 800abf8:	4611      	mov	r1, r2
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800abfe:	2340      	movs	r3, #64	; 0x40
 800ac00:	2200      	movs	r2, #0
 800ac02:	2100      	movs	r1, #0
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f003 fcfc 	bl	800e602 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	2201      	movs	r2, #1
 800ac0e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	2240      	movs	r2, #64	; 0x40
 800ac16:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac1a:	2340      	movs	r3, #64	; 0x40
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	2180      	movs	r1, #128	; 0x80
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f003 fcee 	bl	800e602 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	2201      	movs	r2, #1
 800ac2a:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2240      	movs	r2, #64	; 0x40
 800ac30:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800ac32:	2300      	movs	r3, #0
}
 800ac34:	4618      	mov	r0, r3
 800ac36:	3708      	adds	r7, #8
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}

0800ac3c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ac3c:	b480      	push	{r7}
 800ac3e:	b083      	sub	sp, #12
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	6078      	str	r0, [r7, #4]
 800ac44:	460b      	mov	r3, r1
 800ac46:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	78fa      	ldrb	r2, [r7, #3]
 800ac4c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ac4e:	2300      	movs	r3, #0
}
 800ac50:	4618      	mov	r0, r3
 800ac52:	370c      	adds	r7, #12
 800ac54:	46bd      	mov	sp, r7
 800ac56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5a:	4770      	bx	lr

0800ac5c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	b083      	sub	sp, #12
 800ac60:	af00      	add	r7, sp, #0
 800ac62:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	2204      	movs	r2, #4
 800ac74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ac78:	2300      	movs	r3, #0
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	370c      	adds	r7, #12
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr

0800ac86 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ac86:	b480      	push	{r7}
 800ac88:	b083      	sub	sp, #12
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac94:	2b04      	cmp	r3, #4
 800ac96:	d105      	bne.n	800aca4 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800aca4:	2300      	movs	r3, #0
}
 800aca6:	4618      	mov	r0, r3
 800aca8:	370c      	adds	r7, #12
 800acaa:	46bd      	mov	sp, r7
 800acac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb0:	4770      	bx	lr

0800acb2 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800acb2:	b580      	push	{r7, lr}
 800acb4:	b082      	sub	sp, #8
 800acb6:	af00      	add	r7, sp, #0
 800acb8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800acc0:	2b03      	cmp	r3, #3
 800acc2:	d10b      	bne.n	800acdc <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acca:	69db      	ldr	r3, [r3, #28]
 800accc:	2b00      	cmp	r3, #0
 800acce:	d005      	beq.n	800acdc <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acd6:	69db      	ldr	r3, [r3, #28]
 800acd8:	6878      	ldr	r0, [r7, #4]
 800acda:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800acdc:	2300      	movs	r3, #0
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3708      	adds	r7, #8
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}

0800ace6 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ace6:	b480      	push	{r7}
 800ace8:	b083      	sub	sp, #12
 800acea:	af00      	add	r7, sp, #0
 800acec:	6078      	str	r0, [r7, #4]
 800acee:	460b      	mov	r3, r1
 800acf0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800acf2:	2300      	movs	r3, #0
}
 800acf4:	4618      	mov	r0, r3
 800acf6:	370c      	adds	r7, #12
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr

0800ad00 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b083      	sub	sp, #12
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
 800ad08:	460b      	mov	r3, r1
 800ad0a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ad0c:	2300      	movs	r3, #0
}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	370c      	adds	r7, #12
 800ad12:	46bd      	mov	sp, r7
 800ad14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad18:	4770      	bx	lr

0800ad1a <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ad1a:	b480      	push	{r7}
 800ad1c:	b083      	sub	sp, #12
 800ad1e:	af00      	add	r7, sp, #0
 800ad20:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ad22:	2300      	movs	r3, #0
}
 800ad24:	4618      	mov	r0, r3
 800ad26:	370c      	adds	r7, #12
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr

0800ad30 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ad30:	b580      	push	{r7, lr}
 800ad32:	b082      	sub	sp, #8
 800ad34:	af00      	add	r7, sp, #0
 800ad36:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d009      	beq.n	800ad5e <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad50:	685b      	ldr	r3, [r3, #4]
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	6852      	ldr	r2, [r2, #4]
 800ad56:	b2d2      	uxtb	r2, r2
 800ad58:	4611      	mov	r1, r2
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	4798      	blx	r3
  }

  return USBD_OK;
 800ad5e:	2300      	movs	r3, #0
}
 800ad60:	4618      	mov	r0, r3
 800ad62:	3708      	adds	r7, #8
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ad68:	b480      	push	{r7}
 800ad6a:	b087      	sub	sp, #28
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ad74:	697b      	ldr	r3, [r7, #20]
 800ad76:	781b      	ldrb	r3, [r3, #0]
 800ad78:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ad80:	697b      	ldr	r3, [r7, #20]
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ad86:	8a3b      	ldrh	r3, [r7, #16]
 800ad88:	021b      	lsls	r3, r3, #8
 800ad8a:	b21a      	sxth	r2, r3
 800ad8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ad90:	4313      	orrs	r3, r2
 800ad92:	b21b      	sxth	r3, r3
 800ad94:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ad96:	89fb      	ldrh	r3, [r7, #14]
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	371c      	adds	r7, #28
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ada2:	4770      	bx	lr

0800ada4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b084      	sub	sp, #16
 800ada8:	af00      	add	r7, sp, #0
 800adaa:	6078      	str	r0, [r7, #4]
 800adac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800adae:	2300      	movs	r3, #0
 800adb0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800adb2:	683b      	ldr	r3, [r7, #0]
 800adb4:	781b      	ldrb	r3, [r3, #0]
 800adb6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800adba:	2b20      	cmp	r3, #32
 800adbc:	d004      	beq.n	800adc8 <USBD_StdDevReq+0x24>
 800adbe:	2b40      	cmp	r3, #64	; 0x40
 800adc0:	d002      	beq.n	800adc8 <USBD_StdDevReq+0x24>
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d00a      	beq.n	800addc <USBD_StdDevReq+0x38>
 800adc6:	e050      	b.n	800ae6a <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adce:	689b      	ldr	r3, [r3, #8]
 800add0:	6839      	ldr	r1, [r7, #0]
 800add2:	6878      	ldr	r0, [r7, #4]
 800add4:	4798      	blx	r3
 800add6:	4603      	mov	r3, r0
 800add8:	73fb      	strb	r3, [r7, #15]
    break;
 800adda:	e04b      	b.n	800ae74 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	785b      	ldrb	r3, [r3, #1]
 800ade0:	2b09      	cmp	r3, #9
 800ade2:	d83c      	bhi.n	800ae5e <USBD_StdDevReq+0xba>
 800ade4:	a201      	add	r2, pc, #4	; (adr r2, 800adec <USBD_StdDevReq+0x48>)
 800ade6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adea:	bf00      	nop
 800adec:	0800ae41 	.word	0x0800ae41
 800adf0:	0800ae55 	.word	0x0800ae55
 800adf4:	0800ae5f 	.word	0x0800ae5f
 800adf8:	0800ae4b 	.word	0x0800ae4b
 800adfc:	0800ae5f 	.word	0x0800ae5f
 800ae00:	0800ae1f 	.word	0x0800ae1f
 800ae04:	0800ae15 	.word	0x0800ae15
 800ae08:	0800ae5f 	.word	0x0800ae5f
 800ae0c:	0800ae37 	.word	0x0800ae37
 800ae10:	0800ae29 	.word	0x0800ae29
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800ae14:	6839      	ldr	r1, [r7, #0]
 800ae16:	6878      	ldr	r0, [r7, #4]
 800ae18:	f000 f9ce 	bl	800b1b8 <USBD_GetDescriptor>
      break;
 800ae1c:	e024      	b.n	800ae68 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800ae1e:	6839      	ldr	r1, [r7, #0]
 800ae20:	6878      	ldr	r0, [r7, #4]
 800ae22:	f000 fb33 	bl	800b48c <USBD_SetAddress>
      break;
 800ae26:	e01f      	b.n	800ae68 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800ae28:	6839      	ldr	r1, [r7, #0]
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 fb70 	bl	800b510 <USBD_SetConfig>
 800ae30:	4603      	mov	r3, r0
 800ae32:	73fb      	strb	r3, [r7, #15]
      break;
 800ae34:	e018      	b.n	800ae68 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800ae36:	6839      	ldr	r1, [r7, #0]
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f000 fc0d 	bl	800b658 <USBD_GetConfig>
      break;
 800ae3e:	e013      	b.n	800ae68 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800ae40:	6839      	ldr	r1, [r7, #0]
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 fc3c 	bl	800b6c0 <USBD_GetStatus>
      break;
 800ae48:	e00e      	b.n	800ae68 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800ae4a:	6839      	ldr	r1, [r7, #0]
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f000 fc6a 	bl	800b726 <USBD_SetFeature>
      break;
 800ae52:	e009      	b.n	800ae68 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800ae54:	6839      	ldr	r1, [r7, #0]
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f000 fc79 	bl	800b74e <USBD_ClrFeature>
      break;
 800ae5c:	e004      	b.n	800ae68 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800ae5e:	6839      	ldr	r1, [r7, #0]
 800ae60:	6878      	ldr	r0, [r7, #4]
 800ae62:	f000 fccf 	bl	800b804 <USBD_CtlError>
      break;
 800ae66:	bf00      	nop
    }
    break;
 800ae68:	e004      	b.n	800ae74 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800ae6a:	6839      	ldr	r1, [r7, #0]
 800ae6c:	6878      	ldr	r0, [r7, #4]
 800ae6e:	f000 fcc9 	bl	800b804 <USBD_CtlError>
    break;
 800ae72:	bf00      	nop
  }

  return ret;
 800ae74:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae76:	4618      	mov	r0, r3
 800ae78:	3710      	adds	r7, #16
 800ae7a:	46bd      	mov	sp, r7
 800ae7c:	bd80      	pop	{r7, pc}
 800ae7e:	bf00      	nop

0800ae80 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b084      	sub	sp, #16
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
 800ae88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	781b      	ldrb	r3, [r3, #0]
 800ae92:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ae96:	2b20      	cmp	r3, #32
 800ae98:	d003      	beq.n	800aea2 <USBD_StdItfReq+0x22>
 800ae9a:	2b40      	cmp	r3, #64	; 0x40
 800ae9c:	d001      	beq.n	800aea2 <USBD_StdItfReq+0x22>
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d12a      	bne.n	800aef8 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aea8:	3b01      	subs	r3, #1
 800aeaa:	2b02      	cmp	r3, #2
 800aeac:	d81d      	bhi.n	800aeea <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	889b      	ldrh	r3, [r3, #4]
 800aeb2:	b2db      	uxtb	r3, r3
 800aeb4:	2b01      	cmp	r3, #1
 800aeb6:	d813      	bhi.n	800aee0 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aebe:	689b      	ldr	r3, [r3, #8]
 800aec0:	6839      	ldr	r1, [r7, #0]
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	4798      	blx	r3
 800aec6:	4603      	mov	r3, r0
 800aec8:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	88db      	ldrh	r3, [r3, #6]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d110      	bne.n	800aef4 <USBD_StdItfReq+0x74>
 800aed2:	7bfb      	ldrb	r3, [r7, #15]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d10d      	bne.n	800aef4 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800aed8:	6878      	ldr	r0, [r7, #4]
 800aeda:	f000 fd41 	bl	800b960 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800aede:	e009      	b.n	800aef4 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800aee0:	6839      	ldr	r1, [r7, #0]
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f000 fc8e 	bl	800b804 <USBD_CtlError>
      break;
 800aee8:	e004      	b.n	800aef4 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800aeea:	6839      	ldr	r1, [r7, #0]
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	f000 fc89 	bl	800b804 <USBD_CtlError>
      break;
 800aef2:	e000      	b.n	800aef6 <USBD_StdItfReq+0x76>
      break;
 800aef4:	bf00      	nop
    }
    break;
 800aef6:	e004      	b.n	800af02 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800aef8:	6839      	ldr	r1, [r7, #0]
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f000 fc82 	bl	800b804 <USBD_CtlError>
    break;
 800af00:	bf00      	nop
  }

  return ret;
 800af02:	7bfb      	ldrb	r3, [r7, #15]
}
 800af04:	4618      	mov	r0, r3
 800af06:	3710      	adds	r7, #16
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}

0800af0c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b084      	sub	sp, #16
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800af16:	2300      	movs	r3, #0
 800af18:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800af1a:	683b      	ldr	r3, [r7, #0]
 800af1c:	889b      	ldrh	r3, [r3, #4]
 800af1e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	781b      	ldrb	r3, [r3, #0]
 800af24:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800af28:	2b20      	cmp	r3, #32
 800af2a:	d004      	beq.n	800af36 <USBD_StdEPReq+0x2a>
 800af2c:	2b40      	cmp	r3, #64	; 0x40
 800af2e:	d002      	beq.n	800af36 <USBD_StdEPReq+0x2a>
 800af30:	2b00      	cmp	r3, #0
 800af32:	d00a      	beq.n	800af4a <USBD_StdEPReq+0x3e>
 800af34:	e135      	b.n	800b1a2 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af3c:	689b      	ldr	r3, [r3, #8]
 800af3e:	6839      	ldr	r1, [r7, #0]
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	4798      	blx	r3
 800af44:	4603      	mov	r3, r0
 800af46:	73fb      	strb	r3, [r7, #15]
    break;
 800af48:	e130      	b.n	800b1ac <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	785b      	ldrb	r3, [r3, #1]
 800af4e:	2b01      	cmp	r3, #1
 800af50:	d03e      	beq.n	800afd0 <USBD_StdEPReq+0xc4>
 800af52:	2b03      	cmp	r3, #3
 800af54:	d002      	beq.n	800af5c <USBD_StdEPReq+0x50>
 800af56:	2b00      	cmp	r3, #0
 800af58:	d077      	beq.n	800b04a <USBD_StdEPReq+0x13e>
 800af5a:	e11c      	b.n	800b196 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af62:	2b02      	cmp	r3, #2
 800af64:	d002      	beq.n	800af6c <USBD_StdEPReq+0x60>
 800af66:	2b03      	cmp	r3, #3
 800af68:	d015      	beq.n	800af96 <USBD_StdEPReq+0x8a>
 800af6a:	e02b      	b.n	800afc4 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800af6c:	7bbb      	ldrb	r3, [r7, #14]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d00c      	beq.n	800af8c <USBD_StdEPReq+0x80>
 800af72:	7bbb      	ldrb	r3, [r7, #14]
 800af74:	2b80      	cmp	r3, #128	; 0x80
 800af76:	d009      	beq.n	800af8c <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800af78:	7bbb      	ldrb	r3, [r7, #14]
 800af7a:	4619      	mov	r1, r3
 800af7c:	6878      	ldr	r0, [r7, #4]
 800af7e:	f003 fba4 	bl	800e6ca <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800af82:	2180      	movs	r1, #128	; 0x80
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f003 fba0 	bl	800e6ca <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800af8a:	e020      	b.n	800afce <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800af8c:	6839      	ldr	r1, [r7, #0]
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f000 fc38 	bl	800b804 <USBD_CtlError>
        break;
 800af94:	e01b      	b.n	800afce <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800af96:	683b      	ldr	r3, [r7, #0]
 800af98:	885b      	ldrh	r3, [r3, #2]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d10e      	bne.n	800afbc <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800af9e:	7bbb      	ldrb	r3, [r7, #14]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d00b      	beq.n	800afbc <USBD_StdEPReq+0xb0>
 800afa4:	7bbb      	ldrb	r3, [r7, #14]
 800afa6:	2b80      	cmp	r3, #128	; 0x80
 800afa8:	d008      	beq.n	800afbc <USBD_StdEPReq+0xb0>
 800afaa:	683b      	ldr	r3, [r7, #0]
 800afac:	88db      	ldrh	r3, [r3, #6]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d104      	bne.n	800afbc <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800afb2:	7bbb      	ldrb	r3, [r7, #14]
 800afb4:	4619      	mov	r1, r3
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f003 fb87 	bl	800e6ca <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f000 fccf 	bl	800b960 <USBD_CtlSendStatus>

        break;
 800afc2:	e004      	b.n	800afce <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800afc4:	6839      	ldr	r1, [r7, #0]
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f000 fc1c 	bl	800b804 <USBD_CtlError>
        break;
 800afcc:	bf00      	nop
      }
      break;
 800afce:	e0e7      	b.n	800b1a0 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afd6:	2b02      	cmp	r3, #2
 800afd8:	d002      	beq.n	800afe0 <USBD_StdEPReq+0xd4>
 800afda:	2b03      	cmp	r3, #3
 800afdc:	d015      	beq.n	800b00a <USBD_StdEPReq+0xfe>
 800afde:	e02d      	b.n	800b03c <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800afe0:	7bbb      	ldrb	r3, [r7, #14]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d00c      	beq.n	800b000 <USBD_StdEPReq+0xf4>
 800afe6:	7bbb      	ldrb	r3, [r7, #14]
 800afe8:	2b80      	cmp	r3, #128	; 0x80
 800afea:	d009      	beq.n	800b000 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800afec:	7bbb      	ldrb	r3, [r7, #14]
 800afee:	4619      	mov	r1, r3
 800aff0:	6878      	ldr	r0, [r7, #4]
 800aff2:	f003 fb6a 	bl	800e6ca <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800aff6:	2180      	movs	r1, #128	; 0x80
 800aff8:	6878      	ldr	r0, [r7, #4]
 800affa:	f003 fb66 	bl	800e6ca <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800affe:	e023      	b.n	800b048 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800b000:	6839      	ldr	r1, [r7, #0]
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f000 fbfe 	bl	800b804 <USBD_CtlError>
        break;
 800b008:	e01e      	b.n	800b048 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800b00a:	683b      	ldr	r3, [r7, #0]
 800b00c:	885b      	ldrh	r3, [r3, #2]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d119      	bne.n	800b046 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800b012:	7bbb      	ldrb	r3, [r7, #14]
 800b014:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d004      	beq.n	800b026 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b01c:	7bbb      	ldrb	r3, [r7, #14]
 800b01e:	4619      	mov	r1, r3
 800b020:	6878      	ldr	r0, [r7, #4]
 800b022:	f003 fb71 	bl	800e708 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f000 fc9a 	bl	800b960 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	6839      	ldr	r1, [r7, #0]
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	4798      	blx	r3
        }
        break;
 800b03a:	e004      	b.n	800b046 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800b03c:	6839      	ldr	r1, [r7, #0]
 800b03e:	6878      	ldr	r0, [r7, #4]
 800b040:	f000 fbe0 	bl	800b804 <USBD_CtlError>
        break;
 800b044:	e000      	b.n	800b048 <USBD_StdEPReq+0x13c>
        break;
 800b046:	bf00      	nop
      }
      break;
 800b048:	e0aa      	b.n	800b1a0 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b050:	2b02      	cmp	r3, #2
 800b052:	d002      	beq.n	800b05a <USBD_StdEPReq+0x14e>
 800b054:	2b03      	cmp	r3, #3
 800b056:	d032      	beq.n	800b0be <USBD_StdEPReq+0x1b2>
 800b058:	e097      	b.n	800b18a <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b05a:	7bbb      	ldrb	r3, [r7, #14]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d007      	beq.n	800b070 <USBD_StdEPReq+0x164>
 800b060:	7bbb      	ldrb	r3, [r7, #14]
 800b062:	2b80      	cmp	r3, #128	; 0x80
 800b064:	d004      	beq.n	800b070 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800b066:	6839      	ldr	r1, [r7, #0]
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f000 fbcb 	bl	800b804 <USBD_CtlError>
          break;
 800b06e:	e091      	b.n	800b194 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b070:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b074:	2b00      	cmp	r3, #0
 800b076:	da0b      	bge.n	800b090 <USBD_StdEPReq+0x184>
 800b078:	7bbb      	ldrb	r3, [r7, #14]
 800b07a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b07e:	4613      	mov	r3, r2
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	4413      	add	r3, r2
 800b084:	009b      	lsls	r3, r3, #2
 800b086:	3310      	adds	r3, #16
 800b088:	687a      	ldr	r2, [r7, #4]
 800b08a:	4413      	add	r3, r2
 800b08c:	3304      	adds	r3, #4
 800b08e:	e00b      	b.n	800b0a8 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800b090:	7bbb      	ldrb	r3, [r7, #14]
 800b092:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b096:	4613      	mov	r3, r2
 800b098:	009b      	lsls	r3, r3, #2
 800b09a:	4413      	add	r3, r2
 800b09c:	009b      	lsls	r3, r3, #2
 800b09e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b0a2:	687a      	ldr	r2, [r7, #4]
 800b0a4:	4413      	add	r3, r2
 800b0a6:	3304      	adds	r3, #4
 800b0a8:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	2202      	movs	r2, #2
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	6878      	ldr	r0, [r7, #4]
 800b0b8:	f000 fc15 	bl	800b8e6 <USBD_CtlSendData>
        break;
 800b0bc:	e06a      	b.n	800b194 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800b0be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	da11      	bge.n	800b0ea <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b0c6:	7bbb      	ldrb	r3, [r7, #14]
 800b0c8:	f003 020f 	and.w	r2, r3, #15
 800b0cc:	6879      	ldr	r1, [r7, #4]
 800b0ce:	4613      	mov	r3, r2
 800b0d0:	009b      	lsls	r3, r3, #2
 800b0d2:	4413      	add	r3, r2
 800b0d4:	009b      	lsls	r3, r3, #2
 800b0d6:	440b      	add	r3, r1
 800b0d8:	3324      	adds	r3, #36	; 0x24
 800b0da:	881b      	ldrh	r3, [r3, #0]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d117      	bne.n	800b110 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800b0e0:	6839      	ldr	r1, [r7, #0]
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f000 fb8e 	bl	800b804 <USBD_CtlError>
            break;
 800b0e8:	e054      	b.n	800b194 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b0ea:	7bbb      	ldrb	r3, [r7, #14]
 800b0ec:	f003 020f 	and.w	r2, r3, #15
 800b0f0:	6879      	ldr	r1, [r7, #4]
 800b0f2:	4613      	mov	r3, r2
 800b0f4:	009b      	lsls	r3, r3, #2
 800b0f6:	4413      	add	r3, r2
 800b0f8:	009b      	lsls	r3, r3, #2
 800b0fa:	440b      	add	r3, r1
 800b0fc:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b100:	881b      	ldrh	r3, [r3, #0]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d104      	bne.n	800b110 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800b106:	6839      	ldr	r1, [r7, #0]
 800b108:	6878      	ldr	r0, [r7, #4]
 800b10a:	f000 fb7b 	bl	800b804 <USBD_CtlError>
            break;
 800b10e:	e041      	b.n	800b194 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b110:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b114:	2b00      	cmp	r3, #0
 800b116:	da0b      	bge.n	800b130 <USBD_StdEPReq+0x224>
 800b118:	7bbb      	ldrb	r3, [r7, #14]
 800b11a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b11e:	4613      	mov	r3, r2
 800b120:	009b      	lsls	r3, r3, #2
 800b122:	4413      	add	r3, r2
 800b124:	009b      	lsls	r3, r3, #2
 800b126:	3310      	adds	r3, #16
 800b128:	687a      	ldr	r2, [r7, #4]
 800b12a:	4413      	add	r3, r2
 800b12c:	3304      	adds	r3, #4
 800b12e:	e00b      	b.n	800b148 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800b130:	7bbb      	ldrb	r3, [r7, #14]
 800b132:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b136:	4613      	mov	r3, r2
 800b138:	009b      	lsls	r3, r3, #2
 800b13a:	4413      	add	r3, r2
 800b13c:	009b      	lsls	r3, r3, #2
 800b13e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b142:	687a      	ldr	r2, [r7, #4]
 800b144:	4413      	add	r3, r2
 800b146:	3304      	adds	r3, #4
 800b148:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b14a:	7bbb      	ldrb	r3, [r7, #14]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d002      	beq.n	800b156 <USBD_StdEPReq+0x24a>
 800b150:	7bbb      	ldrb	r3, [r7, #14]
 800b152:	2b80      	cmp	r3, #128	; 0x80
 800b154:	d103      	bne.n	800b15e <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800b156:	68bb      	ldr	r3, [r7, #8]
 800b158:	2200      	movs	r2, #0
 800b15a:	601a      	str	r2, [r3, #0]
 800b15c:	e00e      	b.n	800b17c <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b15e:	7bbb      	ldrb	r3, [r7, #14]
 800b160:	4619      	mov	r1, r3
 800b162:	6878      	ldr	r0, [r7, #4]
 800b164:	f003 faef 	bl	800e746 <USBD_LL_IsStallEP>
 800b168:	4603      	mov	r3, r0
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d003      	beq.n	800b176 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800b16e:	68bb      	ldr	r3, [r7, #8]
 800b170:	2201      	movs	r2, #1
 800b172:	601a      	str	r2, [r3, #0]
 800b174:	e002      	b.n	800b17c <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	2200      	movs	r2, #0
 800b17a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	2202      	movs	r2, #2
 800b180:	4619      	mov	r1, r3
 800b182:	6878      	ldr	r0, [r7, #4]
 800b184:	f000 fbaf 	bl	800b8e6 <USBD_CtlSendData>
          break;
 800b188:	e004      	b.n	800b194 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800b18a:	6839      	ldr	r1, [r7, #0]
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f000 fb39 	bl	800b804 <USBD_CtlError>
        break;
 800b192:	bf00      	nop
      }
      break;
 800b194:	e004      	b.n	800b1a0 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800b196:	6839      	ldr	r1, [r7, #0]
 800b198:	6878      	ldr	r0, [r7, #4]
 800b19a:	f000 fb33 	bl	800b804 <USBD_CtlError>
      break;
 800b19e:	bf00      	nop
    }
    break;
 800b1a0:	e004      	b.n	800b1ac <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800b1a2:	6839      	ldr	r1, [r7, #0]
 800b1a4:	6878      	ldr	r0, [r7, #4]
 800b1a6:	f000 fb2d 	bl	800b804 <USBD_CtlError>
    break;
 800b1aa:	bf00      	nop
  }

  return ret;
 800b1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3710      	adds	r7, #16
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}
	...

0800b1b8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b084      	sub	sp, #16
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
 800b1c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b1c2:	2300      	movs	r3, #0
 800b1c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	885b      	ldrh	r3, [r3, #2]
 800b1d2:	0a1b      	lsrs	r3, r3, #8
 800b1d4:	b29b      	uxth	r3, r3
 800b1d6:	3b01      	subs	r3, #1
 800b1d8:	2b06      	cmp	r3, #6
 800b1da:	f200 8128 	bhi.w	800b42e <USBD_GetDescriptor+0x276>
 800b1de:	a201      	add	r2, pc, #4	; (adr r2, 800b1e4 <USBD_GetDescriptor+0x2c>)
 800b1e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1e4:	0800b201 	.word	0x0800b201
 800b1e8:	0800b219 	.word	0x0800b219
 800b1ec:	0800b259 	.word	0x0800b259
 800b1f0:	0800b42f 	.word	0x0800b42f
 800b1f4:	0800b42f 	.word	0x0800b42f
 800b1f8:	0800b3cf 	.word	0x0800b3cf
 800b1fc:	0800b3fb 	.word	0x0800b3fb
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	687a      	ldr	r2, [r7, #4]
 800b20a:	7c12      	ldrb	r2, [r2, #16]
 800b20c:	f107 0108 	add.w	r1, r7, #8
 800b210:	4610      	mov	r0, r2
 800b212:	4798      	blx	r3
 800b214:	60f8      	str	r0, [r7, #12]
    break;
 800b216:	e112      	b.n	800b43e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	7c1b      	ldrb	r3, [r3, #16]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d10d      	bne.n	800b23c <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b228:	f107 0208 	add.w	r2, r7, #8
 800b22c:	4610      	mov	r0, r2
 800b22e:	4798      	blx	r3
 800b230:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	3301      	adds	r3, #1
 800b236:	2202      	movs	r2, #2
 800b238:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800b23a:	e100      	b.n	800b43e <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b242:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b244:	f107 0208 	add.w	r2, r7, #8
 800b248:	4610      	mov	r0, r2
 800b24a:	4798      	blx	r3
 800b24c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	3301      	adds	r3, #1
 800b252:	2202      	movs	r2, #2
 800b254:	701a      	strb	r2, [r3, #0]
    break;
 800b256:	e0f2      	b.n	800b43e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	885b      	ldrh	r3, [r3, #2]
 800b25c:	b2db      	uxtb	r3, r3
 800b25e:	2b05      	cmp	r3, #5
 800b260:	f200 80ac 	bhi.w	800b3bc <USBD_GetDescriptor+0x204>
 800b264:	a201      	add	r2, pc, #4	; (adr r2, 800b26c <USBD_GetDescriptor+0xb4>)
 800b266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b26a:	bf00      	nop
 800b26c:	0800b285 	.word	0x0800b285
 800b270:	0800b2b9 	.word	0x0800b2b9
 800b274:	0800b2ed 	.word	0x0800b2ed
 800b278:	0800b321 	.word	0x0800b321
 800b27c:	0800b355 	.word	0x0800b355
 800b280:	0800b389 	.word	0x0800b389
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b28a:	685b      	ldr	r3, [r3, #4]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d00b      	beq.n	800b2a8 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	687a      	ldr	r2, [r7, #4]
 800b29a:	7c12      	ldrb	r2, [r2, #16]
 800b29c:	f107 0108 	add.w	r1, r7, #8
 800b2a0:	4610      	mov	r0, r2
 800b2a2:	4798      	blx	r3
 800b2a4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b2a6:	e091      	b.n	800b3cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b2a8:	6839      	ldr	r1, [r7, #0]
 800b2aa:	6878      	ldr	r0, [r7, #4]
 800b2ac:	f000 faaa 	bl	800b804 <USBD_CtlError>
        err++;
 800b2b0:	7afb      	ldrb	r3, [r7, #11]
 800b2b2:	3301      	adds	r3, #1
 800b2b4:	72fb      	strb	r3, [r7, #11]
      break;
 800b2b6:	e089      	b.n	800b3cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2be:	689b      	ldr	r3, [r3, #8]
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d00b      	beq.n	800b2dc <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2ca:	689b      	ldr	r3, [r3, #8]
 800b2cc:	687a      	ldr	r2, [r7, #4]
 800b2ce:	7c12      	ldrb	r2, [r2, #16]
 800b2d0:	f107 0108 	add.w	r1, r7, #8
 800b2d4:	4610      	mov	r0, r2
 800b2d6:	4798      	blx	r3
 800b2d8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b2da:	e077      	b.n	800b3cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b2dc:	6839      	ldr	r1, [r7, #0]
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f000 fa90 	bl	800b804 <USBD_CtlError>
        err++;
 800b2e4:	7afb      	ldrb	r3, [r7, #11]
 800b2e6:	3301      	adds	r3, #1
 800b2e8:	72fb      	strb	r3, [r7, #11]
      break;
 800b2ea:	e06f      	b.n	800b3cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2f2:	68db      	ldr	r3, [r3, #12]
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d00b      	beq.n	800b310 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b2fe:	68db      	ldr	r3, [r3, #12]
 800b300:	687a      	ldr	r2, [r7, #4]
 800b302:	7c12      	ldrb	r2, [r2, #16]
 800b304:	f107 0108 	add.w	r1, r7, #8
 800b308:	4610      	mov	r0, r2
 800b30a:	4798      	blx	r3
 800b30c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b30e:	e05d      	b.n	800b3cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b310:	6839      	ldr	r1, [r7, #0]
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 fa76 	bl	800b804 <USBD_CtlError>
        err++;
 800b318:	7afb      	ldrb	r3, [r7, #11]
 800b31a:	3301      	adds	r3, #1
 800b31c:	72fb      	strb	r3, [r7, #11]
      break;
 800b31e:	e055      	b.n	800b3cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b326:	691b      	ldr	r3, [r3, #16]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d00b      	beq.n	800b344 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b332:	691b      	ldr	r3, [r3, #16]
 800b334:	687a      	ldr	r2, [r7, #4]
 800b336:	7c12      	ldrb	r2, [r2, #16]
 800b338:	f107 0108 	add.w	r1, r7, #8
 800b33c:	4610      	mov	r0, r2
 800b33e:	4798      	blx	r3
 800b340:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b342:	e043      	b.n	800b3cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b344:	6839      	ldr	r1, [r7, #0]
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f000 fa5c 	bl	800b804 <USBD_CtlError>
        err++;
 800b34c:	7afb      	ldrb	r3, [r7, #11]
 800b34e:	3301      	adds	r3, #1
 800b350:	72fb      	strb	r3, [r7, #11]
      break;
 800b352:	e03b      	b.n	800b3cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b35a:	695b      	ldr	r3, [r3, #20]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d00b      	beq.n	800b378 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b366:	695b      	ldr	r3, [r3, #20]
 800b368:	687a      	ldr	r2, [r7, #4]
 800b36a:	7c12      	ldrb	r2, [r2, #16]
 800b36c:	f107 0108 	add.w	r1, r7, #8
 800b370:	4610      	mov	r0, r2
 800b372:	4798      	blx	r3
 800b374:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b376:	e029      	b.n	800b3cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b378:	6839      	ldr	r1, [r7, #0]
 800b37a:	6878      	ldr	r0, [r7, #4]
 800b37c:	f000 fa42 	bl	800b804 <USBD_CtlError>
        err++;
 800b380:	7afb      	ldrb	r3, [r7, #11]
 800b382:	3301      	adds	r3, #1
 800b384:	72fb      	strb	r3, [r7, #11]
      break;
 800b386:	e021      	b.n	800b3cc <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b38e:	699b      	ldr	r3, [r3, #24]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d00b      	beq.n	800b3ac <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b39a:	699b      	ldr	r3, [r3, #24]
 800b39c:	687a      	ldr	r2, [r7, #4]
 800b39e:	7c12      	ldrb	r2, [r2, #16]
 800b3a0:	f107 0108 	add.w	r1, r7, #8
 800b3a4:	4610      	mov	r0, r2
 800b3a6:	4798      	blx	r3
 800b3a8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b3aa:	e00f      	b.n	800b3cc <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b3ac:	6839      	ldr	r1, [r7, #0]
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f000 fa28 	bl	800b804 <USBD_CtlError>
        err++;
 800b3b4:	7afb      	ldrb	r3, [r7, #11]
 800b3b6:	3301      	adds	r3, #1
 800b3b8:	72fb      	strb	r3, [r7, #11]
      break;
 800b3ba:	e007      	b.n	800b3cc <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800b3bc:	6839      	ldr	r1, [r7, #0]
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f000 fa20 	bl	800b804 <USBD_CtlError>
      err++;
 800b3c4:	7afb      	ldrb	r3, [r7, #11]
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800b3ca:	bf00      	nop
    }
    break;
 800b3cc:	e037      	b.n	800b43e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	7c1b      	ldrb	r3, [r3, #16]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d109      	bne.n	800b3ea <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3de:	f107 0208 	add.w	r2, r7, #8
 800b3e2:	4610      	mov	r0, r2
 800b3e4:	4798      	blx	r3
 800b3e6:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800b3e8:	e029      	b.n	800b43e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800b3ea:	6839      	ldr	r1, [r7, #0]
 800b3ec:	6878      	ldr	r0, [r7, #4]
 800b3ee:	f000 fa09 	bl	800b804 <USBD_CtlError>
      err++;
 800b3f2:	7afb      	ldrb	r3, [r7, #11]
 800b3f4:	3301      	adds	r3, #1
 800b3f6:	72fb      	strb	r3, [r7, #11]
    break;
 800b3f8:	e021      	b.n	800b43e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	7c1b      	ldrb	r3, [r3, #16]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d10d      	bne.n	800b41e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b40a:	f107 0208 	add.w	r2, r7, #8
 800b40e:	4610      	mov	r0, r2
 800b410:	4798      	blx	r3
 800b412:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	3301      	adds	r3, #1
 800b418:	2207      	movs	r2, #7
 800b41a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800b41c:	e00f      	b.n	800b43e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800b41e:	6839      	ldr	r1, [r7, #0]
 800b420:	6878      	ldr	r0, [r7, #4]
 800b422:	f000 f9ef 	bl	800b804 <USBD_CtlError>
      err++;
 800b426:	7afb      	ldrb	r3, [r7, #11]
 800b428:	3301      	adds	r3, #1
 800b42a:	72fb      	strb	r3, [r7, #11]
    break;
 800b42c:	e007      	b.n	800b43e <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800b42e:	6839      	ldr	r1, [r7, #0]
 800b430:	6878      	ldr	r0, [r7, #4]
 800b432:	f000 f9e7 	bl	800b804 <USBD_CtlError>
    err++;
 800b436:	7afb      	ldrb	r3, [r7, #11]
 800b438:	3301      	adds	r3, #1
 800b43a:	72fb      	strb	r3, [r7, #11]
    break;
 800b43c:	bf00      	nop
  }

  if (err != 0U)
 800b43e:	7afb      	ldrb	r3, [r7, #11]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d11e      	bne.n	800b482 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800b444:	683b      	ldr	r3, [r7, #0]
 800b446:	88db      	ldrh	r3, [r3, #6]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d016      	beq.n	800b47a <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800b44c:	893b      	ldrh	r3, [r7, #8]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d00e      	beq.n	800b470 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	88da      	ldrh	r2, [r3, #6]
 800b456:	893b      	ldrh	r3, [r7, #8]
 800b458:	4293      	cmp	r3, r2
 800b45a:	bf28      	it	cs
 800b45c:	4613      	movcs	r3, r2
 800b45e:	b29b      	uxth	r3, r3
 800b460:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800b462:	893b      	ldrh	r3, [r7, #8]
 800b464:	461a      	mov	r2, r3
 800b466:	68f9      	ldr	r1, [r7, #12]
 800b468:	6878      	ldr	r0, [r7, #4]
 800b46a:	f000 fa3c 	bl	800b8e6 <USBD_CtlSendData>
 800b46e:	e009      	b.n	800b484 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800b470:	6839      	ldr	r1, [r7, #0]
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f000 f9c6 	bl	800b804 <USBD_CtlError>
 800b478:	e004      	b.n	800b484 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f000 fa70 	bl	800b960 <USBD_CtlSendStatus>
 800b480:	e000      	b.n	800b484 <USBD_GetDescriptor+0x2cc>
    return;
 800b482:	bf00      	nop
    }
  }
}
 800b484:	3710      	adds	r7, #16
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}
 800b48a:	bf00      	nop

0800b48c <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b084      	sub	sp, #16
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
 800b494:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	889b      	ldrh	r3, [r3, #4]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d130      	bne.n	800b500 <USBD_SetAddress+0x74>
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	88db      	ldrh	r3, [r3, #6]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d12c      	bne.n	800b500 <USBD_SetAddress+0x74>
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	885b      	ldrh	r3, [r3, #2]
 800b4aa:	2b7f      	cmp	r3, #127	; 0x7f
 800b4ac:	d828      	bhi.n	800b500 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	885b      	ldrh	r3, [r3, #2]
 800b4b2:	b2db      	uxtb	r3, r3
 800b4b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b4b8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b4c0:	2b03      	cmp	r3, #3
 800b4c2:	d104      	bne.n	800b4ce <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b4c4:	6839      	ldr	r1, [r7, #0]
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f000 f99c 	bl	800b804 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4cc:	e01c      	b.n	800b508 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	7bfa      	ldrb	r2, [r7, #15]
 800b4d2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b4d6:	7bfb      	ldrb	r3, [r7, #15]
 800b4d8:	4619      	mov	r1, r3
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f003 f95f 	bl	800e79e <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f000 fa3d 	bl	800b960 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b4e6:	7bfb      	ldrb	r3, [r7, #15]
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d004      	beq.n	800b4f6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2202      	movs	r2, #2
 800b4f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4f4:	e008      	b.n	800b508 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	2201      	movs	r2, #1
 800b4fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b4fe:	e003      	b.n	800b508 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b500:	6839      	ldr	r1, [r7, #0]
 800b502:	6878      	ldr	r0, [r7, #4]
 800b504:	f000 f97e 	bl	800b804 <USBD_CtlError>
  }
}
 800b508:	bf00      	nop
 800b50a:	3710      	adds	r7, #16
 800b50c:	46bd      	mov	sp, r7
 800b50e:	bd80      	pop	{r7, pc}

0800b510 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b084      	sub	sp, #16
 800b514:	af00      	add	r7, sp, #0
 800b516:	6078      	str	r0, [r7, #4]
 800b518:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b51a:	2300      	movs	r3, #0
 800b51c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	885b      	ldrh	r3, [r3, #2]
 800b522:	b2da      	uxtb	r2, r3
 800b524:	4b4b      	ldr	r3, [pc, #300]	; (800b654 <USBD_SetConfig+0x144>)
 800b526:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b528:	4b4a      	ldr	r3, [pc, #296]	; (800b654 <USBD_SetConfig+0x144>)
 800b52a:	781b      	ldrb	r3, [r3, #0]
 800b52c:	2b01      	cmp	r3, #1
 800b52e:	d905      	bls.n	800b53c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b530:	6839      	ldr	r1, [r7, #0]
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	f000 f966 	bl	800b804 <USBD_CtlError>
    return USBD_FAIL;
 800b538:	2303      	movs	r3, #3
 800b53a:	e087      	b.n	800b64c <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b542:	2b02      	cmp	r3, #2
 800b544:	d002      	beq.n	800b54c <USBD_SetConfig+0x3c>
 800b546:	2b03      	cmp	r3, #3
 800b548:	d025      	beq.n	800b596 <USBD_SetConfig+0x86>
 800b54a:	e071      	b.n	800b630 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800b54c:	4b41      	ldr	r3, [pc, #260]	; (800b654 <USBD_SetConfig+0x144>)
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	2b00      	cmp	r3, #0
 800b552:	d01c      	beq.n	800b58e <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800b554:	4b3f      	ldr	r3, [pc, #252]	; (800b654 <USBD_SetConfig+0x144>)
 800b556:	781b      	ldrb	r3, [r3, #0]
 800b558:	461a      	mov	r2, r3
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800b55e:	4b3d      	ldr	r3, [pc, #244]	; (800b654 <USBD_SetConfig+0x144>)
 800b560:	781b      	ldrb	r3, [r3, #0]
 800b562:	4619      	mov	r1, r3
 800b564:	6878      	ldr	r0, [r7, #4]
 800b566:	f7ff f9a8 	bl	800a8ba <USBD_SetClassConfig>
 800b56a:	4603      	mov	r3, r0
 800b56c:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800b56e:	7bfb      	ldrb	r3, [r7, #15]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d004      	beq.n	800b57e <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800b574:	6839      	ldr	r1, [r7, #0]
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	f000 f944 	bl	800b804 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800b57c:	e065      	b.n	800b64a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f000 f9ee 	bl	800b960 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	2203      	movs	r2, #3
 800b588:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800b58c:	e05d      	b.n	800b64a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f000 f9e6 	bl	800b960 <USBD_CtlSendStatus>
    break;
 800b594:	e059      	b.n	800b64a <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800b596:	4b2f      	ldr	r3, [pc, #188]	; (800b654 <USBD_SetConfig+0x144>)
 800b598:	781b      	ldrb	r3, [r3, #0]
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d112      	bne.n	800b5c4 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	2202      	movs	r2, #2
 800b5a2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800b5a6:	4b2b      	ldr	r3, [pc, #172]	; (800b654 <USBD_SetConfig+0x144>)
 800b5a8:	781b      	ldrb	r3, [r3, #0]
 800b5aa:	461a      	mov	r2, r3
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b5b0:	4b28      	ldr	r3, [pc, #160]	; (800b654 <USBD_SetConfig+0x144>)
 800b5b2:	781b      	ldrb	r3, [r3, #0]
 800b5b4:	4619      	mov	r1, r3
 800b5b6:	6878      	ldr	r0, [r7, #4]
 800b5b8:	f7ff f99b 	bl	800a8f2 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f000 f9cf 	bl	800b960 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800b5c2:	e042      	b.n	800b64a <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800b5c4:	4b23      	ldr	r3, [pc, #140]	; (800b654 <USBD_SetConfig+0x144>)
 800b5c6:	781b      	ldrb	r3, [r3, #0]
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	d02a      	beq.n	800b628 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	b2db      	uxtb	r3, r3
 800b5d8:	4619      	mov	r1, r3
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f7ff f989 	bl	800a8f2 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800b5e0:	4b1c      	ldr	r3, [pc, #112]	; (800b654 <USBD_SetConfig+0x144>)
 800b5e2:	781b      	ldrb	r3, [r3, #0]
 800b5e4:	461a      	mov	r2, r3
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800b5ea:	4b1a      	ldr	r3, [pc, #104]	; (800b654 <USBD_SetConfig+0x144>)
 800b5ec:	781b      	ldrb	r3, [r3, #0]
 800b5ee:	4619      	mov	r1, r3
 800b5f0:	6878      	ldr	r0, [r7, #4]
 800b5f2:	f7ff f962 	bl	800a8ba <USBD_SetClassConfig>
 800b5f6:	4603      	mov	r3, r0
 800b5f8:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800b5fa:	7bfb      	ldrb	r3, [r7, #15]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d00f      	beq.n	800b620 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800b600:	6839      	ldr	r1, [r7, #0]
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f000 f8fe 	bl	800b804 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	685b      	ldr	r3, [r3, #4]
 800b60c:	b2db      	uxtb	r3, r3
 800b60e:	4619      	mov	r1, r3
 800b610:	6878      	ldr	r0, [r7, #4]
 800b612:	f7ff f96e 	bl	800a8f2 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2202      	movs	r2, #2
 800b61a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800b61e:	e014      	b.n	800b64a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800b620:	6878      	ldr	r0, [r7, #4]
 800b622:	f000 f99d 	bl	800b960 <USBD_CtlSendStatus>
    break;
 800b626:	e010      	b.n	800b64a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800b628:	6878      	ldr	r0, [r7, #4]
 800b62a:	f000 f999 	bl	800b960 <USBD_CtlSendStatus>
    break;
 800b62e:	e00c      	b.n	800b64a <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800b630:	6839      	ldr	r1, [r7, #0]
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	f000 f8e6 	bl	800b804 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b638:	4b06      	ldr	r3, [pc, #24]	; (800b654 <USBD_SetConfig+0x144>)
 800b63a:	781b      	ldrb	r3, [r3, #0]
 800b63c:	4619      	mov	r1, r3
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f7ff f957 	bl	800a8f2 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800b644:	2303      	movs	r3, #3
 800b646:	73fb      	strb	r3, [r7, #15]
    break;
 800b648:	bf00      	nop
  }

  return ret;
 800b64a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3710      	adds	r7, #16
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}
 800b654:	240001ec 	.word	0x240001ec

0800b658 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b082      	sub	sp, #8
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
 800b660:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b662:	683b      	ldr	r3, [r7, #0]
 800b664:	88db      	ldrh	r3, [r3, #6]
 800b666:	2b01      	cmp	r3, #1
 800b668:	d004      	beq.n	800b674 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b66a:	6839      	ldr	r1, [r7, #0]
 800b66c:	6878      	ldr	r0, [r7, #4]
 800b66e:	f000 f8c9 	bl	800b804 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800b672:	e021      	b.n	800b6b8 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	db17      	blt.n	800b6ae <USBD_GetConfig+0x56>
 800b67e:	2b02      	cmp	r3, #2
 800b680:	dd02      	ble.n	800b688 <USBD_GetConfig+0x30>
 800b682:	2b03      	cmp	r3, #3
 800b684:	d00b      	beq.n	800b69e <USBD_GetConfig+0x46>
 800b686:	e012      	b.n	800b6ae <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	3308      	adds	r3, #8
 800b692:	2201      	movs	r2, #1
 800b694:	4619      	mov	r1, r3
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f000 f925 	bl	800b8e6 <USBD_CtlSendData>
      break;
 800b69c:	e00c      	b.n	800b6b8 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	3304      	adds	r3, #4
 800b6a2:	2201      	movs	r2, #1
 800b6a4:	4619      	mov	r1, r3
 800b6a6:	6878      	ldr	r0, [r7, #4]
 800b6a8:	f000 f91d 	bl	800b8e6 <USBD_CtlSendData>
      break;
 800b6ac:	e004      	b.n	800b6b8 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800b6ae:	6839      	ldr	r1, [r7, #0]
 800b6b0:	6878      	ldr	r0, [r7, #4]
 800b6b2:	f000 f8a7 	bl	800b804 <USBD_CtlError>
      break;
 800b6b6:	bf00      	nop
}
 800b6b8:	bf00      	nop
 800b6ba:	3708      	adds	r7, #8
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	bd80      	pop	{r7, pc}

0800b6c0 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6c0:	b580      	push	{r7, lr}
 800b6c2:	b082      	sub	sp, #8
 800b6c4:	af00      	add	r7, sp, #0
 800b6c6:	6078      	str	r0, [r7, #4]
 800b6c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b6d0:	3b01      	subs	r3, #1
 800b6d2:	2b02      	cmp	r3, #2
 800b6d4:	d81e      	bhi.n	800b714 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800b6d6:	683b      	ldr	r3, [r7, #0]
 800b6d8:	88db      	ldrh	r3, [r3, #6]
 800b6da:	2b02      	cmp	r3, #2
 800b6dc:	d004      	beq.n	800b6e8 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800b6de:	6839      	ldr	r1, [r7, #0]
 800b6e0:	6878      	ldr	r0, [r7, #4]
 800b6e2:	f000 f88f 	bl	800b804 <USBD_CtlError>
      break;
 800b6e6:	e01a      	b.n	800b71e <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	2201      	movs	r2, #1
 800b6ec:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d005      	beq.n	800b704 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	68db      	ldr	r3, [r3, #12]
 800b6fc:	f043 0202 	orr.w	r2, r3, #2
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	330c      	adds	r3, #12
 800b708:	2202      	movs	r2, #2
 800b70a:	4619      	mov	r1, r3
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	f000 f8ea 	bl	800b8e6 <USBD_CtlSendData>
    break;
 800b712:	e004      	b.n	800b71e <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800b714:	6839      	ldr	r1, [r7, #0]
 800b716:	6878      	ldr	r0, [r7, #4]
 800b718:	f000 f874 	bl	800b804 <USBD_CtlError>
    break;
 800b71c:	bf00      	nop
  }
}
 800b71e:	bf00      	nop
 800b720:	3708      	adds	r7, #8
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}

0800b726 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b726:	b580      	push	{r7, lr}
 800b728:	b082      	sub	sp, #8
 800b72a:	af00      	add	r7, sp, #0
 800b72c:	6078      	str	r0, [r7, #4]
 800b72e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	885b      	ldrh	r3, [r3, #2]
 800b734:	2b01      	cmp	r3, #1
 800b736:	d106      	bne.n	800b746 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2201      	movs	r2, #1
 800b73c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b740:	6878      	ldr	r0, [r7, #4]
 800b742:	f000 f90d 	bl	800b960 <USBD_CtlSendStatus>
  }
}
 800b746:	bf00      	nop
 800b748:	3708      	adds	r7, #8
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}

0800b74e <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b74e:	b580      	push	{r7, lr}
 800b750:	b082      	sub	sp, #8
 800b752:	af00      	add	r7, sp, #0
 800b754:	6078      	str	r0, [r7, #4]
 800b756:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b75e:	3b01      	subs	r3, #1
 800b760:	2b02      	cmp	r3, #2
 800b762:	d80b      	bhi.n	800b77c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b764:	683b      	ldr	r3, [r7, #0]
 800b766:	885b      	ldrh	r3, [r3, #2]
 800b768:	2b01      	cmp	r3, #1
 800b76a:	d10c      	bne.n	800b786 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	2200      	movs	r2, #0
 800b770:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b774:	6878      	ldr	r0, [r7, #4]
 800b776:	f000 f8f3 	bl	800b960 <USBD_CtlSendStatus>
      }
      break;
 800b77a:	e004      	b.n	800b786 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b77c:	6839      	ldr	r1, [r7, #0]
 800b77e:	6878      	ldr	r0, [r7, #4]
 800b780:	f000 f840 	bl	800b804 <USBD_CtlError>
      break;
 800b784:	e000      	b.n	800b788 <USBD_ClrFeature+0x3a>
      break;
 800b786:	bf00      	nop
  }
}
 800b788:	bf00      	nop
 800b78a:	3708      	adds	r7, #8
 800b78c:	46bd      	mov	sp, r7
 800b78e:	bd80      	pop	{r7, pc}

0800b790 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b084      	sub	sp, #16
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
 800b798:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b79a:	683b      	ldr	r3, [r7, #0]
 800b79c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	781a      	ldrb	r2, [r3, #0]
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	3301      	adds	r3, #1
 800b7aa:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	781a      	ldrb	r2, [r3, #0]
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	3301      	adds	r3, #1
 800b7b8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b7ba:	68f8      	ldr	r0, [r7, #12]
 800b7bc:	f7ff fad4 	bl	800ad68 <SWAPBYTE>
 800b7c0:	4603      	mov	r3, r0
 800b7c2:	461a      	mov	r2, r3
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	3301      	adds	r3, #1
 800b7cc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	3301      	adds	r3, #1
 800b7d2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b7d4:	68f8      	ldr	r0, [r7, #12]
 800b7d6:	f7ff fac7 	bl	800ad68 <SWAPBYTE>
 800b7da:	4603      	mov	r3, r0
 800b7dc:	461a      	mov	r2, r3
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	3301      	adds	r3, #1
 800b7e6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	3301      	adds	r3, #1
 800b7ec:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b7ee:	68f8      	ldr	r0, [r7, #12]
 800b7f0:	f7ff faba 	bl	800ad68 <SWAPBYTE>
 800b7f4:	4603      	mov	r3, r0
 800b7f6:	461a      	mov	r2, r3
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	80da      	strh	r2, [r3, #6]
}
 800b7fc:	bf00      	nop
 800b7fe:	3710      	adds	r7, #16
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}

0800b804 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b082      	sub	sp, #8
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b80e:	2180      	movs	r1, #128	; 0x80
 800b810:	6878      	ldr	r0, [r7, #4]
 800b812:	f002 ff5a 	bl	800e6ca <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b816:	2100      	movs	r1, #0
 800b818:	6878      	ldr	r0, [r7, #4]
 800b81a:	f002 ff56 	bl	800e6ca <USBD_LL_StallEP>
}
 800b81e:	bf00      	nop
 800b820:	3708      	adds	r7, #8
 800b822:	46bd      	mov	sp, r7
 800b824:	bd80      	pop	{r7, pc}

0800b826 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b826:	b580      	push	{r7, lr}
 800b828:	b086      	sub	sp, #24
 800b82a:	af00      	add	r7, sp, #0
 800b82c:	60f8      	str	r0, [r7, #12]
 800b82e:	60b9      	str	r1, [r7, #8]
 800b830:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b832:	2300      	movs	r3, #0
 800b834:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d036      	beq.n	800b8aa <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b83c:	68fb      	ldr	r3, [r7, #12]
 800b83e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b840:	6938      	ldr	r0, [r7, #16]
 800b842:	f000 f836 	bl	800b8b2 <USBD_GetLen>
 800b846:	4603      	mov	r3, r0
 800b848:	3301      	adds	r3, #1
 800b84a:	b29b      	uxth	r3, r3
 800b84c:	005b      	lsls	r3, r3, #1
 800b84e:	b29a      	uxth	r2, r3
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b854:	7dfb      	ldrb	r3, [r7, #23]
 800b856:	68ba      	ldr	r2, [r7, #8]
 800b858:	4413      	add	r3, r2
 800b85a:	687a      	ldr	r2, [r7, #4]
 800b85c:	7812      	ldrb	r2, [r2, #0]
 800b85e:	701a      	strb	r2, [r3, #0]
  idx++;
 800b860:	7dfb      	ldrb	r3, [r7, #23]
 800b862:	3301      	adds	r3, #1
 800b864:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b866:	7dfb      	ldrb	r3, [r7, #23]
 800b868:	68ba      	ldr	r2, [r7, #8]
 800b86a:	4413      	add	r3, r2
 800b86c:	2203      	movs	r2, #3
 800b86e:	701a      	strb	r2, [r3, #0]
  idx++;
 800b870:	7dfb      	ldrb	r3, [r7, #23]
 800b872:	3301      	adds	r3, #1
 800b874:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b876:	e013      	b.n	800b8a0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b878:	7dfb      	ldrb	r3, [r7, #23]
 800b87a:	68ba      	ldr	r2, [r7, #8]
 800b87c:	4413      	add	r3, r2
 800b87e:	693a      	ldr	r2, [r7, #16]
 800b880:	7812      	ldrb	r2, [r2, #0]
 800b882:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	3301      	adds	r3, #1
 800b888:	613b      	str	r3, [r7, #16]
    idx++;
 800b88a:	7dfb      	ldrb	r3, [r7, #23]
 800b88c:	3301      	adds	r3, #1
 800b88e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b890:	7dfb      	ldrb	r3, [r7, #23]
 800b892:	68ba      	ldr	r2, [r7, #8]
 800b894:	4413      	add	r3, r2
 800b896:	2200      	movs	r2, #0
 800b898:	701a      	strb	r2, [r3, #0]
    idx++;
 800b89a:	7dfb      	ldrb	r3, [r7, #23]
 800b89c:	3301      	adds	r3, #1
 800b89e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b8a0:	693b      	ldr	r3, [r7, #16]
 800b8a2:	781b      	ldrb	r3, [r3, #0]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d1e7      	bne.n	800b878 <USBD_GetString+0x52>
 800b8a8:	e000      	b.n	800b8ac <USBD_GetString+0x86>
    return;
 800b8aa:	bf00      	nop
  }
}
 800b8ac:	3718      	adds	r7, #24
 800b8ae:	46bd      	mov	sp, r7
 800b8b0:	bd80      	pop	{r7, pc}

0800b8b2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b8b2:	b480      	push	{r7}
 800b8b4:	b085      	sub	sp, #20
 800b8b6:	af00      	add	r7, sp, #0
 800b8b8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b8c2:	e005      	b.n	800b8d0 <USBD_GetLen+0x1e>
  {
    len++;
 800b8c4:	7bfb      	ldrb	r3, [r7, #15]
 800b8c6:	3301      	adds	r3, #1
 800b8c8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	3301      	adds	r3, #1
 800b8ce:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b8d0:	68bb      	ldr	r3, [r7, #8]
 800b8d2:	781b      	ldrb	r3, [r3, #0]
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d1f5      	bne.n	800b8c4 <USBD_GetLen+0x12>
  }

  return len;
 800b8d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3714      	adds	r7, #20
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e4:	4770      	bx	lr

0800b8e6 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b8e6:	b580      	push	{r7, lr}
 800b8e8:	b084      	sub	sp, #16
 800b8ea:	af00      	add	r7, sp, #0
 800b8ec:	60f8      	str	r0, [r7, #12]
 800b8ee:	60b9      	str	r1, [r7, #8]
 800b8f0:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	2202      	movs	r2, #2
 800b8f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	687a      	ldr	r2, [r7, #4]
 800b8fe:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	687a      	ldr	r2, [r7, #4]
 800b904:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	68ba      	ldr	r2, [r7, #8]
 800b90a:	2100      	movs	r1, #0
 800b90c:	68f8      	ldr	r0, [r7, #12]
 800b90e:	f002 ff65 	bl	800e7dc <USBD_LL_Transmit>

  return USBD_OK;
 800b912:	2300      	movs	r3, #0
}
 800b914:	4618      	mov	r0, r3
 800b916:	3710      	adds	r7, #16
 800b918:	46bd      	mov	sp, r7
 800b91a:	bd80      	pop	{r7, pc}

0800b91c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b084      	sub	sp, #16
 800b920:	af00      	add	r7, sp, #0
 800b922:	60f8      	str	r0, [r7, #12]
 800b924:	60b9      	str	r1, [r7, #8]
 800b926:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	68ba      	ldr	r2, [r7, #8]
 800b92c:	2100      	movs	r1, #0
 800b92e:	68f8      	ldr	r0, [r7, #12]
 800b930:	f002 ff54 	bl	800e7dc <USBD_LL_Transmit>

  return USBD_OK;
 800b934:	2300      	movs	r3, #0
}
 800b936:	4618      	mov	r0, r3
 800b938:	3710      	adds	r7, #16
 800b93a:	46bd      	mov	sp, r7
 800b93c:	bd80      	pop	{r7, pc}

0800b93e <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b93e:	b580      	push	{r7, lr}
 800b940:	b084      	sub	sp, #16
 800b942:	af00      	add	r7, sp, #0
 800b944:	60f8      	str	r0, [r7, #12]
 800b946:	60b9      	str	r1, [r7, #8]
 800b948:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	68ba      	ldr	r2, [r7, #8]
 800b94e:	2100      	movs	r1, #0
 800b950:	68f8      	ldr	r0, [r7, #12]
 800b952:	f002 ff64 	bl	800e81e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b956:	2300      	movs	r3, #0
}
 800b958:	4618      	mov	r0, r3
 800b95a:	3710      	adds	r7, #16
 800b95c:	46bd      	mov	sp, r7
 800b95e:	bd80      	pop	{r7, pc}

0800b960 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b082      	sub	sp, #8
 800b964:	af00      	add	r7, sp, #0
 800b966:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2204      	movs	r2, #4
 800b96c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b970:	2300      	movs	r3, #0
 800b972:	2200      	movs	r2, #0
 800b974:	2100      	movs	r1, #0
 800b976:	6878      	ldr	r0, [r7, #4]
 800b978:	f002 ff30 	bl	800e7dc <USBD_LL_Transmit>

  return USBD_OK;
 800b97c:	2300      	movs	r3, #0
}
 800b97e:	4618      	mov	r0, r3
 800b980:	3708      	adds	r7, #8
 800b982:	46bd      	mov	sp, r7
 800b984:	bd80      	pop	{r7, pc}

0800b986 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b986:	b580      	push	{r7, lr}
 800b988:	b082      	sub	sp, #8
 800b98a:	af00      	add	r7, sp, #0
 800b98c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	2205      	movs	r2, #5
 800b992:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b996:	2300      	movs	r3, #0
 800b998:	2200      	movs	r2, #0
 800b99a:	2100      	movs	r1, #0
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f002 ff3e 	bl	800e81e <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b9a2:	2300      	movs	r3, #0
}
 800b9a4:	4618      	mov	r0, r3
 800b9a6:	3708      	adds	r7, #8
 800b9a8:	46bd      	mov	sp, r7
 800b9aa:	bd80      	pop	{r7, pc}

0800b9ac <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b084      	sub	sp, #16
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	4603      	mov	r3, r0
 800b9b4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b9b6:	79fb      	ldrb	r3, [r7, #7]
 800b9b8:	4a08      	ldr	r2, [pc, #32]	; (800b9dc <disk_status+0x30>)
 800b9ba:	009b      	lsls	r3, r3, #2
 800b9bc:	4413      	add	r3, r2
 800b9be:	685b      	ldr	r3, [r3, #4]
 800b9c0:	685b      	ldr	r3, [r3, #4]
 800b9c2:	79fa      	ldrb	r2, [r7, #7]
 800b9c4:	4905      	ldr	r1, [pc, #20]	; (800b9dc <disk_status+0x30>)
 800b9c6:	440a      	add	r2, r1
 800b9c8:	7a12      	ldrb	r2, [r2, #8]
 800b9ca:	4610      	mov	r0, r2
 800b9cc:	4798      	blx	r3
 800b9ce:	4603      	mov	r3, r0
 800b9d0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b9d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3710      	adds	r7, #16
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bd80      	pop	{r7, pc}
 800b9dc:	24000218 	.word	0x24000218

0800b9e0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b9e0:	b580      	push	{r7, lr}
 800b9e2:	b084      	sub	sp, #16
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b9ea:	2300      	movs	r3, #0
 800b9ec:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b9ee:	79fb      	ldrb	r3, [r7, #7]
 800b9f0:	4a0d      	ldr	r2, [pc, #52]	; (800ba28 <disk_initialize+0x48>)
 800b9f2:	5cd3      	ldrb	r3, [r2, r3]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d111      	bne.n	800ba1c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b9f8:	79fb      	ldrb	r3, [r7, #7]
 800b9fa:	4a0b      	ldr	r2, [pc, #44]	; (800ba28 <disk_initialize+0x48>)
 800b9fc:	2101      	movs	r1, #1
 800b9fe:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800ba00:	79fb      	ldrb	r3, [r7, #7]
 800ba02:	4a09      	ldr	r2, [pc, #36]	; (800ba28 <disk_initialize+0x48>)
 800ba04:	009b      	lsls	r3, r3, #2
 800ba06:	4413      	add	r3, r2
 800ba08:	685b      	ldr	r3, [r3, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	79fa      	ldrb	r2, [r7, #7]
 800ba0e:	4906      	ldr	r1, [pc, #24]	; (800ba28 <disk_initialize+0x48>)
 800ba10:	440a      	add	r2, r1
 800ba12:	7a12      	ldrb	r2, [r2, #8]
 800ba14:	4610      	mov	r0, r2
 800ba16:	4798      	blx	r3
 800ba18:	4603      	mov	r3, r0
 800ba1a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800ba1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3710      	adds	r7, #16
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop
 800ba28:	24000218 	.word	0x24000218

0800ba2c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800ba2c:	b590      	push	{r4, r7, lr}
 800ba2e:	b087      	sub	sp, #28
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	60b9      	str	r1, [r7, #8]
 800ba34:	607a      	str	r2, [r7, #4]
 800ba36:	603b      	str	r3, [r7, #0]
 800ba38:	4603      	mov	r3, r0
 800ba3a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800ba3c:	7bfb      	ldrb	r3, [r7, #15]
 800ba3e:	4a0a      	ldr	r2, [pc, #40]	; (800ba68 <disk_read+0x3c>)
 800ba40:	009b      	lsls	r3, r3, #2
 800ba42:	4413      	add	r3, r2
 800ba44:	685b      	ldr	r3, [r3, #4]
 800ba46:	689c      	ldr	r4, [r3, #8]
 800ba48:	7bfb      	ldrb	r3, [r7, #15]
 800ba4a:	4a07      	ldr	r2, [pc, #28]	; (800ba68 <disk_read+0x3c>)
 800ba4c:	4413      	add	r3, r2
 800ba4e:	7a18      	ldrb	r0, [r3, #8]
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	68b9      	ldr	r1, [r7, #8]
 800ba56:	47a0      	blx	r4
 800ba58:	4603      	mov	r3, r0
 800ba5a:	75fb      	strb	r3, [r7, #23]
  return res;
 800ba5c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba5e:	4618      	mov	r0, r3
 800ba60:	371c      	adds	r7, #28
 800ba62:	46bd      	mov	sp, r7
 800ba64:	bd90      	pop	{r4, r7, pc}
 800ba66:	bf00      	nop
 800ba68:	24000218 	.word	0x24000218

0800ba6c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800ba6c:	b590      	push	{r4, r7, lr}
 800ba6e:	b087      	sub	sp, #28
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	60b9      	str	r1, [r7, #8]
 800ba74:	607a      	str	r2, [r7, #4]
 800ba76:	603b      	str	r3, [r7, #0]
 800ba78:	4603      	mov	r3, r0
 800ba7a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800ba7c:	7bfb      	ldrb	r3, [r7, #15]
 800ba7e:	4a0a      	ldr	r2, [pc, #40]	; (800baa8 <disk_write+0x3c>)
 800ba80:	009b      	lsls	r3, r3, #2
 800ba82:	4413      	add	r3, r2
 800ba84:	685b      	ldr	r3, [r3, #4]
 800ba86:	68dc      	ldr	r4, [r3, #12]
 800ba88:	7bfb      	ldrb	r3, [r7, #15]
 800ba8a:	4a07      	ldr	r2, [pc, #28]	; (800baa8 <disk_write+0x3c>)
 800ba8c:	4413      	add	r3, r2
 800ba8e:	7a18      	ldrb	r0, [r3, #8]
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	687a      	ldr	r2, [r7, #4]
 800ba94:	68b9      	ldr	r1, [r7, #8]
 800ba96:	47a0      	blx	r4
 800ba98:	4603      	mov	r3, r0
 800ba9a:	75fb      	strb	r3, [r7, #23]
  return res;
 800ba9c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ba9e:	4618      	mov	r0, r3
 800baa0:	371c      	adds	r7, #28
 800baa2:	46bd      	mov	sp, r7
 800baa4:	bd90      	pop	{r4, r7, pc}
 800baa6:	bf00      	nop
 800baa8:	24000218 	.word	0x24000218

0800baac <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800baac:	b580      	push	{r7, lr}
 800baae:	b084      	sub	sp, #16
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	4603      	mov	r3, r0
 800bab4:	603a      	str	r2, [r7, #0]
 800bab6:	71fb      	strb	r3, [r7, #7]
 800bab8:	460b      	mov	r3, r1
 800baba:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800babc:	79fb      	ldrb	r3, [r7, #7]
 800babe:	4a09      	ldr	r2, [pc, #36]	; (800bae4 <disk_ioctl+0x38>)
 800bac0:	009b      	lsls	r3, r3, #2
 800bac2:	4413      	add	r3, r2
 800bac4:	685b      	ldr	r3, [r3, #4]
 800bac6:	691b      	ldr	r3, [r3, #16]
 800bac8:	79fa      	ldrb	r2, [r7, #7]
 800baca:	4906      	ldr	r1, [pc, #24]	; (800bae4 <disk_ioctl+0x38>)
 800bacc:	440a      	add	r2, r1
 800bace:	7a10      	ldrb	r0, [r2, #8]
 800bad0:	79b9      	ldrb	r1, [r7, #6]
 800bad2:	683a      	ldr	r2, [r7, #0]
 800bad4:	4798      	blx	r3
 800bad6:	4603      	mov	r3, r0
 800bad8:	73fb      	strb	r3, [r7, #15]
  return res;
 800bada:	7bfb      	ldrb	r3, [r7, #15]
}
 800badc:	4618      	mov	r0, r3
 800bade:	3710      	adds	r7, #16
 800bae0:	46bd      	mov	sp, r7
 800bae2:	bd80      	pop	{r7, pc}
 800bae4:	24000218 	.word	0x24000218

0800bae8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800bae8:	b480      	push	{r7}
 800baea:	b085      	sub	sp, #20
 800baec:	af00      	add	r7, sp, #0
 800baee:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	3301      	adds	r3, #1
 800baf4:	781b      	ldrb	r3, [r3, #0]
 800baf6:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800baf8:	89fb      	ldrh	r3, [r7, #14]
 800bafa:	021b      	lsls	r3, r3, #8
 800bafc:	b21a      	sxth	r2, r3
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	781b      	ldrb	r3, [r3, #0]
 800bb02:	b21b      	sxth	r3, r3
 800bb04:	4313      	orrs	r3, r2
 800bb06:	b21b      	sxth	r3, r3
 800bb08:	81fb      	strh	r3, [r7, #14]
	return rv;
 800bb0a:	89fb      	ldrh	r3, [r7, #14]
}
 800bb0c:	4618      	mov	r0, r3
 800bb0e:	3714      	adds	r7, #20
 800bb10:	46bd      	mov	sp, r7
 800bb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb16:	4770      	bx	lr

0800bb18 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b085      	sub	sp, #20
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	3303      	adds	r3, #3
 800bb24:	781b      	ldrb	r3, [r3, #0]
 800bb26:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	021b      	lsls	r3, r3, #8
 800bb2c:	687a      	ldr	r2, [r7, #4]
 800bb2e:	3202      	adds	r2, #2
 800bb30:	7812      	ldrb	r2, [r2, #0]
 800bb32:	4313      	orrs	r3, r2
 800bb34:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	021b      	lsls	r3, r3, #8
 800bb3a:	687a      	ldr	r2, [r7, #4]
 800bb3c:	3201      	adds	r2, #1
 800bb3e:	7812      	ldrb	r2, [r2, #0]
 800bb40:	4313      	orrs	r3, r2
 800bb42:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	021b      	lsls	r3, r3, #8
 800bb48:	687a      	ldr	r2, [r7, #4]
 800bb4a:	7812      	ldrb	r2, [r2, #0]
 800bb4c:	4313      	orrs	r3, r2
 800bb4e:	60fb      	str	r3, [r7, #12]
	return rv;
 800bb50:	68fb      	ldr	r3, [r7, #12]
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3714      	adds	r7, #20
 800bb56:	46bd      	mov	sp, r7
 800bb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5c:	4770      	bx	lr

0800bb5e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800bb5e:	b480      	push	{r7}
 800bb60:	b083      	sub	sp, #12
 800bb62:	af00      	add	r7, sp, #0
 800bb64:	6078      	str	r0, [r7, #4]
 800bb66:	460b      	mov	r3, r1
 800bb68:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	1c5a      	adds	r2, r3, #1
 800bb6e:	607a      	str	r2, [r7, #4]
 800bb70:	887a      	ldrh	r2, [r7, #2]
 800bb72:	b2d2      	uxtb	r2, r2
 800bb74:	701a      	strb	r2, [r3, #0]
 800bb76:	887b      	ldrh	r3, [r7, #2]
 800bb78:	0a1b      	lsrs	r3, r3, #8
 800bb7a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	1c5a      	adds	r2, r3, #1
 800bb80:	607a      	str	r2, [r7, #4]
 800bb82:	887a      	ldrh	r2, [r7, #2]
 800bb84:	b2d2      	uxtb	r2, r2
 800bb86:	701a      	strb	r2, [r3, #0]
}
 800bb88:	bf00      	nop
 800bb8a:	370c      	adds	r7, #12
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr

0800bb94 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800bb94:	b480      	push	{r7}
 800bb96:	b083      	sub	sp, #12
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
 800bb9c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	1c5a      	adds	r2, r3, #1
 800bba2:	607a      	str	r2, [r7, #4]
 800bba4:	683a      	ldr	r2, [r7, #0]
 800bba6:	b2d2      	uxtb	r2, r2
 800bba8:	701a      	strb	r2, [r3, #0]
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	0a1b      	lsrs	r3, r3, #8
 800bbae:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	1c5a      	adds	r2, r3, #1
 800bbb4:	607a      	str	r2, [r7, #4]
 800bbb6:	683a      	ldr	r2, [r7, #0]
 800bbb8:	b2d2      	uxtb	r2, r2
 800bbba:	701a      	strb	r2, [r3, #0]
 800bbbc:	683b      	ldr	r3, [r7, #0]
 800bbbe:	0a1b      	lsrs	r3, r3, #8
 800bbc0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	1c5a      	adds	r2, r3, #1
 800bbc6:	607a      	str	r2, [r7, #4]
 800bbc8:	683a      	ldr	r2, [r7, #0]
 800bbca:	b2d2      	uxtb	r2, r2
 800bbcc:	701a      	strb	r2, [r3, #0]
 800bbce:	683b      	ldr	r3, [r7, #0]
 800bbd0:	0a1b      	lsrs	r3, r3, #8
 800bbd2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	1c5a      	adds	r2, r3, #1
 800bbd8:	607a      	str	r2, [r7, #4]
 800bbda:	683a      	ldr	r2, [r7, #0]
 800bbdc:	b2d2      	uxtb	r2, r2
 800bbde:	701a      	strb	r2, [r3, #0]
}
 800bbe0:	bf00      	nop
 800bbe2:	370c      	adds	r7, #12
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbea:	4770      	bx	lr

0800bbec <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800bbec:	b480      	push	{r7}
 800bbee:	b087      	sub	sp, #28
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	60f8      	str	r0, [r7, #12]
 800bbf4:	60b9      	str	r1, [r7, #8]
 800bbf6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800bbfc:	68bb      	ldr	r3, [r7, #8]
 800bbfe:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d00d      	beq.n	800bc22 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800bc06:	693a      	ldr	r2, [r7, #16]
 800bc08:	1c53      	adds	r3, r2, #1
 800bc0a:	613b      	str	r3, [r7, #16]
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	1c59      	adds	r1, r3, #1
 800bc10:	6179      	str	r1, [r7, #20]
 800bc12:	7812      	ldrb	r2, [r2, #0]
 800bc14:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	3b01      	subs	r3, #1
 800bc1a:	607b      	str	r3, [r7, #4]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d1f1      	bne.n	800bc06 <mem_cpy+0x1a>
	}
}
 800bc22:	bf00      	nop
 800bc24:	371c      	adds	r7, #28
 800bc26:	46bd      	mov	sp, r7
 800bc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc2c:	4770      	bx	lr

0800bc2e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800bc2e:	b480      	push	{r7}
 800bc30:	b087      	sub	sp, #28
 800bc32:	af00      	add	r7, sp, #0
 800bc34:	60f8      	str	r0, [r7, #12]
 800bc36:	60b9      	str	r1, [r7, #8]
 800bc38:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800bc3e:	697b      	ldr	r3, [r7, #20]
 800bc40:	1c5a      	adds	r2, r3, #1
 800bc42:	617a      	str	r2, [r7, #20]
 800bc44:	68ba      	ldr	r2, [r7, #8]
 800bc46:	b2d2      	uxtb	r2, r2
 800bc48:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	3b01      	subs	r3, #1
 800bc4e:	607b      	str	r3, [r7, #4]
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d1f3      	bne.n	800bc3e <mem_set+0x10>
}
 800bc56:	bf00      	nop
 800bc58:	371c      	adds	r7, #28
 800bc5a:	46bd      	mov	sp, r7
 800bc5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc60:	4770      	bx	lr

0800bc62 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800bc62:	b480      	push	{r7}
 800bc64:	b089      	sub	sp, #36	; 0x24
 800bc66:	af00      	add	r7, sp, #0
 800bc68:	60f8      	str	r0, [r7, #12]
 800bc6a:	60b9      	str	r1, [r7, #8]
 800bc6c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	61fb      	str	r3, [r7, #28]
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800bc76:	2300      	movs	r3, #0
 800bc78:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800bc7a:	69fb      	ldr	r3, [r7, #28]
 800bc7c:	1c5a      	adds	r2, r3, #1
 800bc7e:	61fa      	str	r2, [r7, #28]
 800bc80:	781b      	ldrb	r3, [r3, #0]
 800bc82:	4619      	mov	r1, r3
 800bc84:	69bb      	ldr	r3, [r7, #24]
 800bc86:	1c5a      	adds	r2, r3, #1
 800bc88:	61ba      	str	r2, [r7, #24]
 800bc8a:	781b      	ldrb	r3, [r3, #0]
 800bc8c:	1acb      	subs	r3, r1, r3
 800bc8e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	3b01      	subs	r3, #1
 800bc94:	607b      	str	r3, [r7, #4]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d002      	beq.n	800bca2 <mem_cmp+0x40>
 800bc9c:	697b      	ldr	r3, [r7, #20]
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	d0eb      	beq.n	800bc7a <mem_cmp+0x18>

	return r;
 800bca2:	697b      	ldr	r3, [r7, #20]
}
 800bca4:	4618      	mov	r0, r3
 800bca6:	3724      	adds	r7, #36	; 0x24
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcae:	4770      	bx	lr

0800bcb0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800bcb0:	b480      	push	{r7}
 800bcb2:	b083      	sub	sp, #12
 800bcb4:	af00      	add	r7, sp, #0
 800bcb6:	6078      	str	r0, [r7, #4]
 800bcb8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800bcba:	e002      	b.n	800bcc2 <chk_chr+0x12>
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	3301      	adds	r3, #1
 800bcc0:	607b      	str	r3, [r7, #4]
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	781b      	ldrb	r3, [r3, #0]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d005      	beq.n	800bcd6 <chk_chr+0x26>
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	683b      	ldr	r3, [r7, #0]
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d1f2      	bne.n	800bcbc <chk_chr+0xc>
	return *str;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	781b      	ldrb	r3, [r3, #0]
}
 800bcda:	4618      	mov	r0, r3
 800bcdc:	370c      	adds	r7, #12
 800bcde:	46bd      	mov	sp, r7
 800bce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce4:	4770      	bx	lr
	...

0800bce8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bce8:	b480      	push	{r7}
 800bcea:	b085      	sub	sp, #20
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
 800bcf0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	60bb      	str	r3, [r7, #8]
 800bcf6:	68bb      	ldr	r3, [r7, #8]
 800bcf8:	60fb      	str	r3, [r7, #12]
 800bcfa:	e029      	b.n	800bd50 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800bcfc:	4a27      	ldr	r2, [pc, #156]	; (800bd9c <chk_lock+0xb4>)
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	011b      	lsls	r3, r3, #4
 800bd02:	4413      	add	r3, r2
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d01d      	beq.n	800bd46 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bd0a:	4a24      	ldr	r2, [pc, #144]	; (800bd9c <chk_lock+0xb4>)
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	011b      	lsls	r3, r3, #4
 800bd10:	4413      	add	r3, r2
 800bd12:	681a      	ldr	r2, [r3, #0]
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	429a      	cmp	r2, r3
 800bd1a:	d116      	bne.n	800bd4a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800bd1c:	4a1f      	ldr	r2, [pc, #124]	; (800bd9c <chk_lock+0xb4>)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	011b      	lsls	r3, r3, #4
 800bd22:	4413      	add	r3, r2
 800bd24:	3304      	adds	r3, #4
 800bd26:	681a      	ldr	r2, [r3, #0]
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d10c      	bne.n	800bd4a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bd30:	4a1a      	ldr	r2, [pc, #104]	; (800bd9c <chk_lock+0xb4>)
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	011b      	lsls	r3, r3, #4
 800bd36:	4413      	add	r3, r2
 800bd38:	3308      	adds	r3, #8
 800bd3a:	681a      	ldr	r2, [r3, #0]
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800bd40:	429a      	cmp	r2, r3
 800bd42:	d102      	bne.n	800bd4a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800bd44:	e007      	b.n	800bd56 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800bd46:	2301      	movs	r3, #1
 800bd48:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	3301      	adds	r3, #1
 800bd4e:	60fb      	str	r3, [r7, #12]
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	2b01      	cmp	r3, #1
 800bd54:	d9d2      	bls.n	800bcfc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2b02      	cmp	r3, #2
 800bd5a:	d109      	bne.n	800bd70 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800bd5c:	68bb      	ldr	r3, [r7, #8]
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d102      	bne.n	800bd68 <chk_lock+0x80>
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	2b02      	cmp	r3, #2
 800bd66:	d101      	bne.n	800bd6c <chk_lock+0x84>
 800bd68:	2300      	movs	r3, #0
 800bd6a:	e010      	b.n	800bd8e <chk_lock+0xa6>
 800bd6c:	2312      	movs	r3, #18
 800bd6e:	e00e      	b.n	800bd8e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d108      	bne.n	800bd88 <chk_lock+0xa0>
 800bd76:	4a09      	ldr	r2, [pc, #36]	; (800bd9c <chk_lock+0xb4>)
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	011b      	lsls	r3, r3, #4
 800bd7c:	4413      	add	r3, r2
 800bd7e:	330c      	adds	r3, #12
 800bd80:	881b      	ldrh	r3, [r3, #0]
 800bd82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bd86:	d101      	bne.n	800bd8c <chk_lock+0xa4>
 800bd88:	2310      	movs	r3, #16
 800bd8a:	e000      	b.n	800bd8e <chk_lock+0xa6>
 800bd8c:	2300      	movs	r3, #0
}
 800bd8e:	4618      	mov	r0, r3
 800bd90:	3714      	adds	r7, #20
 800bd92:	46bd      	mov	sp, r7
 800bd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd98:	4770      	bx	lr
 800bd9a:	bf00      	nop
 800bd9c:	240001f8 	.word	0x240001f8

0800bda0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800bda0:	b480      	push	{r7}
 800bda2:	b083      	sub	sp, #12
 800bda4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800bda6:	2300      	movs	r3, #0
 800bda8:	607b      	str	r3, [r7, #4]
 800bdaa:	e002      	b.n	800bdb2 <enq_lock+0x12>
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	3301      	adds	r3, #1
 800bdb0:	607b      	str	r3, [r7, #4]
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2b01      	cmp	r3, #1
 800bdb6:	d806      	bhi.n	800bdc6 <enq_lock+0x26>
 800bdb8:	4a09      	ldr	r2, [pc, #36]	; (800bde0 <enq_lock+0x40>)
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	011b      	lsls	r3, r3, #4
 800bdbe:	4413      	add	r3, r2
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d1f2      	bne.n	800bdac <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2b02      	cmp	r3, #2
 800bdca:	bf14      	ite	ne
 800bdcc:	2301      	movne	r3, #1
 800bdce:	2300      	moveq	r3, #0
 800bdd0:	b2db      	uxtb	r3, r3
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	370c      	adds	r7, #12
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bddc:	4770      	bx	lr
 800bdde:	bf00      	nop
 800bde0:	240001f8 	.word	0x240001f8

0800bde4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800bde4:	b480      	push	{r7}
 800bde6:	b085      	sub	sp, #20
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
 800bdec:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800bdee:	2300      	movs	r3, #0
 800bdf0:	60fb      	str	r3, [r7, #12]
 800bdf2:	e01f      	b.n	800be34 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800bdf4:	4a41      	ldr	r2, [pc, #260]	; (800befc <inc_lock+0x118>)
 800bdf6:	68fb      	ldr	r3, [r7, #12]
 800bdf8:	011b      	lsls	r3, r3, #4
 800bdfa:	4413      	add	r3, r2
 800bdfc:	681a      	ldr	r2, [r3, #0]
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	429a      	cmp	r2, r3
 800be04:	d113      	bne.n	800be2e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800be06:	4a3d      	ldr	r2, [pc, #244]	; (800befc <inc_lock+0x118>)
 800be08:	68fb      	ldr	r3, [r7, #12]
 800be0a:	011b      	lsls	r3, r3, #4
 800be0c:	4413      	add	r3, r2
 800be0e:	3304      	adds	r3, #4
 800be10:	681a      	ldr	r2, [r3, #0]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800be16:	429a      	cmp	r2, r3
 800be18:	d109      	bne.n	800be2e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800be1a:	4a38      	ldr	r2, [pc, #224]	; (800befc <inc_lock+0x118>)
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	011b      	lsls	r3, r3, #4
 800be20:	4413      	add	r3, r2
 800be22:	3308      	adds	r3, #8
 800be24:	681a      	ldr	r2, [r3, #0]
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800be2a:	429a      	cmp	r2, r3
 800be2c:	d006      	beq.n	800be3c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	3301      	adds	r3, #1
 800be32:	60fb      	str	r3, [r7, #12]
 800be34:	68fb      	ldr	r3, [r7, #12]
 800be36:	2b01      	cmp	r3, #1
 800be38:	d9dc      	bls.n	800bdf4 <inc_lock+0x10>
 800be3a:	e000      	b.n	800be3e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800be3c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	2b02      	cmp	r3, #2
 800be42:	d132      	bne.n	800beaa <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800be44:	2300      	movs	r3, #0
 800be46:	60fb      	str	r3, [r7, #12]
 800be48:	e002      	b.n	800be50 <inc_lock+0x6c>
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	3301      	adds	r3, #1
 800be4e:	60fb      	str	r3, [r7, #12]
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	2b01      	cmp	r3, #1
 800be54:	d806      	bhi.n	800be64 <inc_lock+0x80>
 800be56:	4a29      	ldr	r2, [pc, #164]	; (800befc <inc_lock+0x118>)
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	011b      	lsls	r3, r3, #4
 800be5c:	4413      	add	r3, r2
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	2b00      	cmp	r3, #0
 800be62:	d1f2      	bne.n	800be4a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	2b02      	cmp	r3, #2
 800be68:	d101      	bne.n	800be6e <inc_lock+0x8a>
 800be6a:	2300      	movs	r3, #0
 800be6c:	e040      	b.n	800bef0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	681a      	ldr	r2, [r3, #0]
 800be72:	4922      	ldr	r1, [pc, #136]	; (800befc <inc_lock+0x118>)
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	011b      	lsls	r3, r3, #4
 800be78:	440b      	add	r3, r1
 800be7a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	689a      	ldr	r2, [r3, #8]
 800be80:	491e      	ldr	r1, [pc, #120]	; (800befc <inc_lock+0x118>)
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	011b      	lsls	r3, r3, #4
 800be86:	440b      	add	r3, r1
 800be88:	3304      	adds	r3, #4
 800be8a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	695a      	ldr	r2, [r3, #20]
 800be90:	491a      	ldr	r1, [pc, #104]	; (800befc <inc_lock+0x118>)
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	011b      	lsls	r3, r3, #4
 800be96:	440b      	add	r3, r1
 800be98:	3308      	adds	r3, #8
 800be9a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800be9c:	4a17      	ldr	r2, [pc, #92]	; (800befc <inc_lock+0x118>)
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	011b      	lsls	r3, r3, #4
 800bea2:	4413      	add	r3, r2
 800bea4:	330c      	adds	r3, #12
 800bea6:	2200      	movs	r2, #0
 800bea8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d009      	beq.n	800bec4 <inc_lock+0xe0>
 800beb0:	4a12      	ldr	r2, [pc, #72]	; (800befc <inc_lock+0x118>)
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	011b      	lsls	r3, r3, #4
 800beb6:	4413      	add	r3, r2
 800beb8:	330c      	adds	r3, #12
 800beba:	881b      	ldrh	r3, [r3, #0]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d001      	beq.n	800bec4 <inc_lock+0xe0>
 800bec0:	2300      	movs	r3, #0
 800bec2:	e015      	b.n	800bef0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d108      	bne.n	800bedc <inc_lock+0xf8>
 800beca:	4a0c      	ldr	r2, [pc, #48]	; (800befc <inc_lock+0x118>)
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	011b      	lsls	r3, r3, #4
 800bed0:	4413      	add	r3, r2
 800bed2:	330c      	adds	r3, #12
 800bed4:	881b      	ldrh	r3, [r3, #0]
 800bed6:	3301      	adds	r3, #1
 800bed8:	b29a      	uxth	r2, r3
 800beda:	e001      	b.n	800bee0 <inc_lock+0xfc>
 800bedc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800bee0:	4906      	ldr	r1, [pc, #24]	; (800befc <inc_lock+0x118>)
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	011b      	lsls	r3, r3, #4
 800bee6:	440b      	add	r3, r1
 800bee8:	330c      	adds	r3, #12
 800beea:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800beec:	68fb      	ldr	r3, [r7, #12]
 800beee:	3301      	adds	r3, #1
}
 800bef0:	4618      	mov	r0, r3
 800bef2:	3714      	adds	r7, #20
 800bef4:	46bd      	mov	sp, r7
 800bef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befa:	4770      	bx	lr
 800befc:	240001f8 	.word	0x240001f8

0800bf00 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800bf00:	b480      	push	{r7}
 800bf02:	b085      	sub	sp, #20
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	3b01      	subs	r3, #1
 800bf0c:	607b      	str	r3, [r7, #4]
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	2b01      	cmp	r3, #1
 800bf12:	d825      	bhi.n	800bf60 <dec_lock+0x60>
		n = Files[i].ctr;
 800bf14:	4a17      	ldr	r2, [pc, #92]	; (800bf74 <dec_lock+0x74>)
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	011b      	lsls	r3, r3, #4
 800bf1a:	4413      	add	r3, r2
 800bf1c:	330c      	adds	r3, #12
 800bf1e:	881b      	ldrh	r3, [r3, #0]
 800bf20:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bf22:	89fb      	ldrh	r3, [r7, #14]
 800bf24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf28:	d101      	bne.n	800bf2e <dec_lock+0x2e>
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800bf2e:	89fb      	ldrh	r3, [r7, #14]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d002      	beq.n	800bf3a <dec_lock+0x3a>
 800bf34:	89fb      	ldrh	r3, [r7, #14]
 800bf36:	3b01      	subs	r3, #1
 800bf38:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800bf3a:	4a0e      	ldr	r2, [pc, #56]	; (800bf74 <dec_lock+0x74>)
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	011b      	lsls	r3, r3, #4
 800bf40:	4413      	add	r3, r2
 800bf42:	330c      	adds	r3, #12
 800bf44:	89fa      	ldrh	r2, [r7, #14]
 800bf46:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800bf48:	89fb      	ldrh	r3, [r7, #14]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d105      	bne.n	800bf5a <dec_lock+0x5a>
 800bf4e:	4a09      	ldr	r2, [pc, #36]	; (800bf74 <dec_lock+0x74>)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	011b      	lsls	r3, r3, #4
 800bf54:	4413      	add	r3, r2
 800bf56:	2200      	movs	r2, #0
 800bf58:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	737b      	strb	r3, [r7, #13]
 800bf5e:	e001      	b.n	800bf64 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800bf60:	2302      	movs	r3, #2
 800bf62:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800bf64:	7b7b      	ldrb	r3, [r7, #13]
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3714      	adds	r7, #20
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf70:	4770      	bx	lr
 800bf72:	bf00      	nop
 800bf74:	240001f8 	.word	0x240001f8

0800bf78 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bf78:	b480      	push	{r7}
 800bf7a:	b085      	sub	sp, #20
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bf80:	2300      	movs	r3, #0
 800bf82:	60fb      	str	r3, [r7, #12]
 800bf84:	e010      	b.n	800bfa8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bf86:	4a0d      	ldr	r2, [pc, #52]	; (800bfbc <clear_lock+0x44>)
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	011b      	lsls	r3, r3, #4
 800bf8c:	4413      	add	r3, r2
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	687a      	ldr	r2, [r7, #4]
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d105      	bne.n	800bfa2 <clear_lock+0x2a>
 800bf96:	4a09      	ldr	r2, [pc, #36]	; (800bfbc <clear_lock+0x44>)
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	011b      	lsls	r3, r3, #4
 800bf9c:	4413      	add	r3, r2
 800bf9e:	2200      	movs	r2, #0
 800bfa0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	3301      	adds	r3, #1
 800bfa6:	60fb      	str	r3, [r7, #12]
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2b01      	cmp	r3, #1
 800bfac:	d9eb      	bls.n	800bf86 <clear_lock+0xe>
	}
}
 800bfae:	bf00      	nop
 800bfb0:	3714      	adds	r7, #20
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb8:	4770      	bx	lr
 800bfba:	bf00      	nop
 800bfbc:	240001f8 	.word	0x240001f8

0800bfc0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bfc0:	b580      	push	{r7, lr}
 800bfc2:	b086      	sub	sp, #24
 800bfc4:	af00      	add	r7, sp, #0
 800bfc6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bfc8:	2300      	movs	r3, #0
 800bfca:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	78db      	ldrb	r3, [r3, #3]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d034      	beq.n	800c03e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfd8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	7858      	ldrb	r0, [r3, #1]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	697a      	ldr	r2, [r7, #20]
 800bfe8:	f7ff fd40 	bl	800ba6c <disk_write>
 800bfec:	4603      	mov	r3, r0
 800bfee:	2b00      	cmp	r3, #0
 800bff0:	d002      	beq.n	800bff8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800bff2:	2301      	movs	r3, #1
 800bff4:	73fb      	strb	r3, [r7, #15]
 800bff6:	e022      	b.n	800c03e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2200      	movs	r2, #0
 800bffc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c002:	697a      	ldr	r2, [r7, #20]
 800c004:	1ad2      	subs	r2, r2, r3
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	69db      	ldr	r3, [r3, #28]
 800c00a:	429a      	cmp	r2, r3
 800c00c:	d217      	bcs.n	800c03e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	789b      	ldrb	r3, [r3, #2]
 800c012:	613b      	str	r3, [r7, #16]
 800c014:	e010      	b.n	800c038 <sync_window+0x78>
					wsect += fs->fsize;
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	69db      	ldr	r3, [r3, #28]
 800c01a:	697a      	ldr	r2, [r7, #20]
 800c01c:	4413      	add	r3, r2
 800c01e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800c020:	687b      	ldr	r3, [r7, #4]
 800c022:	7858      	ldrb	r0, [r3, #1]
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c02a:	2301      	movs	r3, #1
 800c02c:	697a      	ldr	r2, [r7, #20]
 800c02e:	f7ff fd1d 	bl	800ba6c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800c032:	693b      	ldr	r3, [r7, #16]
 800c034:	3b01      	subs	r3, #1
 800c036:	613b      	str	r3, [r7, #16]
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	2b01      	cmp	r3, #1
 800c03c:	d8eb      	bhi.n	800c016 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800c03e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c040:	4618      	mov	r0, r3
 800c042:	3718      	adds	r7, #24
 800c044:	46bd      	mov	sp, r7
 800c046:	bd80      	pop	{r7, pc}

0800c048 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b084      	sub	sp, #16
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
 800c050:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800c052:	2300      	movs	r3, #0
 800c054:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c05a:	683a      	ldr	r2, [r7, #0]
 800c05c:	429a      	cmp	r2, r3
 800c05e:	d01b      	beq.n	800c098 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f7ff ffad 	bl	800bfc0 <sync_window>
 800c066:	4603      	mov	r3, r0
 800c068:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800c06a:	7bfb      	ldrb	r3, [r7, #15]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d113      	bne.n	800c098 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	7858      	ldrb	r0, [r3, #1]
 800c074:	687b      	ldr	r3, [r7, #4]
 800c076:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c07a:	2301      	movs	r3, #1
 800c07c:	683a      	ldr	r2, [r7, #0]
 800c07e:	f7ff fcd5 	bl	800ba2c <disk_read>
 800c082:	4603      	mov	r3, r0
 800c084:	2b00      	cmp	r3, #0
 800c086:	d004      	beq.n	800c092 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800c088:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c08c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800c08e:	2301      	movs	r3, #1
 800c090:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	683a      	ldr	r2, [r7, #0]
 800c096:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800c098:	7bfb      	ldrb	r3, [r7, #15]
}
 800c09a:	4618      	mov	r0, r3
 800c09c:	3710      	adds	r7, #16
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	bd80      	pop	{r7, pc}
	...

0800c0a4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b084      	sub	sp, #16
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f7ff ff87 	bl	800bfc0 <sync_window>
 800c0b2:	4603      	mov	r3, r0
 800c0b4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c0b6:	7bfb      	ldrb	r3, [r7, #15]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d159      	bne.n	800c170 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	781b      	ldrb	r3, [r3, #0]
 800c0c0:	2b03      	cmp	r3, #3
 800c0c2:	d149      	bne.n	800c158 <sync_fs+0xb4>
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	791b      	ldrb	r3, [r3, #4]
 800c0c8:	2b01      	cmp	r3, #1
 800c0ca:	d145      	bne.n	800c158 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	899b      	ldrh	r3, [r3, #12]
 800c0d6:	461a      	mov	r2, r3
 800c0d8:	2100      	movs	r1, #0
 800c0da:	f7ff fda8 	bl	800bc2e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	3334      	adds	r3, #52	; 0x34
 800c0e2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c0e6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	f7ff fd37 	bl	800bb5e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	3334      	adds	r3, #52	; 0x34
 800c0f4:	4921      	ldr	r1, [pc, #132]	; (800c17c <sync_fs+0xd8>)
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7ff fd4c 	bl	800bb94 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	3334      	adds	r3, #52	; 0x34
 800c100:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800c104:	491e      	ldr	r1, [pc, #120]	; (800c180 <sync_fs+0xdc>)
 800c106:	4618      	mov	r0, r3
 800c108:	f7ff fd44 	bl	800bb94 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	3334      	adds	r3, #52	; 0x34
 800c110:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	695b      	ldr	r3, [r3, #20]
 800c118:	4619      	mov	r1, r3
 800c11a:	4610      	mov	r0, r2
 800c11c:	f7ff fd3a 	bl	800bb94 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	3334      	adds	r3, #52	; 0x34
 800c124:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	691b      	ldr	r3, [r3, #16]
 800c12c:	4619      	mov	r1, r3
 800c12e:	4610      	mov	r0, r2
 800c130:	f7ff fd30 	bl	800bb94 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	6a1b      	ldr	r3, [r3, #32]
 800c138:	1c5a      	adds	r2, r3, #1
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	7858      	ldrb	r0, [r3, #1]
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c14c:	2301      	movs	r3, #1
 800c14e:	f7ff fc8d 	bl	800ba6c <disk_write>
			fs->fsi_flag = 0;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2200      	movs	r2, #0
 800c156:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	785b      	ldrb	r3, [r3, #1]
 800c15c:	2200      	movs	r2, #0
 800c15e:	2100      	movs	r1, #0
 800c160:	4618      	mov	r0, r3
 800c162:	f7ff fca3 	bl	800baac <disk_ioctl>
 800c166:	4603      	mov	r3, r0
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d001      	beq.n	800c170 <sync_fs+0xcc>
 800c16c:	2301      	movs	r3, #1
 800c16e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800c170:	7bfb      	ldrb	r3, [r7, #15]
}
 800c172:	4618      	mov	r0, r3
 800c174:	3710      	adds	r7, #16
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}
 800c17a:	bf00      	nop
 800c17c:	41615252 	.word	0x41615252
 800c180:	61417272 	.word	0x61417272

0800c184 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800c184:	b480      	push	{r7}
 800c186:	b083      	sub	sp, #12
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	3b02      	subs	r3, #2
 800c192:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	699b      	ldr	r3, [r3, #24]
 800c198:	3b02      	subs	r3, #2
 800c19a:	683a      	ldr	r2, [r7, #0]
 800c19c:	429a      	cmp	r2, r3
 800c19e:	d301      	bcc.n	800c1a4 <clust2sect+0x20>
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	e008      	b.n	800c1b6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	895b      	ldrh	r3, [r3, #10]
 800c1a8:	461a      	mov	r2, r3
 800c1aa:	683b      	ldr	r3, [r7, #0]
 800c1ac:	fb03 f202 	mul.w	r2, r3, r2
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1b4:	4413      	add	r3, r2
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	370c      	adds	r7, #12
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c0:	4770      	bx	lr

0800c1c2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800c1c2:	b580      	push	{r7, lr}
 800c1c4:	b086      	sub	sp, #24
 800c1c6:	af00      	add	r7, sp, #0
 800c1c8:	6078      	str	r0, [r7, #4]
 800c1ca:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	2b01      	cmp	r3, #1
 800c1d6:	d904      	bls.n	800c1e2 <get_fat+0x20>
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	699b      	ldr	r3, [r3, #24]
 800c1dc:	683a      	ldr	r2, [r7, #0]
 800c1de:	429a      	cmp	r2, r3
 800c1e0:	d302      	bcc.n	800c1e8 <get_fat+0x26>
		val = 1;	/* Internal error */
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	617b      	str	r3, [r7, #20]
 800c1e6:	e0b7      	b.n	800c358 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800c1e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c1ec:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800c1ee:	693b      	ldr	r3, [r7, #16]
 800c1f0:	781b      	ldrb	r3, [r3, #0]
 800c1f2:	2b02      	cmp	r3, #2
 800c1f4:	d05a      	beq.n	800c2ac <get_fat+0xea>
 800c1f6:	2b03      	cmp	r3, #3
 800c1f8:	d07d      	beq.n	800c2f6 <get_fat+0x134>
 800c1fa:	2b01      	cmp	r3, #1
 800c1fc:	f040 80a2 	bne.w	800c344 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	60fb      	str	r3, [r7, #12]
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	085b      	lsrs	r3, r3, #1
 800c208:	68fa      	ldr	r2, [r7, #12]
 800c20a:	4413      	add	r3, r2
 800c20c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c20e:	693b      	ldr	r3, [r7, #16]
 800c210:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c212:	693b      	ldr	r3, [r7, #16]
 800c214:	899b      	ldrh	r3, [r3, #12]
 800c216:	4619      	mov	r1, r3
 800c218:	68fb      	ldr	r3, [r7, #12]
 800c21a:	fbb3 f3f1 	udiv	r3, r3, r1
 800c21e:	4413      	add	r3, r2
 800c220:	4619      	mov	r1, r3
 800c222:	6938      	ldr	r0, [r7, #16]
 800c224:	f7ff ff10 	bl	800c048 <move_window>
 800c228:	4603      	mov	r3, r0
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	f040 808d 	bne.w	800c34a <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	1c5a      	adds	r2, r3, #1
 800c234:	60fa      	str	r2, [r7, #12]
 800c236:	693a      	ldr	r2, [r7, #16]
 800c238:	8992      	ldrh	r2, [r2, #12]
 800c23a:	fbb3 f1f2 	udiv	r1, r3, r2
 800c23e:	fb02 f201 	mul.w	r2, r2, r1
 800c242:	1a9b      	subs	r3, r3, r2
 800c244:	693a      	ldr	r2, [r7, #16]
 800c246:	4413      	add	r3, r2
 800c248:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c24c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c252:	693b      	ldr	r3, [r7, #16]
 800c254:	899b      	ldrh	r3, [r3, #12]
 800c256:	4619      	mov	r1, r3
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	fbb3 f3f1 	udiv	r3, r3, r1
 800c25e:	4413      	add	r3, r2
 800c260:	4619      	mov	r1, r3
 800c262:	6938      	ldr	r0, [r7, #16]
 800c264:	f7ff fef0 	bl	800c048 <move_window>
 800c268:	4603      	mov	r3, r0
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d16f      	bne.n	800c34e <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800c26e:	693b      	ldr	r3, [r7, #16]
 800c270:	899b      	ldrh	r3, [r3, #12]
 800c272:	461a      	mov	r2, r3
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	fbb3 f1f2 	udiv	r1, r3, r2
 800c27a:	fb02 f201 	mul.w	r2, r2, r1
 800c27e:	1a9b      	subs	r3, r3, r2
 800c280:	693a      	ldr	r2, [r7, #16]
 800c282:	4413      	add	r3, r2
 800c284:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800c288:	021b      	lsls	r3, r3, #8
 800c28a:	461a      	mov	r2, r3
 800c28c:	68bb      	ldr	r3, [r7, #8]
 800c28e:	4313      	orrs	r3, r2
 800c290:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	f003 0301 	and.w	r3, r3, #1
 800c298:	2b00      	cmp	r3, #0
 800c29a:	d002      	beq.n	800c2a2 <get_fat+0xe0>
 800c29c:	68bb      	ldr	r3, [r7, #8]
 800c29e:	091b      	lsrs	r3, r3, #4
 800c2a0:	e002      	b.n	800c2a8 <get_fat+0xe6>
 800c2a2:	68bb      	ldr	r3, [r7, #8]
 800c2a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c2a8:	617b      	str	r3, [r7, #20]
			break;
 800c2aa:	e055      	b.n	800c358 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	899b      	ldrh	r3, [r3, #12]
 800c2b4:	085b      	lsrs	r3, r3, #1
 800c2b6:	b29b      	uxth	r3, r3
 800c2b8:	4619      	mov	r1, r3
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	fbb3 f3f1 	udiv	r3, r3, r1
 800c2c0:	4413      	add	r3, r2
 800c2c2:	4619      	mov	r1, r3
 800c2c4:	6938      	ldr	r0, [r7, #16]
 800c2c6:	f7ff febf 	bl	800c048 <move_window>
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d140      	bne.n	800c352 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800c2d0:	693b      	ldr	r3, [r7, #16]
 800c2d2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	005b      	lsls	r3, r3, #1
 800c2da:	693a      	ldr	r2, [r7, #16]
 800c2dc:	8992      	ldrh	r2, [r2, #12]
 800c2de:	fbb3 f0f2 	udiv	r0, r3, r2
 800c2e2:	fb02 f200 	mul.w	r2, r2, r0
 800c2e6:	1a9b      	subs	r3, r3, r2
 800c2e8:	440b      	add	r3, r1
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	f7ff fbfc 	bl	800bae8 <ld_word>
 800c2f0:	4603      	mov	r3, r0
 800c2f2:	617b      	str	r3, [r7, #20]
			break;
 800c2f4:	e030      	b.n	800c358 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c2fa:	693b      	ldr	r3, [r7, #16]
 800c2fc:	899b      	ldrh	r3, [r3, #12]
 800c2fe:	089b      	lsrs	r3, r3, #2
 800c300:	b29b      	uxth	r3, r3
 800c302:	4619      	mov	r1, r3
 800c304:	683b      	ldr	r3, [r7, #0]
 800c306:	fbb3 f3f1 	udiv	r3, r3, r1
 800c30a:	4413      	add	r3, r2
 800c30c:	4619      	mov	r1, r3
 800c30e:	6938      	ldr	r0, [r7, #16]
 800c310:	f7ff fe9a 	bl	800c048 <move_window>
 800c314:	4603      	mov	r3, r0
 800c316:	2b00      	cmp	r3, #0
 800c318:	d11d      	bne.n	800c356 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800c31a:	693b      	ldr	r3, [r7, #16]
 800c31c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c320:	683b      	ldr	r3, [r7, #0]
 800c322:	009b      	lsls	r3, r3, #2
 800c324:	693a      	ldr	r2, [r7, #16]
 800c326:	8992      	ldrh	r2, [r2, #12]
 800c328:	fbb3 f0f2 	udiv	r0, r3, r2
 800c32c:	fb02 f200 	mul.w	r2, r2, r0
 800c330:	1a9b      	subs	r3, r3, r2
 800c332:	440b      	add	r3, r1
 800c334:	4618      	mov	r0, r3
 800c336:	f7ff fbef 	bl	800bb18 <ld_dword>
 800c33a:	4603      	mov	r3, r0
 800c33c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c340:	617b      	str	r3, [r7, #20]
			break;
 800c342:	e009      	b.n	800c358 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800c344:	2301      	movs	r3, #1
 800c346:	617b      	str	r3, [r7, #20]
 800c348:	e006      	b.n	800c358 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c34a:	bf00      	nop
 800c34c:	e004      	b.n	800c358 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800c34e:	bf00      	nop
 800c350:	e002      	b.n	800c358 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800c352:	bf00      	nop
 800c354:	e000      	b.n	800c358 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800c356:	bf00      	nop
		}
	}

	return val;
 800c358:	697b      	ldr	r3, [r7, #20]
}
 800c35a:	4618      	mov	r0, r3
 800c35c:	3718      	adds	r7, #24
 800c35e:	46bd      	mov	sp, r7
 800c360:	bd80      	pop	{r7, pc}

0800c362 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800c362:	b590      	push	{r4, r7, lr}
 800c364:	b089      	sub	sp, #36	; 0x24
 800c366:	af00      	add	r7, sp, #0
 800c368:	60f8      	str	r0, [r7, #12]
 800c36a:	60b9      	str	r1, [r7, #8]
 800c36c:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800c36e:	2302      	movs	r3, #2
 800c370:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800c372:	68bb      	ldr	r3, [r7, #8]
 800c374:	2b01      	cmp	r3, #1
 800c376:	f240 8106 	bls.w	800c586 <put_fat+0x224>
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	699b      	ldr	r3, [r3, #24]
 800c37e:	68ba      	ldr	r2, [r7, #8]
 800c380:	429a      	cmp	r2, r3
 800c382:	f080 8100 	bcs.w	800c586 <put_fat+0x224>
		switch (fs->fs_type) {
 800c386:	68fb      	ldr	r3, [r7, #12]
 800c388:	781b      	ldrb	r3, [r3, #0]
 800c38a:	2b02      	cmp	r3, #2
 800c38c:	f000 8088 	beq.w	800c4a0 <put_fat+0x13e>
 800c390:	2b03      	cmp	r3, #3
 800c392:	f000 80b0 	beq.w	800c4f6 <put_fat+0x194>
 800c396:	2b01      	cmp	r3, #1
 800c398:	f040 80f5 	bne.w	800c586 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800c39c:	68bb      	ldr	r3, [r7, #8]
 800c39e:	61bb      	str	r3, [r7, #24]
 800c3a0:	69bb      	ldr	r3, [r7, #24]
 800c3a2:	085b      	lsrs	r3, r3, #1
 800c3a4:	69ba      	ldr	r2, [r7, #24]
 800c3a6:	4413      	add	r3, r2
 800c3a8:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	899b      	ldrh	r3, [r3, #12]
 800c3b2:	4619      	mov	r1, r3
 800c3b4:	69bb      	ldr	r3, [r7, #24]
 800c3b6:	fbb3 f3f1 	udiv	r3, r3, r1
 800c3ba:	4413      	add	r3, r2
 800c3bc:	4619      	mov	r1, r3
 800c3be:	68f8      	ldr	r0, [r7, #12]
 800c3c0:	f7ff fe42 	bl	800c048 <move_window>
 800c3c4:	4603      	mov	r3, r0
 800c3c6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c3c8:	7ffb      	ldrb	r3, [r7, #31]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	f040 80d4 	bne.w	800c578 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c3d6:	69bb      	ldr	r3, [r7, #24]
 800c3d8:	1c5a      	adds	r2, r3, #1
 800c3da:	61ba      	str	r2, [r7, #24]
 800c3dc:	68fa      	ldr	r2, [r7, #12]
 800c3de:	8992      	ldrh	r2, [r2, #12]
 800c3e0:	fbb3 f0f2 	udiv	r0, r3, r2
 800c3e4:	fb02 f200 	mul.w	r2, r2, r0
 800c3e8:	1a9b      	subs	r3, r3, r2
 800c3ea:	440b      	add	r3, r1
 800c3ec:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	f003 0301 	and.w	r3, r3, #1
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d00d      	beq.n	800c414 <put_fat+0xb2>
 800c3f8:	697b      	ldr	r3, [r7, #20]
 800c3fa:	781b      	ldrb	r3, [r3, #0]
 800c3fc:	b25b      	sxtb	r3, r3
 800c3fe:	f003 030f 	and.w	r3, r3, #15
 800c402:	b25a      	sxtb	r2, r3
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	b2db      	uxtb	r3, r3
 800c408:	011b      	lsls	r3, r3, #4
 800c40a:	b25b      	sxtb	r3, r3
 800c40c:	4313      	orrs	r3, r2
 800c40e:	b25b      	sxtb	r3, r3
 800c410:	b2db      	uxtb	r3, r3
 800c412:	e001      	b.n	800c418 <put_fat+0xb6>
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	b2db      	uxtb	r3, r3
 800c418:	697a      	ldr	r2, [r7, #20]
 800c41a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	2201      	movs	r2, #1
 800c420:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	899b      	ldrh	r3, [r3, #12]
 800c42a:	4619      	mov	r1, r3
 800c42c:	69bb      	ldr	r3, [r7, #24]
 800c42e:	fbb3 f3f1 	udiv	r3, r3, r1
 800c432:	4413      	add	r3, r2
 800c434:	4619      	mov	r1, r3
 800c436:	68f8      	ldr	r0, [r7, #12]
 800c438:	f7ff fe06 	bl	800c048 <move_window>
 800c43c:	4603      	mov	r3, r0
 800c43e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c440:	7ffb      	ldrb	r3, [r7, #31]
 800c442:	2b00      	cmp	r3, #0
 800c444:	f040 809a 	bne.w	800c57c <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	899b      	ldrh	r3, [r3, #12]
 800c452:	461a      	mov	r2, r3
 800c454:	69bb      	ldr	r3, [r7, #24]
 800c456:	fbb3 f0f2 	udiv	r0, r3, r2
 800c45a:	fb02 f200 	mul.w	r2, r2, r0
 800c45e:	1a9b      	subs	r3, r3, r2
 800c460:	440b      	add	r3, r1
 800c462:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800c464:	68bb      	ldr	r3, [r7, #8]
 800c466:	f003 0301 	and.w	r3, r3, #1
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d003      	beq.n	800c476 <put_fat+0x114>
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	091b      	lsrs	r3, r3, #4
 800c472:	b2db      	uxtb	r3, r3
 800c474:	e00e      	b.n	800c494 <put_fat+0x132>
 800c476:	697b      	ldr	r3, [r7, #20]
 800c478:	781b      	ldrb	r3, [r3, #0]
 800c47a:	b25b      	sxtb	r3, r3
 800c47c:	f023 030f 	bic.w	r3, r3, #15
 800c480:	b25a      	sxtb	r2, r3
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	0a1b      	lsrs	r3, r3, #8
 800c486:	b25b      	sxtb	r3, r3
 800c488:	f003 030f 	and.w	r3, r3, #15
 800c48c:	b25b      	sxtb	r3, r3
 800c48e:	4313      	orrs	r3, r2
 800c490:	b25b      	sxtb	r3, r3
 800c492:	b2db      	uxtb	r3, r3
 800c494:	697a      	ldr	r2, [r7, #20]
 800c496:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	2201      	movs	r2, #1
 800c49c:	70da      	strb	r2, [r3, #3]
			break;
 800c49e:	e072      	b.n	800c586 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	899b      	ldrh	r3, [r3, #12]
 800c4a8:	085b      	lsrs	r3, r3, #1
 800c4aa:	b29b      	uxth	r3, r3
 800c4ac:	4619      	mov	r1, r3
 800c4ae:	68bb      	ldr	r3, [r7, #8]
 800c4b0:	fbb3 f3f1 	udiv	r3, r3, r1
 800c4b4:	4413      	add	r3, r2
 800c4b6:	4619      	mov	r1, r3
 800c4b8:	68f8      	ldr	r0, [r7, #12]
 800c4ba:	f7ff fdc5 	bl	800c048 <move_window>
 800c4be:	4603      	mov	r3, r0
 800c4c0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c4c2:	7ffb      	ldrb	r3, [r7, #31]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d15b      	bne.n	800c580 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c4ce:	68bb      	ldr	r3, [r7, #8]
 800c4d0:	005b      	lsls	r3, r3, #1
 800c4d2:	68fa      	ldr	r2, [r7, #12]
 800c4d4:	8992      	ldrh	r2, [r2, #12]
 800c4d6:	fbb3 f0f2 	udiv	r0, r3, r2
 800c4da:	fb02 f200 	mul.w	r2, r2, r0
 800c4de:	1a9b      	subs	r3, r3, r2
 800c4e0:	440b      	add	r3, r1
 800c4e2:	687a      	ldr	r2, [r7, #4]
 800c4e4:	b292      	uxth	r2, r2
 800c4e6:	4611      	mov	r1, r2
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	f7ff fb38 	bl	800bb5e <st_word>
			fs->wflag = 1;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	2201      	movs	r2, #1
 800c4f2:	70da      	strb	r2, [r3, #3]
			break;
 800c4f4:	e047      	b.n	800c586 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	899b      	ldrh	r3, [r3, #12]
 800c4fe:	089b      	lsrs	r3, r3, #2
 800c500:	b29b      	uxth	r3, r3
 800c502:	4619      	mov	r1, r3
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	fbb3 f3f1 	udiv	r3, r3, r1
 800c50a:	4413      	add	r3, r2
 800c50c:	4619      	mov	r1, r3
 800c50e:	68f8      	ldr	r0, [r7, #12]
 800c510:	f7ff fd9a 	bl	800c048 <move_window>
 800c514:	4603      	mov	r3, r0
 800c516:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c518:	7ffb      	ldrb	r3, [r7, #31]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d132      	bne.n	800c584 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c52a:	68bb      	ldr	r3, [r7, #8]
 800c52c:	009b      	lsls	r3, r3, #2
 800c52e:	68fa      	ldr	r2, [r7, #12]
 800c530:	8992      	ldrh	r2, [r2, #12]
 800c532:	fbb3 f0f2 	udiv	r0, r3, r2
 800c536:	fb02 f200 	mul.w	r2, r2, r0
 800c53a:	1a9b      	subs	r3, r3, r2
 800c53c:	440b      	add	r3, r1
 800c53e:	4618      	mov	r0, r3
 800c540:	f7ff faea 	bl	800bb18 <ld_dword>
 800c544:	4603      	mov	r3, r0
 800c546:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c54a:	4323      	orrs	r3, r4
 800c54c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c554:	68bb      	ldr	r3, [r7, #8]
 800c556:	009b      	lsls	r3, r3, #2
 800c558:	68fa      	ldr	r2, [r7, #12]
 800c55a:	8992      	ldrh	r2, [r2, #12]
 800c55c:	fbb3 f0f2 	udiv	r0, r3, r2
 800c560:	fb02 f200 	mul.w	r2, r2, r0
 800c564:	1a9b      	subs	r3, r3, r2
 800c566:	440b      	add	r3, r1
 800c568:	6879      	ldr	r1, [r7, #4]
 800c56a:	4618      	mov	r0, r3
 800c56c:	f7ff fb12 	bl	800bb94 <st_dword>
			fs->wflag = 1;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	2201      	movs	r2, #1
 800c574:	70da      	strb	r2, [r3, #3]
			break;
 800c576:	e006      	b.n	800c586 <put_fat+0x224>
			if (res != FR_OK) break;
 800c578:	bf00      	nop
 800c57a:	e004      	b.n	800c586 <put_fat+0x224>
			if (res != FR_OK) break;
 800c57c:	bf00      	nop
 800c57e:	e002      	b.n	800c586 <put_fat+0x224>
			if (res != FR_OK) break;
 800c580:	bf00      	nop
 800c582:	e000      	b.n	800c586 <put_fat+0x224>
			if (res != FR_OK) break;
 800c584:	bf00      	nop
		}
	}
	return res;
 800c586:	7ffb      	ldrb	r3, [r7, #31]
}
 800c588:	4618      	mov	r0, r3
 800c58a:	3724      	adds	r7, #36	; 0x24
 800c58c:	46bd      	mov	sp, r7
 800c58e:	bd90      	pop	{r4, r7, pc}

0800c590 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c590:	b580      	push	{r7, lr}
 800c592:	b088      	sub	sp, #32
 800c594:	af00      	add	r7, sp, #0
 800c596:	60f8      	str	r0, [r7, #12]
 800c598:	60b9      	str	r1, [r7, #8]
 800c59a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c59c:	2300      	movs	r3, #0
 800c59e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c5a6:	68bb      	ldr	r3, [r7, #8]
 800c5a8:	2b01      	cmp	r3, #1
 800c5aa:	d904      	bls.n	800c5b6 <remove_chain+0x26>
 800c5ac:	69bb      	ldr	r3, [r7, #24]
 800c5ae:	699b      	ldr	r3, [r3, #24]
 800c5b0:	68ba      	ldr	r2, [r7, #8]
 800c5b2:	429a      	cmp	r2, r3
 800c5b4:	d301      	bcc.n	800c5ba <remove_chain+0x2a>
 800c5b6:	2302      	movs	r3, #2
 800c5b8:	e04b      	b.n	800c652 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d00c      	beq.n	800c5da <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c5c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c5c4:	6879      	ldr	r1, [r7, #4]
 800c5c6:	69b8      	ldr	r0, [r7, #24]
 800c5c8:	f7ff fecb 	bl	800c362 <put_fat>
 800c5cc:	4603      	mov	r3, r0
 800c5ce:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c5d0:	7ffb      	ldrb	r3, [r7, #31]
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d001      	beq.n	800c5da <remove_chain+0x4a>
 800c5d6:	7ffb      	ldrb	r3, [r7, #31]
 800c5d8:	e03b      	b.n	800c652 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c5da:	68b9      	ldr	r1, [r7, #8]
 800c5dc:	68f8      	ldr	r0, [r7, #12]
 800c5de:	f7ff fdf0 	bl	800c1c2 <get_fat>
 800c5e2:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c5e4:	697b      	ldr	r3, [r7, #20]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d031      	beq.n	800c64e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c5ea:	697b      	ldr	r3, [r7, #20]
 800c5ec:	2b01      	cmp	r3, #1
 800c5ee:	d101      	bne.n	800c5f4 <remove_chain+0x64>
 800c5f0:	2302      	movs	r3, #2
 800c5f2:	e02e      	b.n	800c652 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c5f4:	697b      	ldr	r3, [r7, #20]
 800c5f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c5fa:	d101      	bne.n	800c600 <remove_chain+0x70>
 800c5fc:	2301      	movs	r3, #1
 800c5fe:	e028      	b.n	800c652 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c600:	2200      	movs	r2, #0
 800c602:	68b9      	ldr	r1, [r7, #8]
 800c604:	69b8      	ldr	r0, [r7, #24]
 800c606:	f7ff feac 	bl	800c362 <put_fat>
 800c60a:	4603      	mov	r3, r0
 800c60c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c60e:	7ffb      	ldrb	r3, [r7, #31]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d001      	beq.n	800c618 <remove_chain+0x88>
 800c614:	7ffb      	ldrb	r3, [r7, #31]
 800c616:	e01c      	b.n	800c652 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c618:	69bb      	ldr	r3, [r7, #24]
 800c61a:	695a      	ldr	r2, [r3, #20]
 800c61c:	69bb      	ldr	r3, [r7, #24]
 800c61e:	699b      	ldr	r3, [r3, #24]
 800c620:	3b02      	subs	r3, #2
 800c622:	429a      	cmp	r2, r3
 800c624:	d20b      	bcs.n	800c63e <remove_chain+0xae>
			fs->free_clst++;
 800c626:	69bb      	ldr	r3, [r7, #24]
 800c628:	695b      	ldr	r3, [r3, #20]
 800c62a:	1c5a      	adds	r2, r3, #1
 800c62c:	69bb      	ldr	r3, [r7, #24]
 800c62e:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800c630:	69bb      	ldr	r3, [r7, #24]
 800c632:	791b      	ldrb	r3, [r3, #4]
 800c634:	f043 0301 	orr.w	r3, r3, #1
 800c638:	b2da      	uxtb	r2, r3
 800c63a:	69bb      	ldr	r3, [r7, #24]
 800c63c:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c63e:	697b      	ldr	r3, [r7, #20]
 800c640:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c642:	69bb      	ldr	r3, [r7, #24]
 800c644:	699b      	ldr	r3, [r3, #24]
 800c646:	68ba      	ldr	r2, [r7, #8]
 800c648:	429a      	cmp	r2, r3
 800c64a:	d3c6      	bcc.n	800c5da <remove_chain+0x4a>
 800c64c:	e000      	b.n	800c650 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c64e:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c650:	2300      	movs	r3, #0
}
 800c652:	4618      	mov	r0, r3
 800c654:	3720      	adds	r7, #32
 800c656:	46bd      	mov	sp, r7
 800c658:	bd80      	pop	{r7, pc}

0800c65a <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c65a:	b580      	push	{r7, lr}
 800c65c:	b088      	sub	sp, #32
 800c65e:	af00      	add	r7, sp, #0
 800c660:	6078      	str	r0, [r7, #4]
 800c662:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c66a:	683b      	ldr	r3, [r7, #0]
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d10d      	bne.n	800c68c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c670:	693b      	ldr	r3, [r7, #16]
 800c672:	691b      	ldr	r3, [r3, #16]
 800c674:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c676:	69bb      	ldr	r3, [r7, #24]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d004      	beq.n	800c686 <create_chain+0x2c>
 800c67c:	693b      	ldr	r3, [r7, #16]
 800c67e:	699b      	ldr	r3, [r3, #24]
 800c680:	69ba      	ldr	r2, [r7, #24]
 800c682:	429a      	cmp	r2, r3
 800c684:	d31b      	bcc.n	800c6be <create_chain+0x64>
 800c686:	2301      	movs	r3, #1
 800c688:	61bb      	str	r3, [r7, #24]
 800c68a:	e018      	b.n	800c6be <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c68c:	6839      	ldr	r1, [r7, #0]
 800c68e:	6878      	ldr	r0, [r7, #4]
 800c690:	f7ff fd97 	bl	800c1c2 <get_fat>
 800c694:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	2b01      	cmp	r3, #1
 800c69a:	d801      	bhi.n	800c6a0 <create_chain+0x46>
 800c69c:	2301      	movs	r3, #1
 800c69e:	e070      	b.n	800c782 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6a6:	d101      	bne.n	800c6ac <create_chain+0x52>
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	e06a      	b.n	800c782 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c6ac:	693b      	ldr	r3, [r7, #16]
 800c6ae:	699b      	ldr	r3, [r3, #24]
 800c6b0:	68fa      	ldr	r2, [r7, #12]
 800c6b2:	429a      	cmp	r2, r3
 800c6b4:	d201      	bcs.n	800c6ba <create_chain+0x60>
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	e063      	b.n	800c782 <create_chain+0x128>
		scl = clst;
 800c6ba:	683b      	ldr	r3, [r7, #0]
 800c6bc:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c6be:	69bb      	ldr	r3, [r7, #24]
 800c6c0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c6c2:	69fb      	ldr	r3, [r7, #28]
 800c6c4:	3301      	adds	r3, #1
 800c6c6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c6c8:	693b      	ldr	r3, [r7, #16]
 800c6ca:	699b      	ldr	r3, [r3, #24]
 800c6cc:	69fa      	ldr	r2, [r7, #28]
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	d307      	bcc.n	800c6e2 <create_chain+0x88>
				ncl = 2;
 800c6d2:	2302      	movs	r3, #2
 800c6d4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c6d6:	69fa      	ldr	r2, [r7, #28]
 800c6d8:	69bb      	ldr	r3, [r7, #24]
 800c6da:	429a      	cmp	r2, r3
 800c6dc:	d901      	bls.n	800c6e2 <create_chain+0x88>
 800c6de:	2300      	movs	r3, #0
 800c6e0:	e04f      	b.n	800c782 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c6e2:	69f9      	ldr	r1, [r7, #28]
 800c6e4:	6878      	ldr	r0, [r7, #4]
 800c6e6:	f7ff fd6c 	bl	800c1c2 <get_fat>
 800c6ea:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d00e      	beq.n	800c710 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	2b01      	cmp	r3, #1
 800c6f6:	d003      	beq.n	800c700 <create_chain+0xa6>
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6fe:	d101      	bne.n	800c704 <create_chain+0xaa>
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	e03e      	b.n	800c782 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c704:	69fa      	ldr	r2, [r7, #28]
 800c706:	69bb      	ldr	r3, [r7, #24]
 800c708:	429a      	cmp	r2, r3
 800c70a:	d1da      	bne.n	800c6c2 <create_chain+0x68>
 800c70c:	2300      	movs	r3, #0
 800c70e:	e038      	b.n	800c782 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c710:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c712:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c716:	69f9      	ldr	r1, [r7, #28]
 800c718:	6938      	ldr	r0, [r7, #16]
 800c71a:	f7ff fe22 	bl	800c362 <put_fat>
 800c71e:	4603      	mov	r3, r0
 800c720:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c722:	7dfb      	ldrb	r3, [r7, #23]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d109      	bne.n	800c73c <create_chain+0xe2>
 800c728:	683b      	ldr	r3, [r7, #0]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d006      	beq.n	800c73c <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c72e:	69fa      	ldr	r2, [r7, #28]
 800c730:	6839      	ldr	r1, [r7, #0]
 800c732:	6938      	ldr	r0, [r7, #16]
 800c734:	f7ff fe15 	bl	800c362 <put_fat>
 800c738:	4603      	mov	r3, r0
 800c73a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c73c:	7dfb      	ldrb	r3, [r7, #23]
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d116      	bne.n	800c770 <create_chain+0x116>
		fs->last_clst = ncl;
 800c742:	693b      	ldr	r3, [r7, #16]
 800c744:	69fa      	ldr	r2, [r7, #28]
 800c746:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c748:	693b      	ldr	r3, [r7, #16]
 800c74a:	695a      	ldr	r2, [r3, #20]
 800c74c:	693b      	ldr	r3, [r7, #16]
 800c74e:	699b      	ldr	r3, [r3, #24]
 800c750:	3b02      	subs	r3, #2
 800c752:	429a      	cmp	r2, r3
 800c754:	d804      	bhi.n	800c760 <create_chain+0x106>
 800c756:	693b      	ldr	r3, [r7, #16]
 800c758:	695b      	ldr	r3, [r3, #20]
 800c75a:	1e5a      	subs	r2, r3, #1
 800c75c:	693b      	ldr	r3, [r7, #16]
 800c75e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800c760:	693b      	ldr	r3, [r7, #16]
 800c762:	791b      	ldrb	r3, [r3, #4]
 800c764:	f043 0301 	orr.w	r3, r3, #1
 800c768:	b2da      	uxtb	r2, r3
 800c76a:	693b      	ldr	r3, [r7, #16]
 800c76c:	711a      	strb	r2, [r3, #4]
 800c76e:	e007      	b.n	800c780 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c770:	7dfb      	ldrb	r3, [r7, #23]
 800c772:	2b01      	cmp	r3, #1
 800c774:	d102      	bne.n	800c77c <create_chain+0x122>
 800c776:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c77a:	e000      	b.n	800c77e <create_chain+0x124>
 800c77c:	2301      	movs	r3, #1
 800c77e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c780:	69fb      	ldr	r3, [r7, #28]
}
 800c782:	4618      	mov	r0, r3
 800c784:	3720      	adds	r7, #32
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}

0800c78a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c78a:	b480      	push	{r7}
 800c78c:	b087      	sub	sp, #28
 800c78e:	af00      	add	r7, sp, #0
 800c790:	6078      	str	r0, [r7, #4]
 800c792:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c79e:	3304      	adds	r3, #4
 800c7a0:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	899b      	ldrh	r3, [r3, #12]
 800c7a6:	461a      	mov	r2, r3
 800c7a8:	683b      	ldr	r3, [r7, #0]
 800c7aa:	fbb3 f3f2 	udiv	r3, r3, r2
 800c7ae:	68fa      	ldr	r2, [r7, #12]
 800c7b0:	8952      	ldrh	r2, [r2, #10]
 800c7b2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c7b6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c7b8:	693b      	ldr	r3, [r7, #16]
 800c7ba:	1d1a      	adds	r2, r3, #4
 800c7bc:	613a      	str	r2, [r7, #16]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c7c2:	68bb      	ldr	r3, [r7, #8]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d101      	bne.n	800c7cc <clmt_clust+0x42>
 800c7c8:	2300      	movs	r3, #0
 800c7ca:	e010      	b.n	800c7ee <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800c7cc:	697a      	ldr	r2, [r7, #20]
 800c7ce:	68bb      	ldr	r3, [r7, #8]
 800c7d0:	429a      	cmp	r2, r3
 800c7d2:	d307      	bcc.n	800c7e4 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800c7d4:	697a      	ldr	r2, [r7, #20]
 800c7d6:	68bb      	ldr	r3, [r7, #8]
 800c7d8:	1ad3      	subs	r3, r2, r3
 800c7da:	617b      	str	r3, [r7, #20]
 800c7dc:	693b      	ldr	r3, [r7, #16]
 800c7de:	3304      	adds	r3, #4
 800c7e0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c7e2:	e7e9      	b.n	800c7b8 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800c7e4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	681a      	ldr	r2, [r3, #0]
 800c7ea:	697b      	ldr	r3, [r7, #20]
 800c7ec:	4413      	add	r3, r2
}
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	371c      	adds	r7, #28
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f8:	4770      	bx	lr

0800c7fa <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c7fa:	b580      	push	{r7, lr}
 800c7fc:	b086      	sub	sp, #24
 800c7fe:	af00      	add	r7, sp, #0
 800c800:	6078      	str	r0, [r7, #4]
 800c802:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c810:	d204      	bcs.n	800c81c <dir_sdi+0x22>
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	f003 031f 	and.w	r3, r3, #31
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d001      	beq.n	800c820 <dir_sdi+0x26>
		return FR_INT_ERR;
 800c81c:	2302      	movs	r3, #2
 800c81e:	e071      	b.n	800c904 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	683a      	ldr	r2, [r7, #0]
 800c824:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	689b      	ldr	r3, [r3, #8]
 800c82a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c82c:	697b      	ldr	r3, [r7, #20]
 800c82e:	2b00      	cmp	r3, #0
 800c830:	d106      	bne.n	800c840 <dir_sdi+0x46>
 800c832:	693b      	ldr	r3, [r7, #16]
 800c834:	781b      	ldrb	r3, [r3, #0]
 800c836:	2b02      	cmp	r3, #2
 800c838:	d902      	bls.n	800c840 <dir_sdi+0x46>
		clst = fs->dirbase;
 800c83a:	693b      	ldr	r3, [r7, #16]
 800c83c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c83e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c840:	697b      	ldr	r3, [r7, #20]
 800c842:	2b00      	cmp	r3, #0
 800c844:	d10c      	bne.n	800c860 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c846:	683b      	ldr	r3, [r7, #0]
 800c848:	095b      	lsrs	r3, r3, #5
 800c84a:	693a      	ldr	r2, [r7, #16]
 800c84c:	8912      	ldrh	r2, [r2, #8]
 800c84e:	4293      	cmp	r3, r2
 800c850:	d301      	bcc.n	800c856 <dir_sdi+0x5c>
 800c852:	2302      	movs	r3, #2
 800c854:	e056      	b.n	800c904 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800c856:	693b      	ldr	r3, [r7, #16]
 800c858:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	61da      	str	r2, [r3, #28]
 800c85e:	e02d      	b.n	800c8bc <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c860:	693b      	ldr	r3, [r7, #16]
 800c862:	895b      	ldrh	r3, [r3, #10]
 800c864:	461a      	mov	r2, r3
 800c866:	693b      	ldr	r3, [r7, #16]
 800c868:	899b      	ldrh	r3, [r3, #12]
 800c86a:	fb03 f302 	mul.w	r3, r3, r2
 800c86e:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c870:	e019      	b.n	800c8a6 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6979      	ldr	r1, [r7, #20]
 800c876:	4618      	mov	r0, r3
 800c878:	f7ff fca3 	bl	800c1c2 <get_fat>
 800c87c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c87e:	697b      	ldr	r3, [r7, #20]
 800c880:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c884:	d101      	bne.n	800c88a <dir_sdi+0x90>
 800c886:	2301      	movs	r3, #1
 800c888:	e03c      	b.n	800c904 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	2b01      	cmp	r3, #1
 800c88e:	d904      	bls.n	800c89a <dir_sdi+0xa0>
 800c890:	693b      	ldr	r3, [r7, #16]
 800c892:	699b      	ldr	r3, [r3, #24]
 800c894:	697a      	ldr	r2, [r7, #20]
 800c896:	429a      	cmp	r2, r3
 800c898:	d301      	bcc.n	800c89e <dir_sdi+0xa4>
 800c89a:	2302      	movs	r3, #2
 800c89c:	e032      	b.n	800c904 <dir_sdi+0x10a>
			ofs -= csz;
 800c89e:	683a      	ldr	r2, [r7, #0]
 800c8a0:	68fb      	ldr	r3, [r7, #12]
 800c8a2:	1ad3      	subs	r3, r2, r3
 800c8a4:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c8a6:	683a      	ldr	r2, [r7, #0]
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	d2e1      	bcs.n	800c872 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800c8ae:	6979      	ldr	r1, [r7, #20]
 800c8b0:	6938      	ldr	r0, [r7, #16]
 800c8b2:	f7ff fc67 	bl	800c184 <clust2sect>
 800c8b6:	4602      	mov	r2, r0
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c8bc:	687b      	ldr	r3, [r7, #4]
 800c8be:	697a      	ldr	r2, [r7, #20]
 800c8c0:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	69db      	ldr	r3, [r3, #28]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d101      	bne.n	800c8ce <dir_sdi+0xd4>
 800c8ca:	2302      	movs	r3, #2
 800c8cc:	e01a      	b.n	800c904 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	69da      	ldr	r2, [r3, #28]
 800c8d2:	693b      	ldr	r3, [r7, #16]
 800c8d4:	899b      	ldrh	r3, [r3, #12]
 800c8d6:	4619      	mov	r1, r3
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	fbb3 f3f1 	udiv	r3, r3, r1
 800c8de:	441a      	add	r2, r3
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c8e4:	693b      	ldr	r3, [r7, #16]
 800c8e6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	899b      	ldrh	r3, [r3, #12]
 800c8ee:	461a      	mov	r2, r3
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	fbb3 f0f2 	udiv	r0, r3, r2
 800c8f6:	fb02 f200 	mul.w	r2, r2, r0
 800c8fa:	1a9b      	subs	r3, r3, r2
 800c8fc:	18ca      	adds	r2, r1, r3
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c902:	2300      	movs	r3, #0
}
 800c904:	4618      	mov	r0, r3
 800c906:	3718      	adds	r7, #24
 800c908:	46bd      	mov	sp, r7
 800c90a:	bd80      	pop	{r7, pc}

0800c90c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b086      	sub	sp, #24
 800c910:	af00      	add	r7, sp, #0
 800c912:	6078      	str	r0, [r7, #4]
 800c914:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	695b      	ldr	r3, [r3, #20]
 800c920:	3320      	adds	r3, #32
 800c922:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	69db      	ldr	r3, [r3, #28]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d003      	beq.n	800c934 <dir_next+0x28>
 800c92c:	68bb      	ldr	r3, [r7, #8]
 800c92e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c932:	d301      	bcc.n	800c938 <dir_next+0x2c>
 800c934:	2304      	movs	r3, #4
 800c936:	e0bb      	b.n	800cab0 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	899b      	ldrh	r3, [r3, #12]
 800c93c:	461a      	mov	r2, r3
 800c93e:	68bb      	ldr	r3, [r7, #8]
 800c940:	fbb3 f1f2 	udiv	r1, r3, r2
 800c944:	fb02 f201 	mul.w	r2, r2, r1
 800c948:	1a9b      	subs	r3, r3, r2
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	f040 809d 	bne.w	800ca8a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	69db      	ldr	r3, [r3, #28]
 800c954:	1c5a      	adds	r2, r3, #1
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	699b      	ldr	r3, [r3, #24]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d10b      	bne.n	800c97a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c962:	68bb      	ldr	r3, [r7, #8]
 800c964:	095b      	lsrs	r3, r3, #5
 800c966:	68fa      	ldr	r2, [r7, #12]
 800c968:	8912      	ldrh	r2, [r2, #8]
 800c96a:	4293      	cmp	r3, r2
 800c96c:	f0c0 808d 	bcc.w	800ca8a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2200      	movs	r2, #0
 800c974:	61da      	str	r2, [r3, #28]
 800c976:	2304      	movs	r3, #4
 800c978:	e09a      	b.n	800cab0 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	899b      	ldrh	r3, [r3, #12]
 800c97e:	461a      	mov	r2, r3
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	fbb3 f3f2 	udiv	r3, r3, r2
 800c986:	68fa      	ldr	r2, [r7, #12]
 800c988:	8952      	ldrh	r2, [r2, #10]
 800c98a:	3a01      	subs	r2, #1
 800c98c:	4013      	ands	r3, r2
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d17b      	bne.n	800ca8a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c992:	687a      	ldr	r2, [r7, #4]
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	699b      	ldr	r3, [r3, #24]
 800c998:	4619      	mov	r1, r3
 800c99a:	4610      	mov	r0, r2
 800c99c:	f7ff fc11 	bl	800c1c2 <get_fat>
 800c9a0:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c9a2:	697b      	ldr	r3, [r7, #20]
 800c9a4:	2b01      	cmp	r3, #1
 800c9a6:	d801      	bhi.n	800c9ac <dir_next+0xa0>
 800c9a8:	2302      	movs	r3, #2
 800c9aa:	e081      	b.n	800cab0 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c9ac:	697b      	ldr	r3, [r7, #20]
 800c9ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9b2:	d101      	bne.n	800c9b8 <dir_next+0xac>
 800c9b4:	2301      	movs	r3, #1
 800c9b6:	e07b      	b.n	800cab0 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	699b      	ldr	r3, [r3, #24]
 800c9bc:	697a      	ldr	r2, [r7, #20]
 800c9be:	429a      	cmp	r2, r3
 800c9c0:	d359      	bcc.n	800ca76 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c9c2:	683b      	ldr	r3, [r7, #0]
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d104      	bne.n	800c9d2 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	61da      	str	r2, [r3, #28]
 800c9ce:	2304      	movs	r3, #4
 800c9d0:	e06e      	b.n	800cab0 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c9d2:	687a      	ldr	r2, [r7, #4]
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	699b      	ldr	r3, [r3, #24]
 800c9d8:	4619      	mov	r1, r3
 800c9da:	4610      	mov	r0, r2
 800c9dc:	f7ff fe3d 	bl	800c65a <create_chain>
 800c9e0:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d101      	bne.n	800c9ec <dir_next+0xe0>
 800c9e8:	2307      	movs	r3, #7
 800c9ea:	e061      	b.n	800cab0 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c9ec:	697b      	ldr	r3, [r7, #20]
 800c9ee:	2b01      	cmp	r3, #1
 800c9f0:	d101      	bne.n	800c9f6 <dir_next+0xea>
 800c9f2:	2302      	movs	r3, #2
 800c9f4:	e05c      	b.n	800cab0 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9fc:	d101      	bne.n	800ca02 <dir_next+0xf6>
 800c9fe:	2301      	movs	r3, #1
 800ca00:	e056      	b.n	800cab0 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ca02:	68f8      	ldr	r0, [r7, #12]
 800ca04:	f7ff fadc 	bl	800bfc0 <sync_window>
 800ca08:	4603      	mov	r3, r0
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d001      	beq.n	800ca12 <dir_next+0x106>
 800ca0e:	2301      	movs	r3, #1
 800ca10:	e04e      	b.n	800cab0 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	899b      	ldrh	r3, [r3, #12]
 800ca1c:	461a      	mov	r2, r3
 800ca1e:	2100      	movs	r1, #0
 800ca20:	f7ff f905 	bl	800bc2e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca24:	2300      	movs	r3, #0
 800ca26:	613b      	str	r3, [r7, #16]
 800ca28:	6979      	ldr	r1, [r7, #20]
 800ca2a:	68f8      	ldr	r0, [r7, #12]
 800ca2c:	f7ff fbaa 	bl	800c184 <clust2sect>
 800ca30:	4602      	mov	r2, r0
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	631a      	str	r2, [r3, #48]	; 0x30
 800ca36:	e012      	b.n	800ca5e <dir_next+0x152>
						fs->wflag = 1;
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2201      	movs	r2, #1
 800ca3c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ca3e:	68f8      	ldr	r0, [r7, #12]
 800ca40:	f7ff fabe 	bl	800bfc0 <sync_window>
 800ca44:	4603      	mov	r3, r0
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d001      	beq.n	800ca4e <dir_next+0x142>
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	e030      	b.n	800cab0 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ca4e:	693b      	ldr	r3, [r7, #16]
 800ca50:	3301      	adds	r3, #1
 800ca52:	613b      	str	r3, [r7, #16]
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca58:	1c5a      	adds	r2, r3, #1
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	631a      	str	r2, [r3, #48]	; 0x30
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	895b      	ldrh	r3, [r3, #10]
 800ca62:	461a      	mov	r2, r3
 800ca64:	693b      	ldr	r3, [r7, #16]
 800ca66:	4293      	cmp	r3, r2
 800ca68:	d3e6      	bcc.n	800ca38 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca6e:	693b      	ldr	r3, [r7, #16]
 800ca70:	1ad2      	subs	r2, r2, r3
 800ca72:	68fb      	ldr	r3, [r7, #12]
 800ca74:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	697a      	ldr	r2, [r7, #20]
 800ca7a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ca7c:	6979      	ldr	r1, [r7, #20]
 800ca7e:	68f8      	ldr	r0, [r7, #12]
 800ca80:	f7ff fb80 	bl	800c184 <clust2sect>
 800ca84:	4602      	mov	r2, r0
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	68ba      	ldr	r2, [r7, #8]
 800ca8e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	899b      	ldrh	r3, [r3, #12]
 800ca9a:	461a      	mov	r2, r3
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	fbb3 f0f2 	udiv	r0, r3, r2
 800caa2:	fb02 f200 	mul.w	r2, r2, r0
 800caa6:	1a9b      	subs	r3, r3, r2
 800caa8:	18ca      	adds	r2, r1, r3
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800caae:	2300      	movs	r3, #0
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3718      	adds	r7, #24
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}

0800cab8 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b086      	sub	sp, #24
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	6078      	str	r0, [r7, #4]
 800cac0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800cac8:	2100      	movs	r1, #0
 800caca:	6878      	ldr	r0, [r7, #4]
 800cacc:	f7ff fe95 	bl	800c7fa <dir_sdi>
 800cad0:	4603      	mov	r3, r0
 800cad2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800cad4:	7dfb      	ldrb	r3, [r7, #23]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d12b      	bne.n	800cb32 <dir_alloc+0x7a>
		n = 0;
 800cada:	2300      	movs	r3, #0
 800cadc:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	69db      	ldr	r3, [r3, #28]
 800cae2:	4619      	mov	r1, r3
 800cae4:	68f8      	ldr	r0, [r7, #12]
 800cae6:	f7ff faaf 	bl	800c048 <move_window>
 800caea:	4603      	mov	r3, r0
 800caec:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800caee:	7dfb      	ldrb	r3, [r7, #23]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d11d      	bne.n	800cb30 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	6a1b      	ldr	r3, [r3, #32]
 800caf8:	781b      	ldrb	r3, [r3, #0]
 800cafa:	2be5      	cmp	r3, #229	; 0xe5
 800cafc:	d004      	beq.n	800cb08 <dir_alloc+0x50>
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	6a1b      	ldr	r3, [r3, #32]
 800cb02:	781b      	ldrb	r3, [r3, #0]
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d107      	bne.n	800cb18 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800cb08:	693b      	ldr	r3, [r7, #16]
 800cb0a:	3301      	adds	r3, #1
 800cb0c:	613b      	str	r3, [r7, #16]
 800cb0e:	693a      	ldr	r2, [r7, #16]
 800cb10:	683b      	ldr	r3, [r7, #0]
 800cb12:	429a      	cmp	r2, r3
 800cb14:	d102      	bne.n	800cb1c <dir_alloc+0x64>
 800cb16:	e00c      	b.n	800cb32 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800cb18:	2300      	movs	r3, #0
 800cb1a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800cb1c:	2101      	movs	r1, #1
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f7ff fef4 	bl	800c90c <dir_next>
 800cb24:	4603      	mov	r3, r0
 800cb26:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800cb28:	7dfb      	ldrb	r3, [r7, #23]
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d0d7      	beq.n	800cade <dir_alloc+0x26>
 800cb2e:	e000      	b.n	800cb32 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800cb30:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800cb32:	7dfb      	ldrb	r3, [r7, #23]
 800cb34:	2b04      	cmp	r3, #4
 800cb36:	d101      	bne.n	800cb3c <dir_alloc+0x84>
 800cb38:	2307      	movs	r3, #7
 800cb3a:	75fb      	strb	r3, [r7, #23]
	return res;
 800cb3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb3e:	4618      	mov	r0, r3
 800cb40:	3718      	adds	r7, #24
 800cb42:	46bd      	mov	sp, r7
 800cb44:	bd80      	pop	{r7, pc}

0800cb46 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800cb46:	b580      	push	{r7, lr}
 800cb48:	b084      	sub	sp, #16
 800cb4a:	af00      	add	r7, sp, #0
 800cb4c:	6078      	str	r0, [r7, #4]
 800cb4e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	331a      	adds	r3, #26
 800cb54:	4618      	mov	r0, r3
 800cb56:	f7fe ffc7 	bl	800bae8 <ld_word>
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	781b      	ldrb	r3, [r3, #0]
 800cb62:	2b03      	cmp	r3, #3
 800cb64:	d109      	bne.n	800cb7a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800cb66:	683b      	ldr	r3, [r7, #0]
 800cb68:	3314      	adds	r3, #20
 800cb6a:	4618      	mov	r0, r3
 800cb6c:	f7fe ffbc 	bl	800bae8 <ld_word>
 800cb70:	4603      	mov	r3, r0
 800cb72:	041b      	lsls	r3, r3, #16
 800cb74:	68fa      	ldr	r2, [r7, #12]
 800cb76:	4313      	orrs	r3, r2
 800cb78:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800cb7a:	68fb      	ldr	r3, [r7, #12]
}
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	3710      	adds	r7, #16
 800cb80:	46bd      	mov	sp, r7
 800cb82:	bd80      	pop	{r7, pc}

0800cb84 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	b084      	sub	sp, #16
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	60f8      	str	r0, [r7, #12]
 800cb8c:	60b9      	str	r1, [r7, #8]
 800cb8e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800cb90:	68bb      	ldr	r3, [r7, #8]
 800cb92:	331a      	adds	r3, #26
 800cb94:	687a      	ldr	r2, [r7, #4]
 800cb96:	b292      	uxth	r2, r2
 800cb98:	4611      	mov	r1, r2
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	f7fe ffdf 	bl	800bb5e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	781b      	ldrb	r3, [r3, #0]
 800cba4:	2b03      	cmp	r3, #3
 800cba6:	d109      	bne.n	800cbbc <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	f103 0214 	add.w	r2, r3, #20
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	0c1b      	lsrs	r3, r3, #16
 800cbb2:	b29b      	uxth	r3, r3
 800cbb4:	4619      	mov	r1, r3
 800cbb6:	4610      	mov	r0, r2
 800cbb8:	f7fe ffd1 	bl	800bb5e <st_word>
	}
}
 800cbbc:	bf00      	nop
 800cbbe:	3710      	adds	r7, #16
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	bd80      	pop	{r7, pc}

0800cbc4 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800cbc4:	b580      	push	{r7, lr}
 800cbc6:	b086      	sub	sp, #24
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800cbd2:	2100      	movs	r1, #0
 800cbd4:	6878      	ldr	r0, [r7, #4]
 800cbd6:	f7ff fe10 	bl	800c7fa <dir_sdi>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800cbde:	7dfb      	ldrb	r3, [r7, #23]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d001      	beq.n	800cbe8 <dir_find+0x24>
 800cbe4:	7dfb      	ldrb	r3, [r7, #23]
 800cbe6:	e03e      	b.n	800cc66 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	69db      	ldr	r3, [r3, #28]
 800cbec:	4619      	mov	r1, r3
 800cbee:	6938      	ldr	r0, [r7, #16]
 800cbf0:	f7ff fa2a 	bl	800c048 <move_window>
 800cbf4:	4603      	mov	r3, r0
 800cbf6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800cbf8:	7dfb      	ldrb	r3, [r7, #23]
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d12f      	bne.n	800cc5e <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6a1b      	ldr	r3, [r3, #32]
 800cc02:	781b      	ldrb	r3, [r3, #0]
 800cc04:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cc06:	7bfb      	ldrb	r3, [r7, #15]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d102      	bne.n	800cc12 <dir_find+0x4e>
 800cc0c:	2304      	movs	r3, #4
 800cc0e:	75fb      	strb	r3, [r7, #23]
 800cc10:	e028      	b.n	800cc64 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	6a1b      	ldr	r3, [r3, #32]
 800cc16:	330b      	adds	r3, #11
 800cc18:	781b      	ldrb	r3, [r3, #0]
 800cc1a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cc1e:	b2da      	uxtb	r2, r3
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6a1b      	ldr	r3, [r3, #32]
 800cc28:	330b      	adds	r3, #11
 800cc2a:	781b      	ldrb	r3, [r3, #0]
 800cc2c:	f003 0308 	and.w	r3, r3, #8
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d10a      	bne.n	800cc4a <dir_find+0x86>
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	6a18      	ldr	r0, [r3, #32]
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	3324      	adds	r3, #36	; 0x24
 800cc3c:	220b      	movs	r2, #11
 800cc3e:	4619      	mov	r1, r3
 800cc40:	f7ff f80f 	bl	800bc62 <mem_cmp>
 800cc44:	4603      	mov	r3, r0
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d00b      	beq.n	800cc62 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cc4a:	2100      	movs	r1, #0
 800cc4c:	6878      	ldr	r0, [r7, #4]
 800cc4e:	f7ff fe5d 	bl	800c90c <dir_next>
 800cc52:	4603      	mov	r3, r0
 800cc54:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cc56:	7dfb      	ldrb	r3, [r7, #23]
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d0c5      	beq.n	800cbe8 <dir_find+0x24>
 800cc5c:	e002      	b.n	800cc64 <dir_find+0xa0>
		if (res != FR_OK) break;
 800cc5e:	bf00      	nop
 800cc60:	e000      	b.n	800cc64 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800cc62:	bf00      	nop

	return res;
 800cc64:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc66:	4618      	mov	r0, r3
 800cc68:	3718      	adds	r7, #24
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	bd80      	pop	{r7, pc}

0800cc6e <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cc6e:	b580      	push	{r7, lr}
 800cc70:	b084      	sub	sp, #16
 800cc72:	af00      	add	r7, sp, #0
 800cc74:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800cc7c:	2101      	movs	r1, #1
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f7ff ff1a 	bl	800cab8 <dir_alloc>
 800cc84:	4603      	mov	r3, r0
 800cc86:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cc88:	7bfb      	ldrb	r3, [r7, #15]
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d11c      	bne.n	800ccc8 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	69db      	ldr	r3, [r3, #28]
 800cc92:	4619      	mov	r1, r3
 800cc94:	68b8      	ldr	r0, [r7, #8]
 800cc96:	f7ff f9d7 	bl	800c048 <move_window>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800cc9e:	7bfb      	ldrb	r3, [r7, #15]
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d111      	bne.n	800ccc8 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	6a1b      	ldr	r3, [r3, #32]
 800cca8:	2220      	movs	r2, #32
 800ccaa:	2100      	movs	r1, #0
 800ccac:	4618      	mov	r0, r3
 800ccae:	f7fe ffbe 	bl	800bc2e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6a18      	ldr	r0, [r3, #32]
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	3324      	adds	r3, #36	; 0x24
 800ccba:	220b      	movs	r2, #11
 800ccbc:	4619      	mov	r1, r3
 800ccbe:	f7fe ff95 	bl	800bbec <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800ccc2:	68bb      	ldr	r3, [r7, #8]
 800ccc4:	2201      	movs	r2, #1
 800ccc6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800ccc8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ccca:	4618      	mov	r0, r3
 800cccc:	3710      	adds	r7, #16
 800ccce:	46bd      	mov	sp, r7
 800ccd0:	bd80      	pop	{r7, pc}
	...

0800ccd4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b088      	sub	sp, #32
 800ccd8:	af00      	add	r7, sp, #0
 800ccda:	6078      	str	r0, [r7, #4]
 800ccdc:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	60fb      	str	r3, [r7, #12]
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	3324      	adds	r3, #36	; 0x24
 800cce8:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800ccea:	220b      	movs	r2, #11
 800ccec:	2120      	movs	r1, #32
 800ccee:	68b8      	ldr	r0, [r7, #8]
 800ccf0:	f7fe ff9d 	bl	800bc2e <mem_set>
	si = i = 0; ni = 8;
 800ccf4:	2300      	movs	r3, #0
 800ccf6:	613b      	str	r3, [r7, #16]
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	617b      	str	r3, [r7, #20]
 800ccfc:	2308      	movs	r3, #8
 800ccfe:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800cd00:	697b      	ldr	r3, [r7, #20]
 800cd02:	1c5a      	adds	r2, r3, #1
 800cd04:	617a      	str	r2, [r7, #20]
 800cd06:	68fa      	ldr	r2, [r7, #12]
 800cd08:	4413      	add	r3, r2
 800cd0a:	781b      	ldrb	r3, [r3, #0]
 800cd0c:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cd0e:	7ffb      	ldrb	r3, [r7, #31]
 800cd10:	2b20      	cmp	r3, #32
 800cd12:	d94e      	bls.n	800cdb2 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800cd14:	7ffb      	ldrb	r3, [r7, #31]
 800cd16:	2b2f      	cmp	r3, #47	; 0x2f
 800cd18:	d006      	beq.n	800cd28 <create_name+0x54>
 800cd1a:	7ffb      	ldrb	r3, [r7, #31]
 800cd1c:	2b5c      	cmp	r3, #92	; 0x5c
 800cd1e:	d110      	bne.n	800cd42 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800cd20:	e002      	b.n	800cd28 <create_name+0x54>
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	3301      	adds	r3, #1
 800cd26:	617b      	str	r3, [r7, #20]
 800cd28:	68fa      	ldr	r2, [r7, #12]
 800cd2a:	697b      	ldr	r3, [r7, #20]
 800cd2c:	4413      	add	r3, r2
 800cd2e:	781b      	ldrb	r3, [r3, #0]
 800cd30:	2b2f      	cmp	r3, #47	; 0x2f
 800cd32:	d0f6      	beq.n	800cd22 <create_name+0x4e>
 800cd34:	68fa      	ldr	r2, [r7, #12]
 800cd36:	697b      	ldr	r3, [r7, #20]
 800cd38:	4413      	add	r3, r2
 800cd3a:	781b      	ldrb	r3, [r3, #0]
 800cd3c:	2b5c      	cmp	r3, #92	; 0x5c
 800cd3e:	d0f0      	beq.n	800cd22 <create_name+0x4e>
			break;
 800cd40:	e038      	b.n	800cdb4 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800cd42:	7ffb      	ldrb	r3, [r7, #31]
 800cd44:	2b2e      	cmp	r3, #46	; 0x2e
 800cd46:	d003      	beq.n	800cd50 <create_name+0x7c>
 800cd48:	693a      	ldr	r2, [r7, #16]
 800cd4a:	69bb      	ldr	r3, [r7, #24]
 800cd4c:	429a      	cmp	r2, r3
 800cd4e:	d30c      	bcc.n	800cd6a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800cd50:	69bb      	ldr	r3, [r7, #24]
 800cd52:	2b0b      	cmp	r3, #11
 800cd54:	d002      	beq.n	800cd5c <create_name+0x88>
 800cd56:	7ffb      	ldrb	r3, [r7, #31]
 800cd58:	2b2e      	cmp	r3, #46	; 0x2e
 800cd5a:	d001      	beq.n	800cd60 <create_name+0x8c>
 800cd5c:	2306      	movs	r3, #6
 800cd5e:	e044      	b.n	800cdea <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800cd60:	2308      	movs	r3, #8
 800cd62:	613b      	str	r3, [r7, #16]
 800cd64:	230b      	movs	r3, #11
 800cd66:	61bb      	str	r3, [r7, #24]
			continue;
 800cd68:	e022      	b.n	800cdb0 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800cd6a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	da04      	bge.n	800cd7c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800cd72:	7ffb      	ldrb	r3, [r7, #31]
 800cd74:	3b80      	subs	r3, #128	; 0x80
 800cd76:	4a1f      	ldr	r2, [pc, #124]	; (800cdf4 <create_name+0x120>)
 800cd78:	5cd3      	ldrb	r3, [r2, r3]
 800cd7a:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800cd7c:	7ffb      	ldrb	r3, [r7, #31]
 800cd7e:	4619      	mov	r1, r3
 800cd80:	481d      	ldr	r0, [pc, #116]	; (800cdf8 <create_name+0x124>)
 800cd82:	f7fe ff95 	bl	800bcb0 <chk_chr>
 800cd86:	4603      	mov	r3, r0
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d001      	beq.n	800cd90 <create_name+0xbc>
 800cd8c:	2306      	movs	r3, #6
 800cd8e:	e02c      	b.n	800cdea <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800cd90:	7ffb      	ldrb	r3, [r7, #31]
 800cd92:	2b60      	cmp	r3, #96	; 0x60
 800cd94:	d905      	bls.n	800cda2 <create_name+0xce>
 800cd96:	7ffb      	ldrb	r3, [r7, #31]
 800cd98:	2b7a      	cmp	r3, #122	; 0x7a
 800cd9a:	d802      	bhi.n	800cda2 <create_name+0xce>
 800cd9c:	7ffb      	ldrb	r3, [r7, #31]
 800cd9e:	3b20      	subs	r3, #32
 800cda0:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800cda2:	693b      	ldr	r3, [r7, #16]
 800cda4:	1c5a      	adds	r2, r3, #1
 800cda6:	613a      	str	r2, [r7, #16]
 800cda8:	68ba      	ldr	r2, [r7, #8]
 800cdaa:	4413      	add	r3, r2
 800cdac:	7ffa      	ldrb	r2, [r7, #31]
 800cdae:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800cdb0:	e7a6      	b.n	800cd00 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800cdb2:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800cdb4:	68fa      	ldr	r2, [r7, #12]
 800cdb6:	697b      	ldr	r3, [r7, #20]
 800cdb8:	441a      	add	r2, r3
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800cdbe:	693b      	ldr	r3, [r7, #16]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d101      	bne.n	800cdc8 <create_name+0xf4>
 800cdc4:	2306      	movs	r3, #6
 800cdc6:	e010      	b.n	800cdea <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cdc8:	68bb      	ldr	r3, [r7, #8]
 800cdca:	781b      	ldrb	r3, [r3, #0]
 800cdcc:	2be5      	cmp	r3, #229	; 0xe5
 800cdce:	d102      	bne.n	800cdd6 <create_name+0x102>
 800cdd0:	68bb      	ldr	r3, [r7, #8]
 800cdd2:	2205      	movs	r2, #5
 800cdd4:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cdd6:	7ffb      	ldrb	r3, [r7, #31]
 800cdd8:	2b20      	cmp	r3, #32
 800cdda:	d801      	bhi.n	800cde0 <create_name+0x10c>
 800cddc:	2204      	movs	r2, #4
 800cdde:	e000      	b.n	800cde2 <create_name+0x10e>
 800cde0:	2200      	movs	r2, #0
 800cde2:	68bb      	ldr	r3, [r7, #8]
 800cde4:	330b      	adds	r3, #11
 800cde6:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800cde8:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3720      	adds	r7, #32
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}
 800cdf2:	bf00      	nop
 800cdf4:	0800ebb8 	.word	0x0800ebb8
 800cdf8:	0800eb0c 	.word	0x0800eb0c

0800cdfc <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800cdfc:	b580      	push	{r7, lr}
 800cdfe:	b086      	sub	sp, #24
 800ce00:	af00      	add	r7, sp, #0
 800ce02:	6078      	str	r0, [r7, #4]
 800ce04:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	681b      	ldr	r3, [r3, #0]
 800ce0e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800ce10:	e002      	b.n	800ce18 <follow_path+0x1c>
 800ce12:	683b      	ldr	r3, [r7, #0]
 800ce14:	3301      	adds	r3, #1
 800ce16:	603b      	str	r3, [r7, #0]
 800ce18:	683b      	ldr	r3, [r7, #0]
 800ce1a:	781b      	ldrb	r3, [r3, #0]
 800ce1c:	2b2f      	cmp	r3, #47	; 0x2f
 800ce1e:	d0f8      	beq.n	800ce12 <follow_path+0x16>
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	781b      	ldrb	r3, [r3, #0]
 800ce24:	2b5c      	cmp	r3, #92	; 0x5c
 800ce26:	d0f4      	beq.n	800ce12 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800ce28:	693b      	ldr	r3, [r7, #16]
 800ce2a:	2200      	movs	r2, #0
 800ce2c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ce2e:	683b      	ldr	r3, [r7, #0]
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	2b1f      	cmp	r3, #31
 800ce34:	d80a      	bhi.n	800ce4c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2280      	movs	r2, #128	; 0x80
 800ce3a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800ce3e:	2100      	movs	r1, #0
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f7ff fcda 	bl	800c7fa <dir_sdi>
 800ce46:	4603      	mov	r3, r0
 800ce48:	75fb      	strb	r3, [r7, #23]
 800ce4a:	e048      	b.n	800cede <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ce4c:	463b      	mov	r3, r7
 800ce4e:	4619      	mov	r1, r3
 800ce50:	6878      	ldr	r0, [r7, #4]
 800ce52:	f7ff ff3f 	bl	800ccd4 <create_name>
 800ce56:	4603      	mov	r3, r0
 800ce58:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ce5a:	7dfb      	ldrb	r3, [r7, #23]
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d139      	bne.n	800ced4 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ce60:	6878      	ldr	r0, [r7, #4]
 800ce62:	f7ff feaf 	bl	800cbc4 <dir_find>
 800ce66:	4603      	mov	r3, r0
 800ce68:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800ce70:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ce72:	7dfb      	ldrb	r3, [r7, #23]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d00a      	beq.n	800ce8e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ce78:	7dfb      	ldrb	r3, [r7, #23]
 800ce7a:	2b04      	cmp	r3, #4
 800ce7c:	d12c      	bne.n	800ced8 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ce7e:	7afb      	ldrb	r3, [r7, #11]
 800ce80:	f003 0304 	and.w	r3, r3, #4
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d127      	bne.n	800ced8 <follow_path+0xdc>
 800ce88:	2305      	movs	r3, #5
 800ce8a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ce8c:	e024      	b.n	800ced8 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ce8e:	7afb      	ldrb	r3, [r7, #11]
 800ce90:	f003 0304 	and.w	r3, r3, #4
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d121      	bne.n	800cedc <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	799b      	ldrb	r3, [r3, #6]
 800ce9c:	f003 0310 	and.w	r3, r3, #16
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d102      	bne.n	800ceaa <follow_path+0xae>
				res = FR_NO_PATH; break;
 800cea4:	2305      	movs	r3, #5
 800cea6:	75fb      	strb	r3, [r7, #23]
 800cea8:	e019      	b.n	800cede <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	695b      	ldr	r3, [r3, #20]
 800ceb4:	68fa      	ldr	r2, [r7, #12]
 800ceb6:	8992      	ldrh	r2, [r2, #12]
 800ceb8:	fbb3 f0f2 	udiv	r0, r3, r2
 800cebc:	fb02 f200 	mul.w	r2, r2, r0
 800cec0:	1a9b      	subs	r3, r3, r2
 800cec2:	440b      	add	r3, r1
 800cec4:	4619      	mov	r1, r3
 800cec6:	68f8      	ldr	r0, [r7, #12]
 800cec8:	f7ff fe3d 	bl	800cb46 <ld_clust>
 800cecc:	4602      	mov	r2, r0
 800cece:	693b      	ldr	r3, [r7, #16]
 800ced0:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ced2:	e7bb      	b.n	800ce4c <follow_path+0x50>
			if (res != FR_OK) break;
 800ced4:	bf00      	nop
 800ced6:	e002      	b.n	800cede <follow_path+0xe2>
				break;
 800ced8:	bf00      	nop
 800ceda:	e000      	b.n	800cede <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cedc:	bf00      	nop
			}
		}
	}

	return res;
 800cede:	7dfb      	ldrb	r3, [r7, #23]
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3718      	adds	r7, #24
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}

0800cee8 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800cee8:	b480      	push	{r7}
 800ceea:	b087      	sub	sp, #28
 800ceec:	af00      	add	r7, sp, #0
 800ceee:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800cef0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cef4:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d031      	beq.n	800cf62 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	617b      	str	r3, [r7, #20]
 800cf04:	e002      	b.n	800cf0c <get_ldnumber+0x24>
 800cf06:	697b      	ldr	r3, [r7, #20]
 800cf08:	3301      	adds	r3, #1
 800cf0a:	617b      	str	r3, [r7, #20]
 800cf0c:	697b      	ldr	r3, [r7, #20]
 800cf0e:	781b      	ldrb	r3, [r3, #0]
 800cf10:	2b20      	cmp	r3, #32
 800cf12:	d903      	bls.n	800cf1c <get_ldnumber+0x34>
 800cf14:	697b      	ldr	r3, [r7, #20]
 800cf16:	781b      	ldrb	r3, [r3, #0]
 800cf18:	2b3a      	cmp	r3, #58	; 0x3a
 800cf1a:	d1f4      	bne.n	800cf06 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cf1c:	697b      	ldr	r3, [r7, #20]
 800cf1e:	781b      	ldrb	r3, [r3, #0]
 800cf20:	2b3a      	cmp	r3, #58	; 0x3a
 800cf22:	d11c      	bne.n	800cf5e <get_ldnumber+0x76>
			tp = *path;
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	681b      	ldr	r3, [r3, #0]
 800cf28:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	1c5a      	adds	r2, r3, #1
 800cf2e:	60fa      	str	r2, [r7, #12]
 800cf30:	781b      	ldrb	r3, [r3, #0]
 800cf32:	3b30      	subs	r3, #48	; 0x30
 800cf34:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	2b09      	cmp	r3, #9
 800cf3a:	d80e      	bhi.n	800cf5a <get_ldnumber+0x72>
 800cf3c:	68fa      	ldr	r2, [r7, #12]
 800cf3e:	697b      	ldr	r3, [r7, #20]
 800cf40:	429a      	cmp	r2, r3
 800cf42:	d10a      	bne.n	800cf5a <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cf44:	68bb      	ldr	r3, [r7, #8]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d107      	bne.n	800cf5a <get_ldnumber+0x72>
					vol = (int)i;
 800cf4a:	68bb      	ldr	r3, [r7, #8]
 800cf4c:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800cf4e:	697b      	ldr	r3, [r7, #20]
 800cf50:	3301      	adds	r3, #1
 800cf52:	617b      	str	r3, [r7, #20]
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	697a      	ldr	r2, [r7, #20]
 800cf58:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800cf5a:	693b      	ldr	r3, [r7, #16]
 800cf5c:	e002      	b.n	800cf64 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800cf5e:	2300      	movs	r3, #0
 800cf60:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800cf62:	693b      	ldr	r3, [r7, #16]
}
 800cf64:	4618      	mov	r0, r3
 800cf66:	371c      	adds	r7, #28
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf6e:	4770      	bx	lr

0800cf70 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cf70:	b580      	push	{r7, lr}
 800cf72:	b082      	sub	sp, #8
 800cf74:	af00      	add	r7, sp, #0
 800cf76:	6078      	str	r0, [r7, #4]
 800cf78:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	70da      	strb	r2, [r3, #3]
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cf86:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cf88:	6839      	ldr	r1, [r7, #0]
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f7ff f85c 	bl	800c048 <move_window>
 800cf90:	4603      	mov	r3, r0
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d001      	beq.n	800cf9a <check_fs+0x2a>
 800cf96:	2304      	movs	r3, #4
 800cf98:	e038      	b.n	800d00c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	3334      	adds	r3, #52	; 0x34
 800cf9e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cfa2:	4618      	mov	r0, r3
 800cfa4:	f7fe fda0 	bl	800bae8 <ld_word>
 800cfa8:	4603      	mov	r3, r0
 800cfaa:	461a      	mov	r2, r3
 800cfac:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800cfb0:	429a      	cmp	r2, r3
 800cfb2:	d001      	beq.n	800cfb8 <check_fs+0x48>
 800cfb4:	2303      	movs	r3, #3
 800cfb6:	e029      	b.n	800d00c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cfbe:	2be9      	cmp	r3, #233	; 0xe9
 800cfc0:	d009      	beq.n	800cfd6 <check_fs+0x66>
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800cfc8:	2beb      	cmp	r3, #235	; 0xeb
 800cfca:	d11e      	bne.n	800d00a <check_fs+0x9a>
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800cfd2:	2b90      	cmp	r3, #144	; 0x90
 800cfd4:	d119      	bne.n	800d00a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	3334      	adds	r3, #52	; 0x34
 800cfda:	3336      	adds	r3, #54	; 0x36
 800cfdc:	4618      	mov	r0, r3
 800cfde:	f7fe fd9b 	bl	800bb18 <ld_dword>
 800cfe2:	4603      	mov	r3, r0
 800cfe4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cfe8:	4a0a      	ldr	r2, [pc, #40]	; (800d014 <check_fs+0xa4>)
 800cfea:	4293      	cmp	r3, r2
 800cfec:	d101      	bne.n	800cff2 <check_fs+0x82>
 800cfee:	2300      	movs	r3, #0
 800cff0:	e00c      	b.n	800d00c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	3334      	adds	r3, #52	; 0x34
 800cff6:	3352      	adds	r3, #82	; 0x52
 800cff8:	4618      	mov	r0, r3
 800cffa:	f7fe fd8d 	bl	800bb18 <ld_dword>
 800cffe:	4602      	mov	r2, r0
 800d000:	4b05      	ldr	r3, [pc, #20]	; (800d018 <check_fs+0xa8>)
 800d002:	429a      	cmp	r2, r3
 800d004:	d101      	bne.n	800d00a <check_fs+0x9a>
 800d006:	2300      	movs	r3, #0
 800d008:	e000      	b.n	800d00c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d00a:	2302      	movs	r3, #2
}
 800d00c:	4618      	mov	r0, r3
 800d00e:	3708      	adds	r7, #8
 800d010:	46bd      	mov	sp, r7
 800d012:	bd80      	pop	{r7, pc}
 800d014:	00544146 	.word	0x00544146
 800d018:	33544146 	.word	0x33544146

0800d01c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d01c:	b580      	push	{r7, lr}
 800d01e:	b096      	sub	sp, #88	; 0x58
 800d020:	af00      	add	r7, sp, #0
 800d022:	60f8      	str	r0, [r7, #12]
 800d024:	60b9      	str	r1, [r7, #8]
 800d026:	4613      	mov	r3, r2
 800d028:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	2200      	movs	r2, #0
 800d02e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d030:	68f8      	ldr	r0, [r7, #12]
 800d032:	f7ff ff59 	bl	800cee8 <get_ldnumber>
 800d036:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d038:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	da01      	bge.n	800d042 <find_volume+0x26>
 800d03e:	230b      	movs	r3, #11
 800d040:	e265      	b.n	800d50e <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d042:	4ab0      	ldr	r2, [pc, #704]	; (800d304 <find_volume+0x2e8>)
 800d044:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d04a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d04c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d101      	bne.n	800d056 <find_volume+0x3a>
 800d052:	230c      	movs	r3, #12
 800d054:	e25b      	b.n	800d50e <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d05a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d05c:	79fb      	ldrb	r3, [r7, #7]
 800d05e:	f023 0301 	bic.w	r3, r3, #1
 800d062:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d01a      	beq.n	800d0a2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d06c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d06e:	785b      	ldrb	r3, [r3, #1]
 800d070:	4618      	mov	r0, r3
 800d072:	f7fe fc9b 	bl	800b9ac <disk_status>
 800d076:	4603      	mov	r3, r0
 800d078:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d07c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d080:	f003 0301 	and.w	r3, r3, #1
 800d084:	2b00      	cmp	r3, #0
 800d086:	d10c      	bne.n	800d0a2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d088:	79fb      	ldrb	r3, [r7, #7]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d007      	beq.n	800d09e <find_volume+0x82>
 800d08e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d092:	f003 0304 	and.w	r3, r3, #4
 800d096:	2b00      	cmp	r3, #0
 800d098:	d001      	beq.n	800d09e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d09a:	230a      	movs	r3, #10
 800d09c:	e237      	b.n	800d50e <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800d09e:	2300      	movs	r3, #0
 800d0a0:	e235      	b.n	800d50e <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d0a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0a4:	2200      	movs	r2, #0
 800d0a6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d0a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0aa:	b2da      	uxtb	r2, r3
 800d0ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0ae:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d0b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0b2:	785b      	ldrb	r3, [r3, #1]
 800d0b4:	4618      	mov	r0, r3
 800d0b6:	f7fe fc93 	bl	800b9e0 <disk_initialize>
 800d0ba:	4603      	mov	r3, r0
 800d0bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d0c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d0c4:	f003 0301 	and.w	r3, r3, #1
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d001      	beq.n	800d0d0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d0cc:	2303      	movs	r3, #3
 800d0ce:	e21e      	b.n	800d50e <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d0d0:	79fb      	ldrb	r3, [r7, #7]
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d007      	beq.n	800d0e6 <find_volume+0xca>
 800d0d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d0da:	f003 0304 	and.w	r3, r3, #4
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d001      	beq.n	800d0e6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d0e2:	230a      	movs	r3, #10
 800d0e4:	e213      	b.n	800d50e <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800d0e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0e8:	7858      	ldrb	r0, [r3, #1]
 800d0ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0ec:	330c      	adds	r3, #12
 800d0ee:	461a      	mov	r2, r3
 800d0f0:	2102      	movs	r1, #2
 800d0f2:	f7fe fcdb 	bl	800baac <disk_ioctl>
 800d0f6:	4603      	mov	r3, r0
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d001      	beq.n	800d100 <find_volume+0xe4>
 800d0fc:	2301      	movs	r3, #1
 800d0fe:	e206      	b.n	800d50e <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800d100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d102:	899b      	ldrh	r3, [r3, #12]
 800d104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d108:	d80d      	bhi.n	800d126 <find_volume+0x10a>
 800d10a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d10c:	899b      	ldrh	r3, [r3, #12]
 800d10e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d112:	d308      	bcc.n	800d126 <find_volume+0x10a>
 800d114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d116:	899b      	ldrh	r3, [r3, #12]
 800d118:	461a      	mov	r2, r3
 800d11a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d11c:	899b      	ldrh	r3, [r3, #12]
 800d11e:	3b01      	subs	r3, #1
 800d120:	4013      	ands	r3, r2
 800d122:	2b00      	cmp	r3, #0
 800d124:	d001      	beq.n	800d12a <find_volume+0x10e>
 800d126:	2301      	movs	r3, #1
 800d128:	e1f1      	b.n	800d50e <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d12a:	2300      	movs	r3, #0
 800d12c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d12e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d130:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d132:	f7ff ff1d 	bl	800cf70 <check_fs>
 800d136:	4603      	mov	r3, r0
 800d138:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d13c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d140:	2b02      	cmp	r3, #2
 800d142:	d14b      	bne.n	800d1dc <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d144:	2300      	movs	r3, #0
 800d146:	643b      	str	r3, [r7, #64]	; 0x40
 800d148:	e01f      	b.n	800d18a <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d14a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d14c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800d150:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d152:	011b      	lsls	r3, r3, #4
 800d154:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d158:	4413      	add	r3, r2
 800d15a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d15c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d15e:	3304      	adds	r3, #4
 800d160:	781b      	ldrb	r3, [r3, #0]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d006      	beq.n	800d174 <find_volume+0x158>
 800d166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d168:	3308      	adds	r3, #8
 800d16a:	4618      	mov	r0, r3
 800d16c:	f7fe fcd4 	bl	800bb18 <ld_dword>
 800d170:	4602      	mov	r2, r0
 800d172:	e000      	b.n	800d176 <find_volume+0x15a>
 800d174:	2200      	movs	r2, #0
 800d176:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d178:	009b      	lsls	r3, r3, #2
 800d17a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d17e:	440b      	add	r3, r1
 800d180:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d184:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d186:	3301      	adds	r3, #1
 800d188:	643b      	str	r3, [r7, #64]	; 0x40
 800d18a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d18c:	2b03      	cmp	r3, #3
 800d18e:	d9dc      	bls.n	800d14a <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d190:	2300      	movs	r3, #0
 800d192:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d194:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d196:	2b00      	cmp	r3, #0
 800d198:	d002      	beq.n	800d1a0 <find_volume+0x184>
 800d19a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d19c:	3b01      	subs	r3, #1
 800d19e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d1a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1a2:	009b      	lsls	r3, r3, #2
 800d1a4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800d1a8:	4413      	add	r3, r2
 800d1aa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d1ae:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d1b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d005      	beq.n	800d1c2 <find_volume+0x1a6>
 800d1b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d1b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d1ba:	f7ff fed9 	bl	800cf70 <check_fs>
 800d1be:	4603      	mov	r3, r0
 800d1c0:	e000      	b.n	800d1c4 <find_volume+0x1a8>
 800d1c2:	2303      	movs	r3, #3
 800d1c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d1c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d1cc:	2b01      	cmp	r3, #1
 800d1ce:	d905      	bls.n	800d1dc <find_volume+0x1c0>
 800d1d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1d2:	3301      	adds	r3, #1
 800d1d4:	643b      	str	r3, [r7, #64]	; 0x40
 800d1d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d1d8:	2b03      	cmp	r3, #3
 800d1da:	d9e1      	bls.n	800d1a0 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d1dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d1e0:	2b04      	cmp	r3, #4
 800d1e2:	d101      	bne.n	800d1e8 <find_volume+0x1cc>
 800d1e4:	2301      	movs	r3, #1
 800d1e6:	e192      	b.n	800d50e <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d1e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d1ec:	2b01      	cmp	r3, #1
 800d1ee:	d901      	bls.n	800d1f4 <find_volume+0x1d8>
 800d1f0:	230d      	movs	r3, #13
 800d1f2:	e18c      	b.n	800d50e <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d1f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1f6:	3334      	adds	r3, #52	; 0x34
 800d1f8:	330b      	adds	r3, #11
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	f7fe fc74 	bl	800bae8 <ld_word>
 800d200:	4603      	mov	r3, r0
 800d202:	461a      	mov	r2, r3
 800d204:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d206:	899b      	ldrh	r3, [r3, #12]
 800d208:	429a      	cmp	r2, r3
 800d20a:	d001      	beq.n	800d210 <find_volume+0x1f4>
 800d20c:	230d      	movs	r3, #13
 800d20e:	e17e      	b.n	800d50e <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d212:	3334      	adds	r3, #52	; 0x34
 800d214:	3316      	adds	r3, #22
 800d216:	4618      	mov	r0, r3
 800d218:	f7fe fc66 	bl	800bae8 <ld_word>
 800d21c:	4603      	mov	r3, r0
 800d21e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d222:	2b00      	cmp	r3, #0
 800d224:	d106      	bne.n	800d234 <find_volume+0x218>
 800d226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d228:	3334      	adds	r3, #52	; 0x34
 800d22a:	3324      	adds	r3, #36	; 0x24
 800d22c:	4618      	mov	r0, r3
 800d22e:	f7fe fc73 	bl	800bb18 <ld_dword>
 800d232:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800d234:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d236:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d238:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d23a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d23c:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800d240:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d242:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d244:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d246:	789b      	ldrb	r3, [r3, #2]
 800d248:	2b01      	cmp	r3, #1
 800d24a:	d005      	beq.n	800d258 <find_volume+0x23c>
 800d24c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d24e:	789b      	ldrb	r3, [r3, #2]
 800d250:	2b02      	cmp	r3, #2
 800d252:	d001      	beq.n	800d258 <find_volume+0x23c>
 800d254:	230d      	movs	r3, #13
 800d256:	e15a      	b.n	800d50e <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d25a:	789b      	ldrb	r3, [r3, #2]
 800d25c:	461a      	mov	r2, r3
 800d25e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d260:	fb02 f303 	mul.w	r3, r2, r3
 800d264:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d268:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800d26c:	b29a      	uxth	r2, r3
 800d26e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d270:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d272:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d274:	895b      	ldrh	r3, [r3, #10]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d008      	beq.n	800d28c <find_volume+0x270>
 800d27a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d27c:	895b      	ldrh	r3, [r3, #10]
 800d27e:	461a      	mov	r2, r3
 800d280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d282:	895b      	ldrh	r3, [r3, #10]
 800d284:	3b01      	subs	r3, #1
 800d286:	4013      	ands	r3, r2
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d001      	beq.n	800d290 <find_volume+0x274>
 800d28c:	230d      	movs	r3, #13
 800d28e:	e13e      	b.n	800d50e <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d292:	3334      	adds	r3, #52	; 0x34
 800d294:	3311      	adds	r3, #17
 800d296:	4618      	mov	r0, r3
 800d298:	f7fe fc26 	bl	800bae8 <ld_word>
 800d29c:	4603      	mov	r3, r0
 800d29e:	461a      	mov	r2, r3
 800d2a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2a2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d2a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2a6:	891b      	ldrh	r3, [r3, #8]
 800d2a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d2aa:	8992      	ldrh	r2, [r2, #12]
 800d2ac:	0952      	lsrs	r2, r2, #5
 800d2ae:	b292      	uxth	r2, r2
 800d2b0:	fbb3 f1f2 	udiv	r1, r3, r2
 800d2b4:	fb02 f201 	mul.w	r2, r2, r1
 800d2b8:	1a9b      	subs	r3, r3, r2
 800d2ba:	b29b      	uxth	r3, r3
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d001      	beq.n	800d2c4 <find_volume+0x2a8>
 800d2c0:	230d      	movs	r3, #13
 800d2c2:	e124      	b.n	800d50e <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d2c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2c6:	3334      	adds	r3, #52	; 0x34
 800d2c8:	3313      	adds	r3, #19
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	f7fe fc0c 	bl	800bae8 <ld_word>
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d2d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d106      	bne.n	800d2e8 <find_volume+0x2cc>
 800d2da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2dc:	3334      	adds	r3, #52	; 0x34
 800d2de:	3320      	adds	r3, #32
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	f7fe fc19 	bl	800bb18 <ld_dword>
 800d2e6:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d2e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2ea:	3334      	adds	r3, #52	; 0x34
 800d2ec:	330e      	adds	r3, #14
 800d2ee:	4618      	mov	r0, r3
 800d2f0:	f7fe fbfa 	bl	800bae8 <ld_word>
 800d2f4:	4603      	mov	r3, r0
 800d2f6:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d2f8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d2fa:	2b00      	cmp	r3, #0
 800d2fc:	d104      	bne.n	800d308 <find_volume+0x2ec>
 800d2fe:	230d      	movs	r3, #13
 800d300:	e105      	b.n	800d50e <find_volume+0x4f2>
 800d302:	bf00      	nop
 800d304:	240001f0 	.word	0x240001f0

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d308:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d30a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d30c:	4413      	add	r3, r2
 800d30e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d310:	8911      	ldrh	r1, [r2, #8]
 800d312:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d314:	8992      	ldrh	r2, [r2, #12]
 800d316:	0952      	lsrs	r2, r2, #5
 800d318:	b292      	uxth	r2, r2
 800d31a:	fbb1 f2f2 	udiv	r2, r1, r2
 800d31e:	b292      	uxth	r2, r2
 800d320:	4413      	add	r3, r2
 800d322:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d324:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d328:	429a      	cmp	r2, r3
 800d32a:	d201      	bcs.n	800d330 <find_volume+0x314>
 800d32c:	230d      	movs	r3, #13
 800d32e:	e0ee      	b.n	800d50e <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d330:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d334:	1ad3      	subs	r3, r2, r3
 800d336:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d338:	8952      	ldrh	r2, [r2, #10]
 800d33a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d33e:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d342:	2b00      	cmp	r3, #0
 800d344:	d101      	bne.n	800d34a <find_volume+0x32e>
 800d346:	230d      	movs	r3, #13
 800d348:	e0e1      	b.n	800d50e <find_volume+0x4f2>
		fmt = FS_FAT32;
 800d34a:	2303      	movs	r3, #3
 800d34c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d352:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800d356:	4293      	cmp	r3, r2
 800d358:	d802      	bhi.n	800d360 <find_volume+0x344>
 800d35a:	2302      	movs	r3, #2
 800d35c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d362:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d366:	4293      	cmp	r3, r2
 800d368:	d802      	bhi.n	800d370 <find_volume+0x354>
 800d36a:	2301      	movs	r3, #1
 800d36c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d372:	1c9a      	adds	r2, r3, #2
 800d374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d376:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800d378:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d37a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d37c:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d37e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d380:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d382:	441a      	add	r2, r3
 800d384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d386:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800d388:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d38a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d38c:	441a      	add	r2, r3
 800d38e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d390:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800d392:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d396:	2b03      	cmp	r3, #3
 800d398:	d11e      	bne.n	800d3d8 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d39a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d39c:	3334      	adds	r3, #52	; 0x34
 800d39e:	332a      	adds	r3, #42	; 0x2a
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	f7fe fba1 	bl	800bae8 <ld_word>
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	2b00      	cmp	r3, #0
 800d3aa:	d001      	beq.n	800d3b0 <find_volume+0x394>
 800d3ac:	230d      	movs	r3, #13
 800d3ae:	e0ae      	b.n	800d50e <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d3b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3b2:	891b      	ldrh	r3, [r3, #8]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d001      	beq.n	800d3bc <find_volume+0x3a0>
 800d3b8:	230d      	movs	r3, #13
 800d3ba:	e0a8      	b.n	800d50e <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3be:	3334      	adds	r3, #52	; 0x34
 800d3c0:	332c      	adds	r3, #44	; 0x2c
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	f7fe fba8 	bl	800bb18 <ld_dword>
 800d3c8:	4602      	mov	r2, r0
 800d3ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3cc:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d3ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3d0:	699b      	ldr	r3, [r3, #24]
 800d3d2:	009b      	lsls	r3, r3, #2
 800d3d4:	647b      	str	r3, [r7, #68]	; 0x44
 800d3d6:	e01f      	b.n	800d418 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d3d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3da:	891b      	ldrh	r3, [r3, #8]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d101      	bne.n	800d3e4 <find_volume+0x3c8>
 800d3e0:	230d      	movs	r3, #13
 800d3e2:	e094      	b.n	800d50e <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d3e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d3e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d3ea:	441a      	add	r2, r3
 800d3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ee:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d3f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d3f4:	2b02      	cmp	r3, #2
 800d3f6:	d103      	bne.n	800d400 <find_volume+0x3e4>
 800d3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3fa:	699b      	ldr	r3, [r3, #24]
 800d3fc:	005b      	lsls	r3, r3, #1
 800d3fe:	e00a      	b.n	800d416 <find_volume+0x3fa>
 800d400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d402:	699a      	ldr	r2, [r3, #24]
 800d404:	4613      	mov	r3, r2
 800d406:	005b      	lsls	r3, r3, #1
 800d408:	4413      	add	r3, r2
 800d40a:	085a      	lsrs	r2, r3, #1
 800d40c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d40e:	699b      	ldr	r3, [r3, #24]
 800d410:	f003 0301 	and.w	r3, r3, #1
 800d414:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d416:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d41a:	69da      	ldr	r2, [r3, #28]
 800d41c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d41e:	899b      	ldrh	r3, [r3, #12]
 800d420:	4619      	mov	r1, r3
 800d422:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d424:	440b      	add	r3, r1
 800d426:	3b01      	subs	r3, #1
 800d428:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d42a:	8989      	ldrh	r1, [r1, #12]
 800d42c:	fbb3 f3f1 	udiv	r3, r3, r1
 800d430:	429a      	cmp	r2, r3
 800d432:	d201      	bcs.n	800d438 <find_volume+0x41c>
 800d434:	230d      	movs	r3, #13
 800d436:	e06a      	b.n	800d50e <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d43a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d43e:	615a      	str	r2, [r3, #20]
 800d440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d442:	695a      	ldr	r2, [r3, #20]
 800d444:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d446:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800d448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d44a:	2280      	movs	r2, #128	; 0x80
 800d44c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d44e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d452:	2b03      	cmp	r3, #3
 800d454:	d149      	bne.n	800d4ea <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d456:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d458:	3334      	adds	r3, #52	; 0x34
 800d45a:	3330      	adds	r3, #48	; 0x30
 800d45c:	4618      	mov	r0, r3
 800d45e:	f7fe fb43 	bl	800bae8 <ld_word>
 800d462:	4603      	mov	r3, r0
 800d464:	2b01      	cmp	r3, #1
 800d466:	d140      	bne.n	800d4ea <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d468:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d46a:	3301      	adds	r3, #1
 800d46c:	4619      	mov	r1, r3
 800d46e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d470:	f7fe fdea 	bl	800c048 <move_window>
 800d474:	4603      	mov	r3, r0
 800d476:	2b00      	cmp	r3, #0
 800d478:	d137      	bne.n	800d4ea <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800d47a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d47c:	2200      	movs	r2, #0
 800d47e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d482:	3334      	adds	r3, #52	; 0x34
 800d484:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d488:	4618      	mov	r0, r3
 800d48a:	f7fe fb2d 	bl	800bae8 <ld_word>
 800d48e:	4603      	mov	r3, r0
 800d490:	461a      	mov	r2, r3
 800d492:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d496:	429a      	cmp	r2, r3
 800d498:	d127      	bne.n	800d4ea <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d49a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d49c:	3334      	adds	r3, #52	; 0x34
 800d49e:	4618      	mov	r0, r3
 800d4a0:	f7fe fb3a 	bl	800bb18 <ld_dword>
 800d4a4:	4602      	mov	r2, r0
 800d4a6:	4b1c      	ldr	r3, [pc, #112]	; (800d518 <find_volume+0x4fc>)
 800d4a8:	429a      	cmp	r2, r3
 800d4aa:	d11e      	bne.n	800d4ea <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d4ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ae:	3334      	adds	r3, #52	; 0x34
 800d4b0:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	f7fe fb2f 	bl	800bb18 <ld_dword>
 800d4ba:	4602      	mov	r2, r0
 800d4bc:	4b17      	ldr	r3, [pc, #92]	; (800d51c <find_volume+0x500>)
 800d4be:	429a      	cmp	r2, r3
 800d4c0:	d113      	bne.n	800d4ea <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d4c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4c4:	3334      	adds	r3, #52	; 0x34
 800d4c6:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	f7fe fb24 	bl	800bb18 <ld_dword>
 800d4d0:	4602      	mov	r2, r0
 800d4d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4d4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d4d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4d8:	3334      	adds	r3, #52	; 0x34
 800d4da:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f7fe fb1a 	bl	800bb18 <ld_dword>
 800d4e4:	4602      	mov	r2, r0
 800d4e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4e8:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d4ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ec:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d4f0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d4f2:	4b0b      	ldr	r3, [pc, #44]	; (800d520 <find_volume+0x504>)
 800d4f4:	881b      	ldrh	r3, [r3, #0]
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	b29a      	uxth	r2, r3
 800d4fa:	4b09      	ldr	r3, [pc, #36]	; (800d520 <find_volume+0x504>)
 800d4fc:	801a      	strh	r2, [r3, #0]
 800d4fe:	4b08      	ldr	r3, [pc, #32]	; (800d520 <find_volume+0x504>)
 800d500:	881a      	ldrh	r2, [r3, #0]
 800d502:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d504:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d506:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d508:	f7fe fd36 	bl	800bf78 <clear_lock>
#endif
	return FR_OK;
 800d50c:	2300      	movs	r3, #0
}
 800d50e:	4618      	mov	r0, r3
 800d510:	3758      	adds	r7, #88	; 0x58
 800d512:	46bd      	mov	sp, r7
 800d514:	bd80      	pop	{r7, pc}
 800d516:	bf00      	nop
 800d518:	41615252 	.word	0x41615252
 800d51c:	61417272 	.word	0x61417272
 800d520:	240001f4 	.word	0x240001f4

0800d524 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d524:	b580      	push	{r7, lr}
 800d526:	b084      	sub	sp, #16
 800d528:	af00      	add	r7, sp, #0
 800d52a:	6078      	str	r0, [r7, #4]
 800d52c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d52e:	2309      	movs	r3, #9
 800d530:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d01c      	beq.n	800d572 <validate+0x4e>
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	681b      	ldr	r3, [r3, #0]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d018      	beq.n	800d572 <validate+0x4e>
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	781b      	ldrb	r3, [r3, #0]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d013      	beq.n	800d572 <validate+0x4e>
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	889a      	ldrh	r2, [r3, #4]
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	88db      	ldrh	r3, [r3, #6]
 800d554:	429a      	cmp	r2, r3
 800d556:	d10c      	bne.n	800d572 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	785b      	ldrb	r3, [r3, #1]
 800d55e:	4618      	mov	r0, r3
 800d560:	f7fe fa24 	bl	800b9ac <disk_status>
 800d564:	4603      	mov	r3, r0
 800d566:	f003 0301 	and.w	r3, r3, #1
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d101      	bne.n	800d572 <validate+0x4e>
			res = FR_OK;
 800d56e:	2300      	movs	r3, #0
 800d570:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d572:	7bfb      	ldrb	r3, [r7, #15]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d102      	bne.n	800d57e <validate+0x5a>
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	e000      	b.n	800d580 <validate+0x5c>
 800d57e:	2300      	movs	r3, #0
 800d580:	683a      	ldr	r2, [r7, #0]
 800d582:	6013      	str	r3, [r2, #0]
	return res;
 800d584:	7bfb      	ldrb	r3, [r7, #15]
}
 800d586:	4618      	mov	r0, r3
 800d588:	3710      	adds	r7, #16
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}
	...

0800d590 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b088      	sub	sp, #32
 800d594:	af00      	add	r7, sp, #0
 800d596:	60f8      	str	r0, [r7, #12]
 800d598:	60b9      	str	r1, [r7, #8]
 800d59a:	4613      	mov	r3, r2
 800d59c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d59e:	68bb      	ldr	r3, [r7, #8]
 800d5a0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d5a2:	f107 0310 	add.w	r3, r7, #16
 800d5a6:	4618      	mov	r0, r3
 800d5a8:	f7ff fc9e 	bl	800cee8 <get_ldnumber>
 800d5ac:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d5ae:	69fb      	ldr	r3, [r7, #28]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	da01      	bge.n	800d5b8 <f_mount+0x28>
 800d5b4:	230b      	movs	r3, #11
 800d5b6:	e02b      	b.n	800d610 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d5b8:	4a17      	ldr	r2, [pc, #92]	; (800d618 <f_mount+0x88>)
 800d5ba:	69fb      	ldr	r3, [r7, #28]
 800d5bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d5c0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d5c2:	69bb      	ldr	r3, [r7, #24]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d005      	beq.n	800d5d4 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d5c8:	69b8      	ldr	r0, [r7, #24]
 800d5ca:	f7fe fcd5 	bl	800bf78 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d5ce:	69bb      	ldr	r3, [r7, #24]
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	2b00      	cmp	r3, #0
 800d5d8:	d002      	beq.n	800d5e0 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	2200      	movs	r2, #0
 800d5de:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d5e0:	68fa      	ldr	r2, [r7, #12]
 800d5e2:	490d      	ldr	r1, [pc, #52]	; (800d618 <f_mount+0x88>)
 800d5e4:	69fb      	ldr	r3, [r7, #28]
 800d5e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d002      	beq.n	800d5f6 <f_mount+0x66>
 800d5f0:	79fb      	ldrb	r3, [r7, #7]
 800d5f2:	2b01      	cmp	r3, #1
 800d5f4:	d001      	beq.n	800d5fa <f_mount+0x6a>
 800d5f6:	2300      	movs	r3, #0
 800d5f8:	e00a      	b.n	800d610 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d5fa:	f107 010c 	add.w	r1, r7, #12
 800d5fe:	f107 0308 	add.w	r3, r7, #8
 800d602:	2200      	movs	r2, #0
 800d604:	4618      	mov	r0, r3
 800d606:	f7ff fd09 	bl	800d01c <find_volume>
 800d60a:	4603      	mov	r3, r0
 800d60c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d60e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d610:	4618      	mov	r0, r3
 800d612:	3720      	adds	r7, #32
 800d614:	46bd      	mov	sp, r7
 800d616:	bd80      	pop	{r7, pc}
 800d618:	240001f0 	.word	0x240001f0

0800d61c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b098      	sub	sp, #96	; 0x60
 800d620:	af00      	add	r7, sp, #0
 800d622:	60f8      	str	r0, [r7, #12]
 800d624:	60b9      	str	r1, [r7, #8]
 800d626:	4613      	mov	r3, r2
 800d628:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d62a:	68fb      	ldr	r3, [r7, #12]
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d101      	bne.n	800d634 <f_open+0x18>
 800d630:	2309      	movs	r3, #9
 800d632:	e1bb      	b.n	800d9ac <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d634:	79fb      	ldrb	r3, [r7, #7]
 800d636:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d63a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d63c:	79fa      	ldrb	r2, [r7, #7]
 800d63e:	f107 0110 	add.w	r1, r7, #16
 800d642:	f107 0308 	add.w	r3, r7, #8
 800d646:	4618      	mov	r0, r3
 800d648:	f7ff fce8 	bl	800d01c <find_volume>
 800d64c:	4603      	mov	r3, r0
 800d64e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800d652:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d656:	2b00      	cmp	r3, #0
 800d658:	f040 819f 	bne.w	800d99a <f_open+0x37e>
		dj.obj.fs = fs;
 800d65c:	693b      	ldr	r3, [r7, #16]
 800d65e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d660:	68ba      	ldr	r2, [r7, #8]
 800d662:	f107 0314 	add.w	r3, r7, #20
 800d666:	4611      	mov	r1, r2
 800d668:	4618      	mov	r0, r3
 800d66a:	f7ff fbc7 	bl	800cdfc <follow_path>
 800d66e:	4603      	mov	r3, r0
 800d670:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d674:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d11a      	bne.n	800d6b2 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d67c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d680:	b25b      	sxtb	r3, r3
 800d682:	2b00      	cmp	r3, #0
 800d684:	da03      	bge.n	800d68e <f_open+0x72>
				res = FR_INVALID_NAME;
 800d686:	2306      	movs	r3, #6
 800d688:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d68c:	e011      	b.n	800d6b2 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d68e:	79fb      	ldrb	r3, [r7, #7]
 800d690:	f023 0301 	bic.w	r3, r3, #1
 800d694:	2b00      	cmp	r3, #0
 800d696:	bf14      	ite	ne
 800d698:	2301      	movne	r3, #1
 800d69a:	2300      	moveq	r3, #0
 800d69c:	b2db      	uxtb	r3, r3
 800d69e:	461a      	mov	r2, r3
 800d6a0:	f107 0314 	add.w	r3, r7, #20
 800d6a4:	4611      	mov	r1, r2
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f7fe fb1e 	bl	800bce8 <chk_lock>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d6b2:	79fb      	ldrb	r3, [r7, #7]
 800d6b4:	f003 031c 	and.w	r3, r3, #28
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d07f      	beq.n	800d7bc <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800d6bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d017      	beq.n	800d6f4 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d6c4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d6c8:	2b04      	cmp	r3, #4
 800d6ca:	d10e      	bne.n	800d6ea <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d6cc:	f7fe fb68 	bl	800bda0 <enq_lock>
 800d6d0:	4603      	mov	r3, r0
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d006      	beq.n	800d6e4 <f_open+0xc8>
 800d6d6:	f107 0314 	add.w	r3, r7, #20
 800d6da:	4618      	mov	r0, r3
 800d6dc:	f7ff fac7 	bl	800cc6e <dir_register>
 800d6e0:	4603      	mov	r3, r0
 800d6e2:	e000      	b.n	800d6e6 <f_open+0xca>
 800d6e4:	2312      	movs	r3, #18
 800d6e6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d6ea:	79fb      	ldrb	r3, [r7, #7]
 800d6ec:	f043 0308 	orr.w	r3, r3, #8
 800d6f0:	71fb      	strb	r3, [r7, #7]
 800d6f2:	e010      	b.n	800d716 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d6f4:	7ebb      	ldrb	r3, [r7, #26]
 800d6f6:	f003 0311 	and.w	r3, r3, #17
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d003      	beq.n	800d706 <f_open+0xea>
					res = FR_DENIED;
 800d6fe:	2307      	movs	r3, #7
 800d700:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d704:	e007      	b.n	800d716 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d706:	79fb      	ldrb	r3, [r7, #7]
 800d708:	f003 0304 	and.w	r3, r3, #4
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d002      	beq.n	800d716 <f_open+0xfa>
 800d710:	2308      	movs	r3, #8
 800d712:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d716:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d168      	bne.n	800d7f0 <f_open+0x1d4>
 800d71e:	79fb      	ldrb	r3, [r7, #7]
 800d720:	f003 0308 	and.w	r3, r3, #8
 800d724:	2b00      	cmp	r3, #0
 800d726:	d063      	beq.n	800d7f0 <f_open+0x1d4>
				dw = GET_FATTIME();
 800d728:	f7fb fa58 	bl	8008bdc <get_fattime>
 800d72c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d72e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d730:	330e      	adds	r3, #14
 800d732:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d734:	4618      	mov	r0, r3
 800d736:	f7fe fa2d 	bl	800bb94 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d73a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d73c:	3316      	adds	r3, #22
 800d73e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d740:	4618      	mov	r0, r3
 800d742:	f7fe fa27 	bl	800bb94 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d746:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d748:	330b      	adds	r3, #11
 800d74a:	2220      	movs	r2, #32
 800d74c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d74e:	693b      	ldr	r3, [r7, #16]
 800d750:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d752:	4611      	mov	r1, r2
 800d754:	4618      	mov	r0, r3
 800d756:	f7ff f9f6 	bl	800cb46 <ld_clust>
 800d75a:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d75c:	693b      	ldr	r3, [r7, #16]
 800d75e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800d760:	2200      	movs	r2, #0
 800d762:	4618      	mov	r0, r3
 800d764:	f7ff fa0e 	bl	800cb84 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d76a:	331c      	adds	r3, #28
 800d76c:	2100      	movs	r1, #0
 800d76e:	4618      	mov	r0, r3
 800d770:	f7fe fa10 	bl	800bb94 <st_dword>
					fs->wflag = 1;
 800d774:	693b      	ldr	r3, [r7, #16]
 800d776:	2201      	movs	r2, #1
 800d778:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d77a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d037      	beq.n	800d7f0 <f_open+0x1d4>
						dw = fs->winsect;
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d784:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800d786:	f107 0314 	add.w	r3, r7, #20
 800d78a:	2200      	movs	r2, #0
 800d78c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800d78e:	4618      	mov	r0, r3
 800d790:	f7fe fefe 	bl	800c590 <remove_chain>
 800d794:	4603      	mov	r3, r0
 800d796:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800d79a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d79e:	2b00      	cmp	r3, #0
 800d7a0:	d126      	bne.n	800d7f0 <f_open+0x1d4>
							res = move_window(fs, dw);
 800d7a2:	693b      	ldr	r3, [r7, #16]
 800d7a4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d7a6:	4618      	mov	r0, r3
 800d7a8:	f7fe fc4e 	bl	800c048 <move_window>
 800d7ac:	4603      	mov	r3, r0
 800d7ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d7b2:	693b      	ldr	r3, [r7, #16]
 800d7b4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d7b6:	3a01      	subs	r2, #1
 800d7b8:	611a      	str	r2, [r3, #16]
 800d7ba:	e019      	b.n	800d7f0 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d7bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d115      	bne.n	800d7f0 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d7c4:	7ebb      	ldrb	r3, [r7, #26]
 800d7c6:	f003 0310 	and.w	r3, r3, #16
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d003      	beq.n	800d7d6 <f_open+0x1ba>
					res = FR_NO_FILE;
 800d7ce:	2304      	movs	r3, #4
 800d7d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d7d4:	e00c      	b.n	800d7f0 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d7d6:	79fb      	ldrb	r3, [r7, #7]
 800d7d8:	f003 0302 	and.w	r3, r3, #2
 800d7dc:	2b00      	cmp	r3, #0
 800d7de:	d007      	beq.n	800d7f0 <f_open+0x1d4>
 800d7e0:	7ebb      	ldrb	r3, [r7, #26]
 800d7e2:	f003 0301 	and.w	r3, r3, #1
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d002      	beq.n	800d7f0 <f_open+0x1d4>
						res = FR_DENIED;
 800d7ea:	2307      	movs	r3, #7
 800d7ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800d7f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d128      	bne.n	800d84a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d7f8:	79fb      	ldrb	r3, [r7, #7]
 800d7fa:	f003 0308 	and.w	r3, r3, #8
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d003      	beq.n	800d80a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800d802:	79fb      	ldrb	r3, [r7, #7]
 800d804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d808:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d80a:	693b      	ldr	r3, [r7, #16]
 800d80c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d80e:	68fb      	ldr	r3, [r7, #12]
 800d810:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800d812:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d818:	79fb      	ldrb	r3, [r7, #7]
 800d81a:	f023 0301 	bic.w	r3, r3, #1
 800d81e:	2b00      	cmp	r3, #0
 800d820:	bf14      	ite	ne
 800d822:	2301      	movne	r3, #1
 800d824:	2300      	moveq	r3, #0
 800d826:	b2db      	uxtb	r3, r3
 800d828:	461a      	mov	r2, r3
 800d82a:	f107 0314 	add.w	r3, r7, #20
 800d82e:	4611      	mov	r1, r2
 800d830:	4618      	mov	r0, r3
 800d832:	f7fe fad7 	bl	800bde4 <inc_lock>
 800d836:	4602      	mov	r2, r0
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d83c:	68fb      	ldr	r3, [r7, #12]
 800d83e:	691b      	ldr	r3, [r3, #16]
 800d840:	2b00      	cmp	r3, #0
 800d842:	d102      	bne.n	800d84a <f_open+0x22e>
 800d844:	2302      	movs	r3, #2
 800d846:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d84a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d84e:	2b00      	cmp	r3, #0
 800d850:	f040 80a3 	bne.w	800d99a <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d854:	693b      	ldr	r3, [r7, #16]
 800d856:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d858:	4611      	mov	r1, r2
 800d85a:	4618      	mov	r0, r3
 800d85c:	f7ff f973 	bl	800cb46 <ld_clust>
 800d860:	4602      	mov	r2, r0
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d868:	331c      	adds	r3, #28
 800d86a:	4618      	mov	r0, r3
 800d86c:	f7fe f954 	bl	800bb18 <ld_dword>
 800d870:	4602      	mov	r2, r0
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	2200      	movs	r2, #0
 800d87a:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d87c:	693a      	ldr	r2, [r7, #16]
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	88da      	ldrh	r2, [r3, #6]
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	79fa      	ldrb	r2, [r7, #7]
 800d88e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	2200      	movs	r2, #0
 800d894:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d896:	68fb      	ldr	r3, [r7, #12]
 800d898:	2200      	movs	r2, #0
 800d89a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	2200      	movs	r2, #0
 800d8a0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	3330      	adds	r3, #48	; 0x30
 800d8a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d8aa:	2100      	movs	r1, #0
 800d8ac:	4618      	mov	r0, r3
 800d8ae:	f7fe f9be 	bl	800bc2e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d8b2:	79fb      	ldrb	r3, [r7, #7]
 800d8b4:	f003 0320 	and.w	r3, r3, #32
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d06e      	beq.n	800d99a <f_open+0x37e>
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	68db      	ldr	r3, [r3, #12]
 800d8c0:	2b00      	cmp	r3, #0
 800d8c2:	d06a      	beq.n	800d99a <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	68da      	ldr	r2, [r3, #12]
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d8cc:	693b      	ldr	r3, [r7, #16]
 800d8ce:	895b      	ldrh	r3, [r3, #10]
 800d8d0:	461a      	mov	r2, r3
 800d8d2:	693b      	ldr	r3, [r7, #16]
 800d8d4:	899b      	ldrh	r3, [r3, #12]
 800d8d6:	fb03 f302 	mul.w	r3, r3, r2
 800d8da:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d8dc:	68fb      	ldr	r3, [r7, #12]
 800d8de:	689b      	ldr	r3, [r3, #8]
 800d8e0:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	68db      	ldr	r3, [r3, #12]
 800d8e6:	657b      	str	r3, [r7, #84]	; 0x54
 800d8e8:	e016      	b.n	800d918 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	f7fe fc67 	bl	800c1c2 <get_fat>
 800d8f4:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d8f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d8f8:	2b01      	cmp	r3, #1
 800d8fa:	d802      	bhi.n	800d902 <f_open+0x2e6>
 800d8fc:	2302      	movs	r3, #2
 800d8fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d902:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d904:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d908:	d102      	bne.n	800d910 <f_open+0x2f4>
 800d90a:	2301      	movs	r3, #1
 800d90c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d910:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d912:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d914:	1ad3      	subs	r3, r2, r3
 800d916:	657b      	str	r3, [r7, #84]	; 0x54
 800d918:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d103      	bne.n	800d928 <f_open+0x30c>
 800d920:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d922:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d924:	429a      	cmp	r2, r3
 800d926:	d8e0      	bhi.n	800d8ea <f_open+0x2ce>
				}
				fp->clust = clst;
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d92c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d92e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d932:	2b00      	cmp	r3, #0
 800d934:	d131      	bne.n	800d99a <f_open+0x37e>
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	899b      	ldrh	r3, [r3, #12]
 800d93a:	461a      	mov	r2, r3
 800d93c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d93e:	fbb3 f1f2 	udiv	r1, r3, r2
 800d942:	fb02 f201 	mul.w	r2, r2, r1
 800d946:	1a9b      	subs	r3, r3, r2
 800d948:	2b00      	cmp	r3, #0
 800d94a:	d026      	beq.n	800d99a <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d94c:	693b      	ldr	r3, [r7, #16]
 800d94e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d950:	4618      	mov	r0, r3
 800d952:	f7fe fc17 	bl	800c184 <clust2sect>
 800d956:	6478      	str	r0, [r7, #68]	; 0x44
 800d958:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d103      	bne.n	800d966 <f_open+0x34a>
						res = FR_INT_ERR;
 800d95e:	2302      	movs	r3, #2
 800d960:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d964:	e019      	b.n	800d99a <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d966:	693b      	ldr	r3, [r7, #16]
 800d968:	899b      	ldrh	r3, [r3, #12]
 800d96a:	461a      	mov	r2, r3
 800d96c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d96e:	fbb3 f2f2 	udiv	r2, r3, r2
 800d972:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d974:	441a      	add	r2, r3
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d97a:	693b      	ldr	r3, [r7, #16]
 800d97c:	7858      	ldrb	r0, [r3, #1]
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	6a1a      	ldr	r2, [r3, #32]
 800d988:	2301      	movs	r3, #1
 800d98a:	f7fe f84f 	bl	800ba2c <disk_read>
 800d98e:	4603      	mov	r3, r0
 800d990:	2b00      	cmp	r3, #0
 800d992:	d002      	beq.n	800d99a <f_open+0x37e>
 800d994:	2301      	movs	r3, #1
 800d996:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d99a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d002      	beq.n	800d9a8 <f_open+0x38c>
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	2200      	movs	r2, #0
 800d9a6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d9a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800d9ac:	4618      	mov	r0, r3
 800d9ae:	3760      	adds	r7, #96	; 0x60
 800d9b0:	46bd      	mov	sp, r7
 800d9b2:	bd80      	pop	{r7, pc}

0800d9b4 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b08c      	sub	sp, #48	; 0x30
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	60f8      	str	r0, [r7, #12]
 800d9bc:	60b9      	str	r1, [r7, #8]
 800d9be:	607a      	str	r2, [r7, #4]
 800d9c0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d9c6:	683b      	ldr	r3, [r7, #0]
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	f107 0210 	add.w	r2, r7, #16
 800d9d2:	4611      	mov	r1, r2
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	f7ff fda5 	bl	800d524 <validate>
 800d9da:	4603      	mov	r3, r0
 800d9dc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d9e0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d107      	bne.n	800d9f8 <f_write+0x44>
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	7d5b      	ldrb	r3, [r3, #21]
 800d9ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800d9f0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d002      	beq.n	800d9fe <f_write+0x4a>
 800d9f8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800d9fc:	e16a      	b.n	800dcd4 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	7d1b      	ldrb	r3, [r3, #20]
 800da02:	f003 0302 	and.w	r3, r3, #2
 800da06:	2b00      	cmp	r3, #0
 800da08:	d101      	bne.n	800da0e <f_write+0x5a>
 800da0a:	2307      	movs	r3, #7
 800da0c:	e162      	b.n	800dcd4 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	699a      	ldr	r2, [r3, #24]
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	441a      	add	r2, r3
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	699b      	ldr	r3, [r3, #24]
 800da1a:	429a      	cmp	r2, r3
 800da1c:	f080 814c 	bcs.w	800dcb8 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	699b      	ldr	r3, [r3, #24]
 800da24:	43db      	mvns	r3, r3
 800da26:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800da28:	e146      	b.n	800dcb8 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	699b      	ldr	r3, [r3, #24]
 800da2e:	693a      	ldr	r2, [r7, #16]
 800da30:	8992      	ldrh	r2, [r2, #12]
 800da32:	fbb3 f1f2 	udiv	r1, r3, r2
 800da36:	fb02 f201 	mul.w	r2, r2, r1
 800da3a:	1a9b      	subs	r3, r3, r2
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	f040 80f1 	bne.w	800dc24 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	699b      	ldr	r3, [r3, #24]
 800da46:	693a      	ldr	r2, [r7, #16]
 800da48:	8992      	ldrh	r2, [r2, #12]
 800da4a:	fbb3 f3f2 	udiv	r3, r3, r2
 800da4e:	693a      	ldr	r2, [r7, #16]
 800da50:	8952      	ldrh	r2, [r2, #10]
 800da52:	3a01      	subs	r2, #1
 800da54:	4013      	ands	r3, r2
 800da56:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800da58:	69bb      	ldr	r3, [r7, #24]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d143      	bne.n	800dae6 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800da5e:	68fb      	ldr	r3, [r7, #12]
 800da60:	699b      	ldr	r3, [r3, #24]
 800da62:	2b00      	cmp	r3, #0
 800da64:	d10c      	bne.n	800da80 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	689b      	ldr	r3, [r3, #8]
 800da6a:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800da6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d11a      	bne.n	800daa8 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	2100      	movs	r1, #0
 800da76:	4618      	mov	r0, r3
 800da78:	f7fe fdef 	bl	800c65a <create_chain>
 800da7c:	62b8      	str	r0, [r7, #40]	; 0x28
 800da7e:	e013      	b.n	800daa8 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da84:	2b00      	cmp	r3, #0
 800da86:	d007      	beq.n	800da98 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	699b      	ldr	r3, [r3, #24]
 800da8c:	4619      	mov	r1, r3
 800da8e:	68f8      	ldr	r0, [r7, #12]
 800da90:	f7fe fe7b 	bl	800c78a <clmt_clust>
 800da94:	62b8      	str	r0, [r7, #40]	; 0x28
 800da96:	e007      	b.n	800daa8 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800da98:	68fa      	ldr	r2, [r7, #12]
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	69db      	ldr	r3, [r3, #28]
 800da9e:	4619      	mov	r1, r3
 800daa0:	4610      	mov	r0, r2
 800daa2:	f7fe fdda 	bl	800c65a <create_chain>
 800daa6:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800daa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800daaa:	2b00      	cmp	r3, #0
 800daac:	f000 8109 	beq.w	800dcc2 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800dab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dab2:	2b01      	cmp	r3, #1
 800dab4:	d104      	bne.n	800dac0 <f_write+0x10c>
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	2202      	movs	r2, #2
 800daba:	755a      	strb	r2, [r3, #21]
 800dabc:	2302      	movs	r3, #2
 800dabe:	e109      	b.n	800dcd4 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800dac0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dac2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dac6:	d104      	bne.n	800dad2 <f_write+0x11e>
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	2201      	movs	r2, #1
 800dacc:	755a      	strb	r2, [r3, #21]
 800dace:	2301      	movs	r3, #1
 800dad0:	e100      	b.n	800dcd4 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dad6:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	689b      	ldr	r3, [r3, #8]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d102      	bne.n	800dae6 <f_write+0x132>
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dae4:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	7d1b      	ldrb	r3, [r3, #20]
 800daea:	b25b      	sxtb	r3, r3
 800daec:	2b00      	cmp	r3, #0
 800daee:	da18      	bge.n	800db22 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800daf0:	693b      	ldr	r3, [r7, #16]
 800daf2:	7858      	ldrb	r0, [r3, #1]
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dafa:	68fb      	ldr	r3, [r7, #12]
 800dafc:	6a1a      	ldr	r2, [r3, #32]
 800dafe:	2301      	movs	r3, #1
 800db00:	f7fd ffb4 	bl	800ba6c <disk_write>
 800db04:	4603      	mov	r3, r0
 800db06:	2b00      	cmp	r3, #0
 800db08:	d004      	beq.n	800db14 <f_write+0x160>
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	2201      	movs	r2, #1
 800db0e:	755a      	strb	r2, [r3, #21]
 800db10:	2301      	movs	r3, #1
 800db12:	e0df      	b.n	800dcd4 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	7d1b      	ldrb	r3, [r3, #20]
 800db18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800db1c:	b2da      	uxtb	r2, r3
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800db22:	693a      	ldr	r2, [r7, #16]
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	69db      	ldr	r3, [r3, #28]
 800db28:	4619      	mov	r1, r3
 800db2a:	4610      	mov	r0, r2
 800db2c:	f7fe fb2a 	bl	800c184 <clust2sect>
 800db30:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800db32:	697b      	ldr	r3, [r7, #20]
 800db34:	2b00      	cmp	r3, #0
 800db36:	d104      	bne.n	800db42 <f_write+0x18e>
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	2202      	movs	r2, #2
 800db3c:	755a      	strb	r2, [r3, #21]
 800db3e:	2302      	movs	r3, #2
 800db40:	e0c8      	b.n	800dcd4 <f_write+0x320>
			sect += csect;
 800db42:	697a      	ldr	r2, [r7, #20]
 800db44:	69bb      	ldr	r3, [r7, #24]
 800db46:	4413      	add	r3, r2
 800db48:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800db4a:	693b      	ldr	r3, [r7, #16]
 800db4c:	899b      	ldrh	r3, [r3, #12]
 800db4e:	461a      	mov	r2, r3
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	fbb3 f3f2 	udiv	r3, r3, r2
 800db56:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800db58:	6a3b      	ldr	r3, [r7, #32]
 800db5a:	2b00      	cmp	r3, #0
 800db5c:	d043      	beq.n	800dbe6 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800db5e:	69ba      	ldr	r2, [r7, #24]
 800db60:	6a3b      	ldr	r3, [r7, #32]
 800db62:	4413      	add	r3, r2
 800db64:	693a      	ldr	r2, [r7, #16]
 800db66:	8952      	ldrh	r2, [r2, #10]
 800db68:	4293      	cmp	r3, r2
 800db6a:	d905      	bls.n	800db78 <f_write+0x1c4>
					cc = fs->csize - csect;
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	895b      	ldrh	r3, [r3, #10]
 800db70:	461a      	mov	r2, r3
 800db72:	69bb      	ldr	r3, [r7, #24]
 800db74:	1ad3      	subs	r3, r2, r3
 800db76:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800db78:	693b      	ldr	r3, [r7, #16]
 800db7a:	7858      	ldrb	r0, [r3, #1]
 800db7c:	6a3b      	ldr	r3, [r7, #32]
 800db7e:	697a      	ldr	r2, [r7, #20]
 800db80:	69f9      	ldr	r1, [r7, #28]
 800db82:	f7fd ff73 	bl	800ba6c <disk_write>
 800db86:	4603      	mov	r3, r0
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d004      	beq.n	800db96 <f_write+0x1e2>
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	2201      	movs	r2, #1
 800db90:	755a      	strb	r2, [r3, #21]
 800db92:	2301      	movs	r3, #1
 800db94:	e09e      	b.n	800dcd4 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	6a1a      	ldr	r2, [r3, #32]
 800db9a:	697b      	ldr	r3, [r7, #20]
 800db9c:	1ad3      	subs	r3, r2, r3
 800db9e:	6a3a      	ldr	r2, [r7, #32]
 800dba0:	429a      	cmp	r2, r3
 800dba2:	d918      	bls.n	800dbd6 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	6a1a      	ldr	r2, [r3, #32]
 800dbae:	697b      	ldr	r3, [r7, #20]
 800dbb0:	1ad3      	subs	r3, r2, r3
 800dbb2:	693a      	ldr	r2, [r7, #16]
 800dbb4:	8992      	ldrh	r2, [r2, #12]
 800dbb6:	fb02 f303 	mul.w	r3, r2, r3
 800dbba:	69fa      	ldr	r2, [r7, #28]
 800dbbc:	18d1      	adds	r1, r2, r3
 800dbbe:	693b      	ldr	r3, [r7, #16]
 800dbc0:	899b      	ldrh	r3, [r3, #12]
 800dbc2:	461a      	mov	r2, r3
 800dbc4:	f7fe f812 	bl	800bbec <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	7d1b      	ldrb	r3, [r3, #20]
 800dbcc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbd0:	b2da      	uxtb	r2, r3
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800dbd6:	693b      	ldr	r3, [r7, #16]
 800dbd8:	899b      	ldrh	r3, [r3, #12]
 800dbda:	461a      	mov	r2, r3
 800dbdc:	6a3b      	ldr	r3, [r7, #32]
 800dbde:	fb02 f303 	mul.w	r3, r2, r3
 800dbe2:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800dbe4:	e04b      	b.n	800dc7e <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	6a1b      	ldr	r3, [r3, #32]
 800dbea:	697a      	ldr	r2, [r7, #20]
 800dbec:	429a      	cmp	r2, r3
 800dbee:	d016      	beq.n	800dc1e <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	699a      	ldr	r2, [r3, #24]
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800dbf8:	429a      	cmp	r2, r3
 800dbfa:	d210      	bcs.n	800dc1e <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800dbfc:	693b      	ldr	r3, [r7, #16]
 800dbfe:	7858      	ldrb	r0, [r3, #1]
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dc06:	2301      	movs	r3, #1
 800dc08:	697a      	ldr	r2, [r7, #20]
 800dc0a:	f7fd ff0f 	bl	800ba2c <disk_read>
 800dc0e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d004      	beq.n	800dc1e <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	2201      	movs	r2, #1
 800dc18:	755a      	strb	r2, [r3, #21]
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	e05a      	b.n	800dcd4 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	697a      	ldr	r2, [r7, #20]
 800dc22:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800dc24:	693b      	ldr	r3, [r7, #16]
 800dc26:	899b      	ldrh	r3, [r3, #12]
 800dc28:	4618      	mov	r0, r3
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	699b      	ldr	r3, [r3, #24]
 800dc2e:	693a      	ldr	r2, [r7, #16]
 800dc30:	8992      	ldrh	r2, [r2, #12]
 800dc32:	fbb3 f1f2 	udiv	r1, r3, r2
 800dc36:	fb02 f201 	mul.w	r2, r2, r1
 800dc3a:	1a9b      	subs	r3, r3, r2
 800dc3c:	1ac3      	subs	r3, r0, r3
 800dc3e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800dc40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	429a      	cmp	r2, r3
 800dc46:	d901      	bls.n	800dc4c <f_write+0x298>
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	699b      	ldr	r3, [r3, #24]
 800dc56:	693a      	ldr	r2, [r7, #16]
 800dc58:	8992      	ldrh	r2, [r2, #12]
 800dc5a:	fbb3 f0f2 	udiv	r0, r3, r2
 800dc5e:	fb02 f200 	mul.w	r2, r2, r0
 800dc62:	1a9b      	subs	r3, r3, r2
 800dc64:	440b      	add	r3, r1
 800dc66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc68:	69f9      	ldr	r1, [r7, #28]
 800dc6a:	4618      	mov	r0, r3
 800dc6c:	f7fd ffbe 	bl	800bbec <mem_cpy>
		fp->flag |= FA_DIRTY;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	7d1b      	ldrb	r3, [r3, #20]
 800dc74:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dc78:	b2da      	uxtb	r2, r3
 800dc7a:	68fb      	ldr	r3, [r7, #12]
 800dc7c:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800dc7e:	69fa      	ldr	r2, [r7, #28]
 800dc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc82:	4413      	add	r3, r2
 800dc84:	61fb      	str	r3, [r7, #28]
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	699a      	ldr	r2, [r3, #24]
 800dc8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc8c:	441a      	add	r2, r3
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	619a      	str	r2, [r3, #24]
 800dc92:	68fb      	ldr	r3, [r7, #12]
 800dc94:	68da      	ldr	r2, [r3, #12]
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	699b      	ldr	r3, [r3, #24]
 800dc9a:	429a      	cmp	r2, r3
 800dc9c:	bf38      	it	cc
 800dc9e:	461a      	movcc	r2, r3
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	60da      	str	r2, [r3, #12]
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	681a      	ldr	r2, [r3, #0]
 800dca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcaa:	441a      	add	r2, r3
 800dcac:	683b      	ldr	r3, [r7, #0]
 800dcae:	601a      	str	r2, [r3, #0]
 800dcb0:	687a      	ldr	r2, [r7, #4]
 800dcb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcb4:	1ad3      	subs	r3, r2, r3
 800dcb6:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800dcb8:	687b      	ldr	r3, [r7, #4]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	f47f aeb5 	bne.w	800da2a <f_write+0x76>
 800dcc0:	e000      	b.n	800dcc4 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800dcc2:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	7d1b      	ldrb	r3, [r3, #20]
 800dcc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dccc:	b2da      	uxtb	r2, r3
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800dcd2:	2300      	movs	r3, #0
}
 800dcd4:	4618      	mov	r0, r3
 800dcd6:	3730      	adds	r7, #48	; 0x30
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	bd80      	pop	{r7, pc}

0800dcdc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b086      	sub	sp, #24
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	f107 0208 	add.w	r2, r7, #8
 800dcea:	4611      	mov	r1, r2
 800dcec:	4618      	mov	r0, r3
 800dcee:	f7ff fc19 	bl	800d524 <validate>
 800dcf2:	4603      	mov	r3, r0
 800dcf4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800dcf6:	7dfb      	ldrb	r3, [r7, #23]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d168      	bne.n	800ddce <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	7d1b      	ldrb	r3, [r3, #20]
 800dd00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d062      	beq.n	800ddce <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	7d1b      	ldrb	r3, [r3, #20]
 800dd0c:	b25b      	sxtb	r3, r3
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	da15      	bge.n	800dd3e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800dd12:	68bb      	ldr	r3, [r7, #8]
 800dd14:	7858      	ldrb	r0, [r3, #1]
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	6a1a      	ldr	r2, [r3, #32]
 800dd20:	2301      	movs	r3, #1
 800dd22:	f7fd fea3 	bl	800ba6c <disk_write>
 800dd26:	4603      	mov	r3, r0
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d001      	beq.n	800dd30 <f_sync+0x54>
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	e04f      	b.n	800ddd0 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800dd30:	687b      	ldr	r3, [r7, #4]
 800dd32:	7d1b      	ldrb	r3, [r3, #20]
 800dd34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dd38:	b2da      	uxtb	r2, r3
 800dd3a:	687b      	ldr	r3, [r7, #4]
 800dd3c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800dd3e:	f7fa ff4d 	bl	8008bdc <get_fattime>
 800dd42:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800dd44:	68ba      	ldr	r2, [r7, #8]
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dd4a:	4619      	mov	r1, r3
 800dd4c:	4610      	mov	r0, r2
 800dd4e:	f7fe f97b 	bl	800c048 <move_window>
 800dd52:	4603      	mov	r3, r0
 800dd54:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800dd56:	7dfb      	ldrb	r3, [r7, #23]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d138      	bne.n	800ddce <f_sync+0xf2>
					dir = fp->dir_ptr;
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dd60:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	330b      	adds	r3, #11
 800dd66:	781a      	ldrb	r2, [r3, #0]
 800dd68:	68fb      	ldr	r3, [r7, #12]
 800dd6a:	330b      	adds	r3, #11
 800dd6c:	f042 0220 	orr.w	r2, r2, #32
 800dd70:	b2d2      	uxtb	r2, r2
 800dd72:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	6818      	ldr	r0, [r3, #0]
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	689b      	ldr	r3, [r3, #8]
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	68f9      	ldr	r1, [r7, #12]
 800dd80:	f7fe ff00 	bl	800cb84 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	f103 021c 	add.w	r2, r3, #28
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	68db      	ldr	r3, [r3, #12]
 800dd8e:	4619      	mov	r1, r3
 800dd90:	4610      	mov	r0, r2
 800dd92:	f7fd feff 	bl	800bb94 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	3316      	adds	r3, #22
 800dd9a:	6939      	ldr	r1, [r7, #16]
 800dd9c:	4618      	mov	r0, r3
 800dd9e:	f7fd fef9 	bl	800bb94 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	3312      	adds	r3, #18
 800dda6:	2100      	movs	r1, #0
 800dda8:	4618      	mov	r0, r3
 800ddaa:	f7fd fed8 	bl	800bb5e <st_word>
					fs->wflag = 1;
 800ddae:	68bb      	ldr	r3, [r7, #8]
 800ddb0:	2201      	movs	r2, #1
 800ddb2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ddb4:	68bb      	ldr	r3, [r7, #8]
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	f7fe f974 	bl	800c0a4 <sync_fs>
 800ddbc:	4603      	mov	r3, r0
 800ddbe:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	7d1b      	ldrb	r3, [r3, #20]
 800ddc4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ddc8:	b2da      	uxtb	r2, r3
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800ddce:	7dfb      	ldrb	r3, [r7, #23]
}
 800ddd0:	4618      	mov	r0, r3
 800ddd2:	3718      	adds	r7, #24
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bd80      	pop	{r7, pc}

0800ddd8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800ddd8:	b580      	push	{r7, lr}
 800ddda:	b084      	sub	sp, #16
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800dde0:	6878      	ldr	r0, [r7, #4]
 800dde2:	f7ff ff7b 	bl	800dcdc <f_sync>
 800dde6:	4603      	mov	r3, r0
 800dde8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800ddea:	7bfb      	ldrb	r3, [r7, #15]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d118      	bne.n	800de22 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	f107 0208 	add.w	r2, r7, #8
 800ddf6:	4611      	mov	r1, r2
 800ddf8:	4618      	mov	r0, r3
 800ddfa:	f7ff fb93 	bl	800d524 <validate>
 800ddfe:	4603      	mov	r3, r0
 800de00:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800de02:	7bfb      	ldrb	r3, [r7, #15]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d10c      	bne.n	800de22 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	691b      	ldr	r3, [r3, #16]
 800de0c:	4618      	mov	r0, r3
 800de0e:	f7fe f877 	bl	800bf00 <dec_lock>
 800de12:	4603      	mov	r3, r0
 800de14:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800de16:	7bfb      	ldrb	r3, [r7, #15]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d102      	bne.n	800de22 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	2200      	movs	r2, #0
 800de20:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800de22:	7bfb      	ldrb	r3, [r7, #15]
}
 800de24:	4618      	mov	r0, r3
 800de26:	3710      	adds	r7, #16
 800de28:	46bd      	mov	sp, r7
 800de2a:	bd80      	pop	{r7, pc}

0800de2c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800de2c:	b480      	push	{r7}
 800de2e:	b087      	sub	sp, #28
 800de30:	af00      	add	r7, sp, #0
 800de32:	60f8      	str	r0, [r7, #12]
 800de34:	60b9      	str	r1, [r7, #8]
 800de36:	4613      	mov	r3, r2
 800de38:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800de3a:	2301      	movs	r3, #1
 800de3c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800de3e:	2300      	movs	r3, #0
 800de40:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800de42:	4b1f      	ldr	r3, [pc, #124]	; (800dec0 <FATFS_LinkDriverEx+0x94>)
 800de44:	7a5b      	ldrb	r3, [r3, #9]
 800de46:	b2db      	uxtb	r3, r3
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d131      	bne.n	800deb0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800de4c:	4b1c      	ldr	r3, [pc, #112]	; (800dec0 <FATFS_LinkDriverEx+0x94>)
 800de4e:	7a5b      	ldrb	r3, [r3, #9]
 800de50:	b2db      	uxtb	r3, r3
 800de52:	461a      	mov	r2, r3
 800de54:	4b1a      	ldr	r3, [pc, #104]	; (800dec0 <FATFS_LinkDriverEx+0x94>)
 800de56:	2100      	movs	r1, #0
 800de58:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800de5a:	4b19      	ldr	r3, [pc, #100]	; (800dec0 <FATFS_LinkDriverEx+0x94>)
 800de5c:	7a5b      	ldrb	r3, [r3, #9]
 800de5e:	b2db      	uxtb	r3, r3
 800de60:	4a17      	ldr	r2, [pc, #92]	; (800dec0 <FATFS_LinkDriverEx+0x94>)
 800de62:	009b      	lsls	r3, r3, #2
 800de64:	4413      	add	r3, r2
 800de66:	68fa      	ldr	r2, [r7, #12]
 800de68:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800de6a:	4b15      	ldr	r3, [pc, #84]	; (800dec0 <FATFS_LinkDriverEx+0x94>)
 800de6c:	7a5b      	ldrb	r3, [r3, #9]
 800de6e:	b2db      	uxtb	r3, r3
 800de70:	461a      	mov	r2, r3
 800de72:	4b13      	ldr	r3, [pc, #76]	; (800dec0 <FATFS_LinkDriverEx+0x94>)
 800de74:	4413      	add	r3, r2
 800de76:	79fa      	ldrb	r2, [r7, #7]
 800de78:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800de7a:	4b11      	ldr	r3, [pc, #68]	; (800dec0 <FATFS_LinkDriverEx+0x94>)
 800de7c:	7a5b      	ldrb	r3, [r3, #9]
 800de7e:	b2db      	uxtb	r3, r3
 800de80:	1c5a      	adds	r2, r3, #1
 800de82:	b2d1      	uxtb	r1, r2
 800de84:	4a0e      	ldr	r2, [pc, #56]	; (800dec0 <FATFS_LinkDriverEx+0x94>)
 800de86:	7251      	strb	r1, [r2, #9]
 800de88:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800de8a:	7dbb      	ldrb	r3, [r7, #22]
 800de8c:	3330      	adds	r3, #48	; 0x30
 800de8e:	b2da      	uxtb	r2, r3
 800de90:	68bb      	ldr	r3, [r7, #8]
 800de92:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800de94:	68bb      	ldr	r3, [r7, #8]
 800de96:	3301      	adds	r3, #1
 800de98:	223a      	movs	r2, #58	; 0x3a
 800de9a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800de9c:	68bb      	ldr	r3, [r7, #8]
 800de9e:	3302      	adds	r3, #2
 800dea0:	222f      	movs	r2, #47	; 0x2f
 800dea2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800dea4:	68bb      	ldr	r3, [r7, #8]
 800dea6:	3303      	adds	r3, #3
 800dea8:	2200      	movs	r2, #0
 800deaa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800deac:	2300      	movs	r3, #0
 800deae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800deb0:	7dfb      	ldrb	r3, [r7, #23]
}
 800deb2:	4618      	mov	r0, r3
 800deb4:	371c      	adds	r7, #28
 800deb6:	46bd      	mov	sp, r7
 800deb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800debc:	4770      	bx	lr
 800debe:	bf00      	nop
 800dec0:	24000218 	.word	0x24000218

0800dec4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b082      	sub	sp, #8
 800dec8:	af00      	add	r7, sp, #0
 800deca:	6078      	str	r0, [r7, #4]
 800decc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800dece:	2200      	movs	r2, #0
 800ded0:	6839      	ldr	r1, [r7, #0]
 800ded2:	6878      	ldr	r0, [r7, #4]
 800ded4:	f7ff ffaa 	bl	800de2c <FATFS_LinkDriverEx>
 800ded8:	4603      	mov	r3, r0
}
 800deda:	4618      	mov	r0, r3
 800dedc:	3708      	adds	r7, #8
 800dede:	46bd      	mov	sp, r7
 800dee0:	bd80      	pop	{r7, pc}
	...

0800dee4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800dee4:	b580      	push	{r7, lr}
 800dee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800dee8:	2200      	movs	r2, #0
 800deea:	4913      	ldr	r1, [pc, #76]	; (800df38 <MX_USB_DEVICE_Init+0x54>)
 800deec:	4813      	ldr	r0, [pc, #76]	; (800df3c <MX_USB_DEVICE_Init+0x58>)
 800deee:	f7fc fc76 	bl	800a7de <USBD_Init>
 800def2:	4603      	mov	r3, r0
 800def4:	2b00      	cmp	r3, #0
 800def6:	d001      	beq.n	800defc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800def8:	f7f2 fbb6 	bl	8000668 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800defc:	4910      	ldr	r1, [pc, #64]	; (800df40 <MX_USB_DEVICE_Init+0x5c>)
 800defe:	480f      	ldr	r0, [pc, #60]	; (800df3c <MX_USB_DEVICE_Init+0x58>)
 800df00:	f7fc fca3 	bl	800a84a <USBD_RegisterClass>
 800df04:	4603      	mov	r3, r0
 800df06:	2b00      	cmp	r3, #0
 800df08:	d001      	beq.n	800df0e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800df0a:	f7f2 fbad 	bl	8000668 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 800df0e:	490d      	ldr	r1, [pc, #52]	; (800df44 <MX_USB_DEVICE_Init+0x60>)
 800df10:	480a      	ldr	r0, [pc, #40]	; (800df3c <MX_USB_DEVICE_Init+0x58>)
 800df12:	f7fb f99f 	bl	8009254 <USBD_MSC_RegisterStorage>
 800df16:	4603      	mov	r3, r0
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d001      	beq.n	800df20 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800df1c:	f7f2 fba4 	bl	8000668 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800df20:	4806      	ldr	r0, [pc, #24]	; (800df3c <MX_USB_DEVICE_Init+0x58>)
 800df22:	f7fc fcb3 	bl	800a88c <USBD_Start>
 800df26:	4603      	mov	r3, r0
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d001      	beq.n	800df30 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800df2c:	f7f2 fb9c 	bl	8000668 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800df30:	f7f4 fb42 	bl	80025b8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800df34:	bf00      	nop
 800df36:	bd80      	pop	{r7, pc}
 800df38:	240000f8 	.word	0x240000f8
 800df3c:	24004384 	.word	0x24004384
 800df40:	24000010 	.word	0x24000010
 800df44:	24000148 	.word	0x24000148

0800df48 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df48:	b480      	push	{r7}
 800df4a:	b083      	sub	sp, #12
 800df4c:	af00      	add	r7, sp, #0
 800df4e:	4603      	mov	r3, r0
 800df50:	6039      	str	r1, [r7, #0]
 800df52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	2212      	movs	r2, #18
 800df58:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800df5a:	4b03      	ldr	r3, [pc, #12]	; (800df68 <USBD_FS_DeviceDescriptor+0x20>)
}
 800df5c:	4618      	mov	r0, r3
 800df5e:	370c      	adds	r7, #12
 800df60:	46bd      	mov	sp, r7
 800df62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df66:	4770      	bx	lr
 800df68:	24000114 	.word	0x24000114

0800df6c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df6c:	b480      	push	{r7}
 800df6e:	b083      	sub	sp, #12
 800df70:	af00      	add	r7, sp, #0
 800df72:	4603      	mov	r3, r0
 800df74:	6039      	str	r1, [r7, #0]
 800df76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	2204      	movs	r2, #4
 800df7c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800df7e:	4b03      	ldr	r3, [pc, #12]	; (800df8c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800df80:	4618      	mov	r0, r3
 800df82:	370c      	adds	r7, #12
 800df84:	46bd      	mov	sp, r7
 800df86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8a:	4770      	bx	lr
 800df8c:	24000128 	.word	0x24000128

0800df90 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800df90:	b580      	push	{r7, lr}
 800df92:	b082      	sub	sp, #8
 800df94:	af00      	add	r7, sp, #0
 800df96:	4603      	mov	r3, r0
 800df98:	6039      	str	r1, [r7, #0]
 800df9a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800df9c:	79fb      	ldrb	r3, [r7, #7]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d105      	bne.n	800dfae <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dfa2:	683a      	ldr	r2, [r7, #0]
 800dfa4:	4907      	ldr	r1, [pc, #28]	; (800dfc4 <USBD_FS_ProductStrDescriptor+0x34>)
 800dfa6:	4808      	ldr	r0, [pc, #32]	; (800dfc8 <USBD_FS_ProductStrDescriptor+0x38>)
 800dfa8:	f7fd fc3d 	bl	800b826 <USBD_GetString>
 800dfac:	e004      	b.n	800dfb8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800dfae:	683a      	ldr	r2, [r7, #0]
 800dfb0:	4904      	ldr	r1, [pc, #16]	; (800dfc4 <USBD_FS_ProductStrDescriptor+0x34>)
 800dfb2:	4805      	ldr	r0, [pc, #20]	; (800dfc8 <USBD_FS_ProductStrDescriptor+0x38>)
 800dfb4:	f7fd fc37 	bl	800b826 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dfb8:	4b02      	ldr	r3, [pc, #8]	; (800dfc4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	3708      	adds	r7, #8
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd80      	pop	{r7, pc}
 800dfc2:	bf00      	nop
 800dfc4:	24004654 	.word	0x24004654
 800dfc8:	0800eb50 	.word	0x0800eb50

0800dfcc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dfcc:	b580      	push	{r7, lr}
 800dfce:	b082      	sub	sp, #8
 800dfd0:	af00      	add	r7, sp, #0
 800dfd2:	4603      	mov	r3, r0
 800dfd4:	6039      	str	r1, [r7, #0]
 800dfd6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dfd8:	683a      	ldr	r2, [r7, #0]
 800dfda:	4904      	ldr	r1, [pc, #16]	; (800dfec <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dfdc:	4804      	ldr	r0, [pc, #16]	; (800dff0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800dfde:	f7fd fc22 	bl	800b826 <USBD_GetString>
  return USBD_StrDesc;
 800dfe2:	4b02      	ldr	r3, [pc, #8]	; (800dfec <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	3708      	adds	r7, #8
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}
 800dfec:	24004654 	.word	0x24004654
 800dff0:	0800eb64 	.word	0x0800eb64

0800dff4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b082      	sub	sp, #8
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	4603      	mov	r3, r0
 800dffc:	6039      	str	r1, [r7, #0]
 800dffe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	221a      	movs	r2, #26
 800e004:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e006:	f000 f843 	bl	800e090 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e00a:	4b02      	ldr	r3, [pc, #8]	; (800e014 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e00c:	4618      	mov	r0, r3
 800e00e:	3708      	adds	r7, #8
 800e010:	46bd      	mov	sp, r7
 800e012:	bd80      	pop	{r7, pc}
 800e014:	2400012c 	.word	0x2400012c

0800e018 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b082      	sub	sp, #8
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	4603      	mov	r3, r0
 800e020:	6039      	str	r1, [r7, #0]
 800e022:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e024:	79fb      	ldrb	r3, [r7, #7]
 800e026:	2b00      	cmp	r3, #0
 800e028:	d105      	bne.n	800e036 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e02a:	683a      	ldr	r2, [r7, #0]
 800e02c:	4907      	ldr	r1, [pc, #28]	; (800e04c <USBD_FS_ConfigStrDescriptor+0x34>)
 800e02e:	4808      	ldr	r0, [pc, #32]	; (800e050 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e030:	f7fd fbf9 	bl	800b826 <USBD_GetString>
 800e034:	e004      	b.n	800e040 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e036:	683a      	ldr	r2, [r7, #0]
 800e038:	4904      	ldr	r1, [pc, #16]	; (800e04c <USBD_FS_ConfigStrDescriptor+0x34>)
 800e03a:	4805      	ldr	r0, [pc, #20]	; (800e050 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e03c:	f7fd fbf3 	bl	800b826 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e040:	4b02      	ldr	r3, [pc, #8]	; (800e04c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e042:	4618      	mov	r0, r3
 800e044:	3708      	adds	r7, #8
 800e046:	46bd      	mov	sp, r7
 800e048:	bd80      	pop	{r7, pc}
 800e04a:	bf00      	nop
 800e04c:	24004654 	.word	0x24004654
 800e050:	0800eb78 	.word	0x0800eb78

0800e054 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e054:	b580      	push	{r7, lr}
 800e056:	b082      	sub	sp, #8
 800e058:	af00      	add	r7, sp, #0
 800e05a:	4603      	mov	r3, r0
 800e05c:	6039      	str	r1, [r7, #0]
 800e05e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e060:	79fb      	ldrb	r3, [r7, #7]
 800e062:	2b00      	cmp	r3, #0
 800e064:	d105      	bne.n	800e072 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e066:	683a      	ldr	r2, [r7, #0]
 800e068:	4907      	ldr	r1, [pc, #28]	; (800e088 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e06a:	4808      	ldr	r0, [pc, #32]	; (800e08c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e06c:	f7fd fbdb 	bl	800b826 <USBD_GetString>
 800e070:	e004      	b.n	800e07c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e072:	683a      	ldr	r2, [r7, #0]
 800e074:	4904      	ldr	r1, [pc, #16]	; (800e088 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e076:	4805      	ldr	r0, [pc, #20]	; (800e08c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e078:	f7fd fbd5 	bl	800b826 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e07c:	4b02      	ldr	r3, [pc, #8]	; (800e088 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e07e:	4618      	mov	r0, r3
 800e080:	3708      	adds	r7, #8
 800e082:	46bd      	mov	sp, r7
 800e084:	bd80      	pop	{r7, pc}
 800e086:	bf00      	nop
 800e088:	24004654 	.word	0x24004654
 800e08c:	0800eb84 	.word	0x0800eb84

0800e090 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b084      	sub	sp, #16
 800e094:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e096:	4b0f      	ldr	r3, [pc, #60]	; (800e0d4 <Get_SerialNum+0x44>)
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e09c:	4b0e      	ldr	r3, [pc, #56]	; (800e0d8 <Get_SerialNum+0x48>)
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e0a2:	4b0e      	ldr	r3, [pc, #56]	; (800e0dc <Get_SerialNum+0x4c>)
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e0a8:	68fa      	ldr	r2, [r7, #12]
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	4413      	add	r3, r2
 800e0ae:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e0b0:	68fb      	ldr	r3, [r7, #12]
 800e0b2:	2b00      	cmp	r3, #0
 800e0b4:	d009      	beq.n	800e0ca <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e0b6:	2208      	movs	r2, #8
 800e0b8:	4909      	ldr	r1, [pc, #36]	; (800e0e0 <Get_SerialNum+0x50>)
 800e0ba:	68f8      	ldr	r0, [r7, #12]
 800e0bc:	f000 f814 	bl	800e0e8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e0c0:	2204      	movs	r2, #4
 800e0c2:	4908      	ldr	r1, [pc, #32]	; (800e0e4 <Get_SerialNum+0x54>)
 800e0c4:	68b8      	ldr	r0, [r7, #8]
 800e0c6:	f000 f80f 	bl	800e0e8 <IntToUnicode>
  }
}
 800e0ca:	bf00      	nop
 800e0cc:	3710      	adds	r7, #16
 800e0ce:	46bd      	mov	sp, r7
 800e0d0:	bd80      	pop	{r7, pc}
 800e0d2:	bf00      	nop
 800e0d4:	1ff1e800 	.word	0x1ff1e800
 800e0d8:	1ff1e804 	.word	0x1ff1e804
 800e0dc:	1ff1e808 	.word	0x1ff1e808
 800e0e0:	2400012e 	.word	0x2400012e
 800e0e4:	2400013e 	.word	0x2400013e

0800e0e8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e0e8:	b480      	push	{r7}
 800e0ea:	b087      	sub	sp, #28
 800e0ec:	af00      	add	r7, sp, #0
 800e0ee:	60f8      	str	r0, [r7, #12]
 800e0f0:	60b9      	str	r1, [r7, #8]
 800e0f2:	4613      	mov	r3, r2
 800e0f4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e0fa:	2300      	movs	r3, #0
 800e0fc:	75fb      	strb	r3, [r7, #23]
 800e0fe:	e027      	b.n	800e150 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e100:	68fb      	ldr	r3, [r7, #12]
 800e102:	0f1b      	lsrs	r3, r3, #28
 800e104:	2b09      	cmp	r3, #9
 800e106:	d80b      	bhi.n	800e120 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e108:	68fb      	ldr	r3, [r7, #12]
 800e10a:	0f1b      	lsrs	r3, r3, #28
 800e10c:	b2da      	uxtb	r2, r3
 800e10e:	7dfb      	ldrb	r3, [r7, #23]
 800e110:	005b      	lsls	r3, r3, #1
 800e112:	4619      	mov	r1, r3
 800e114:	68bb      	ldr	r3, [r7, #8]
 800e116:	440b      	add	r3, r1
 800e118:	3230      	adds	r2, #48	; 0x30
 800e11a:	b2d2      	uxtb	r2, r2
 800e11c:	701a      	strb	r2, [r3, #0]
 800e11e:	e00a      	b.n	800e136 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e120:	68fb      	ldr	r3, [r7, #12]
 800e122:	0f1b      	lsrs	r3, r3, #28
 800e124:	b2da      	uxtb	r2, r3
 800e126:	7dfb      	ldrb	r3, [r7, #23]
 800e128:	005b      	lsls	r3, r3, #1
 800e12a:	4619      	mov	r1, r3
 800e12c:	68bb      	ldr	r3, [r7, #8]
 800e12e:	440b      	add	r3, r1
 800e130:	3237      	adds	r2, #55	; 0x37
 800e132:	b2d2      	uxtb	r2, r2
 800e134:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e136:	68fb      	ldr	r3, [r7, #12]
 800e138:	011b      	lsls	r3, r3, #4
 800e13a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e13c:	7dfb      	ldrb	r3, [r7, #23]
 800e13e:	005b      	lsls	r3, r3, #1
 800e140:	3301      	adds	r3, #1
 800e142:	68ba      	ldr	r2, [r7, #8]
 800e144:	4413      	add	r3, r2
 800e146:	2200      	movs	r2, #0
 800e148:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e14a:	7dfb      	ldrb	r3, [r7, #23]
 800e14c:	3301      	adds	r3, #1
 800e14e:	75fb      	strb	r3, [r7, #23]
 800e150:	7dfa      	ldrb	r2, [r7, #23]
 800e152:	79fb      	ldrb	r3, [r7, #7]
 800e154:	429a      	cmp	r2, r3
 800e156:	d3d3      	bcc.n	800e100 <IntToUnicode+0x18>
  }
}
 800e158:	bf00      	nop
 800e15a:	371c      	adds	r7, #28
 800e15c:	46bd      	mov	sp, r7
 800e15e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e162:	4770      	bx	lr

0800e164 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800e164:	b480      	push	{r7}
 800e166:	b083      	sub	sp, #12
 800e168:	af00      	add	r7, sp, #0
 800e16a:	4603      	mov	r3, r0
 800e16c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 800e16e:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800e170:	4618      	mov	r0, r3
 800e172:	370c      	adds	r7, #12
 800e174:	46bd      	mov	sp, r7
 800e176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17a:	4770      	bx	lr

0800e17c <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b08e      	sub	sp, #56	; 0x38
 800e180:	af00      	add	r7, sp, #0
 800e182:	4603      	mov	r3, r0
 800e184:	60b9      	str	r1, [r7, #8]
 800e186:	607a      	str	r2, [r7, #4]
 800e188:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  HAL_SD_CardInfoTypeDef info;
  int8_t ret = -1;
 800e18a:	23ff      	movs	r3, #255	; 0xff
 800e18c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

  HAL_SD_GetCardInfo(&hsd1, &info);
 800e190:	f107 0310 	add.w	r3, r7, #16
 800e194:	4619      	mov	r1, r3
 800e196:	480a      	ldr	r0, [pc, #40]	; (800e1c0 <STORAGE_GetCapacity_FS+0x44>)
 800e198:	f7f7 feec 	bl	8005f74 <HAL_SD_GetCardInfo>

  *block_num =  info.LogBlockNbr  - 1;
 800e19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e19e:	1e5a      	subs	r2, r3, #1
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	601a      	str	r2, [r3, #0]
  *block_size = info.LogBlockSize;
 800e1a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1a6:	b29a      	uxth	r2, r3
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	801a      	strh	r2, [r3, #0]
  ret = 0;
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  return ret;
 800e1b2:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  /* USER CODE END 3 */
}
 800e1b6:	4618      	mov	r0, r3
 800e1b8:	3738      	adds	r7, #56	; 0x38
 800e1ba:	46bd      	mov	sp, r7
 800e1bc:	bd80      	pop	{r7, pc}
 800e1be:	bf00      	nop
 800e1c0:	2400125c 	.word	0x2400125c

0800e1c4 <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800e1c4:	b480      	push	{r7}
 800e1c6:	b083      	sub	sp, #12
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	4603      	mov	r3, r0
 800e1cc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
		return (USBD_OK);
 800e1ce:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	370c      	adds	r7, #12
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1da:	4770      	bx	lr

0800e1dc <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800e1dc:	b480      	push	{r7}
 800e1de:	b083      	sub	sp, #12
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	4603      	mov	r3, r0
 800e1e4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800e1e6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	370c      	adds	r7, #12
 800e1ec:	46bd      	mov	sp, r7
 800e1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f2:	4770      	bx	lr

0800e1f4 <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b088      	sub	sp, #32
 800e1f8:	af02      	add	r7, sp, #8
 800e1fa:	60b9      	str	r1, [r7, #8]
 800e1fc:	607a      	str	r2, [r7, #4]
 800e1fe:	461a      	mov	r2, r3
 800e200:	4603      	mov	r3, r0
 800e202:	73fb      	strb	r3, [r7, #15]
 800e204:	4613      	mov	r3, r2
 800e206:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
  
//  memcpy(buf, &buffer[blk_addr*STORAGE_BLK_SIZ], blk_len*STORAGE_BLK_SIZ);
  
  
   int8_t ret = -1;
 800e208:	23ff      	movs	r3, #255	; 0xff
 800e20a:	75fb      	strb	r3, [r7, #23]

  HAL_SD_ReadBlocks(&hsd1, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 800e20c:	89ba      	ldrh	r2, [r7, #12]
 800e20e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e212:	9300      	str	r3, [sp, #0]
 800e214:	4613      	mov	r3, r2
 800e216:	687a      	ldr	r2, [r7, #4]
 800e218:	68b9      	ldr	r1, [r7, #8]
 800e21a:	4809      	ldr	r0, [pc, #36]	; (800e240 <STORAGE_Read_FS+0x4c>)
 800e21c:	f7f7 f92c 	bl	8005478 <HAL_SD_ReadBlocks>

  /* Wait until SD card is ready to use for new operation */
  while (HAL_SD_GetCardState(&hsd1) != HAL_SD_CARD_TRANSFER){}
 800e220:	bf00      	nop
 800e222:	4807      	ldr	r0, [pc, #28]	; (800e240 <STORAGE_Read_FS+0x4c>)
 800e224:	f7f7 ff7c 	bl	8006120 <HAL_SD_GetCardState>
 800e228:	4603      	mov	r3, r0
 800e22a:	2b04      	cmp	r3, #4
 800e22c:	d1f9      	bne.n	800e222 <STORAGE_Read_FS+0x2e>
  ret = 0;
 800e22e:	2300      	movs	r3, #0
 800e230:	75fb      	strb	r3, [r7, #23]
  return ret;
 800e232:	f997 3017 	ldrsb.w	r3, [r7, #23]
  /* USER CODE END 6 */
}
 800e236:	4618      	mov	r0, r3
 800e238:	3718      	adds	r7, #24
 800e23a:	46bd      	mov	sp, r7
 800e23c:	bd80      	pop	{r7, pc}
 800e23e:	bf00      	nop
 800e240:	2400125c 	.word	0x2400125c

0800e244 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800e244:	b580      	push	{r7, lr}
 800e246:	b088      	sub	sp, #32
 800e248:	af02      	add	r7, sp, #8
 800e24a:	60b9      	str	r1, [r7, #8]
 800e24c:	607a      	str	r2, [r7, #4]
 800e24e:	461a      	mov	r2, r3
 800e250:	4603      	mov	r3, r0
 800e252:	73fb      	strb	r3, [r7, #15]
 800e254:	4613      	mov	r3, r2
 800e256:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */

//  memcpy(&buffer[blk_addr*STORAGE_BLK_SIZ], buf, blk_len*STORAGE_BLK_SIZ);
  
  int8_t ret = -1;
 800e258:	23ff      	movs	r3, #255	; 0xff
 800e25a:	75fb      	strb	r3, [r7, #23]

   HAL_SD_WriteBlocks(&hsd1, buf, blk_addr, blk_len, HAL_MAX_DELAY);
 800e25c:	89ba      	ldrh	r2, [r7, #12]
 800e25e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e262:	9300      	str	r3, [sp, #0]
 800e264:	4613      	mov	r3, r2
 800e266:	687a      	ldr	r2, [r7, #4]
 800e268:	68b9      	ldr	r1, [r7, #8]
 800e26a:	4809      	ldr	r0, [pc, #36]	; (800e290 <STORAGE_Write_FS+0x4c>)
 800e26c:	f7f7 fa8e 	bl	800578c <HAL_SD_WriteBlocks>


  /* Wait until SD card is ready to use for new operation */
  while (HAL_SD_GetCardState(&hsd1) != HAL_SD_CARD_TRANSFER){}
 800e270:	bf00      	nop
 800e272:	4807      	ldr	r0, [pc, #28]	; (800e290 <STORAGE_Write_FS+0x4c>)
 800e274:	f7f7 ff54 	bl	8006120 <HAL_SD_GetCardState>
 800e278:	4603      	mov	r3, r0
 800e27a:	2b04      	cmp	r3, #4
 800e27c:	d1f9      	bne.n	800e272 <STORAGE_Write_FS+0x2e>
  ret = 0;
 800e27e:	2300      	movs	r3, #0
 800e280:	75fb      	strb	r3, [r7, #23]
  return ret;
 800e282:	f997 3017 	ldrsb.w	r3, [r7, #23]
  /* USER CODE END 7 */
}
 800e286:	4618      	mov	r0, r3
 800e288:	3718      	adds	r7, #24
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}
 800e28e:	bf00      	nop
 800e290:	2400125c 	.word	0x2400125c

0800e294 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800e294:	b480      	push	{r7}
 800e296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800e298:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800e29a:	4618      	mov	r0, r3
 800e29c:	46bd      	mov	sp, r7
 800e29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a2:	4770      	bx	lr

0800e2a4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b08a      	sub	sp, #40	; 0x28
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e2ac:	f107 0314 	add.w	r3, r7, #20
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	601a      	str	r2, [r3, #0]
 800e2b4:	605a      	str	r2, [r3, #4]
 800e2b6:	609a      	str	r2, [r3, #8]
 800e2b8:	60da      	str	r2, [r3, #12]
 800e2ba:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	4a1e      	ldr	r2, [pc, #120]	; (800e33c <HAL_PCD_MspInit+0x98>)
 800e2c2:	4293      	cmp	r3, r2
 800e2c4:	d136      	bne.n	800e334 <HAL_PCD_MspInit+0x90>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e2c6:	4b1e      	ldr	r3, [pc, #120]	; (800e340 <HAL_PCD_MspInit+0x9c>)
 800e2c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e2cc:	4a1c      	ldr	r2, [pc, #112]	; (800e340 <HAL_PCD_MspInit+0x9c>)
 800e2ce:	f043 0301 	orr.w	r3, r3, #1
 800e2d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800e2d6:	4b1a      	ldr	r3, [pc, #104]	; (800e340 <HAL_PCD_MspInit+0x9c>)
 800e2d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800e2dc:	f003 0301 	and.w	r3, r3, #1
 800e2e0:	613b      	str	r3, [r7, #16]
 800e2e2:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e2e4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800e2e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e2ea:	2302      	movs	r3, #2
 800e2ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2ee:	2300      	movs	r3, #0
 800e2f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800e2f6:	230a      	movs	r3, #10
 800e2f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e2fa:	f107 0314 	add.w	r3, r7, #20
 800e2fe:	4619      	mov	r1, r3
 800e300:	4810      	ldr	r0, [pc, #64]	; (800e344 <HAL_PCD_MspInit+0xa0>)
 800e302:	f7f2 fd33 	bl	8000d6c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e306:	4b0e      	ldr	r3, [pc, #56]	; (800e340 <HAL_PCD_MspInit+0x9c>)
 800e308:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800e30c:	4a0c      	ldr	r2, [pc, #48]	; (800e340 <HAL_PCD_MspInit+0x9c>)
 800e30e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e312:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800e316:	4b0a      	ldr	r3, [pc, #40]	; (800e340 <HAL_PCD_MspInit+0x9c>)
 800e318:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800e31c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e320:	60fb      	str	r3, [r7, #12]
 800e322:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e324:	2200      	movs	r2, #0
 800e326:	2100      	movs	r1, #0
 800e328:	2065      	movs	r0, #101	; 0x65
 800e32a:	f7f2 fcea 	bl	8000d02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e32e:	2065      	movs	r0, #101	; 0x65
 800e330:	f7f2 fd01 	bl	8000d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e334:	bf00      	nop
 800e336:	3728      	adds	r7, #40	; 0x28
 800e338:	46bd      	mov	sp, r7
 800e33a:	bd80      	pop	{r7, pc}
 800e33c:	40080000 	.word	0x40080000
 800e340:	58024400 	.word	0x58024400
 800e344:	58020000 	.word	0x58020000

0800e348 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e348:	b580      	push	{r7, lr}
 800e34a:	b082      	sub	sp, #8
 800e34c:	af00      	add	r7, sp, #0
 800e34e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800e35c:	4619      	mov	r1, r3
 800e35e:	4610      	mov	r0, r2
 800e360:	f7fc fadf 	bl	800a922 <USBD_LL_SetupStage>
}
 800e364:	bf00      	nop
 800e366:	3708      	adds	r7, #8
 800e368:	46bd      	mov	sp, r7
 800e36a:	bd80      	pop	{r7, pc}

0800e36c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b082      	sub	sp, #8
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
 800e374:	460b      	mov	r3, r1
 800e376:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e37e:	78fa      	ldrb	r2, [r7, #3]
 800e380:	6879      	ldr	r1, [r7, #4]
 800e382:	4613      	mov	r3, r2
 800e384:	00db      	lsls	r3, r3, #3
 800e386:	1a9b      	subs	r3, r3, r2
 800e388:	009b      	lsls	r3, r3, #2
 800e38a:	440b      	add	r3, r1
 800e38c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800e390:	681a      	ldr	r2, [r3, #0]
 800e392:	78fb      	ldrb	r3, [r7, #3]
 800e394:	4619      	mov	r1, r3
 800e396:	f7fc fb17 	bl	800a9c8 <USBD_LL_DataOutStage>
}
 800e39a:	bf00      	nop
 800e39c:	3708      	adds	r7, #8
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	bd80      	pop	{r7, pc}

0800e3a2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3a2:	b580      	push	{r7, lr}
 800e3a4:	b082      	sub	sp, #8
 800e3a6:	af00      	add	r7, sp, #0
 800e3a8:	6078      	str	r0, [r7, #4]
 800e3aa:	460b      	mov	r3, r1
 800e3ac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800e3b4:	78fa      	ldrb	r2, [r7, #3]
 800e3b6:	6879      	ldr	r1, [r7, #4]
 800e3b8:	4613      	mov	r3, r2
 800e3ba:	00db      	lsls	r3, r3, #3
 800e3bc:	1a9b      	subs	r3, r3, r2
 800e3be:	009b      	lsls	r3, r3, #2
 800e3c0:	440b      	add	r3, r1
 800e3c2:	3348      	adds	r3, #72	; 0x48
 800e3c4:	681a      	ldr	r2, [r3, #0]
 800e3c6:	78fb      	ldrb	r3, [r7, #3]
 800e3c8:	4619      	mov	r1, r3
 800e3ca:	f7fc fb60 	bl	800aa8e <USBD_LL_DataInStage>
}
 800e3ce:	bf00      	nop
 800e3d0:	3708      	adds	r7, #8
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	bd80      	pop	{r7, pc}

0800e3d6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3d6:	b580      	push	{r7, lr}
 800e3d8:	b082      	sub	sp, #8
 800e3da:	af00      	add	r7, sp, #0
 800e3dc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e3de:	687b      	ldr	r3, [r7, #4]
 800e3e0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	f7fc fc64 	bl	800acb2 <USBD_LL_SOF>
}
 800e3ea:	bf00      	nop
 800e3ec:	3708      	adds	r7, #8
 800e3ee:	46bd      	mov	sp, r7
 800e3f0:	bd80      	pop	{r7, pc}

0800e3f2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3f2:	b580      	push	{r7, lr}
 800e3f4:	b084      	sub	sp, #16
 800e3f6:	af00      	add	r7, sp, #0
 800e3f8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e3fa:	2301      	movs	r3, #1
 800e3fc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	68db      	ldr	r3, [r3, #12]
 800e402:	2b00      	cmp	r3, #0
 800e404:	d102      	bne.n	800e40c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e406:	2300      	movs	r3, #0
 800e408:	73fb      	strb	r3, [r7, #15]
 800e40a:	e008      	b.n	800e41e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	68db      	ldr	r3, [r3, #12]
 800e410:	2b02      	cmp	r3, #2
 800e412:	d102      	bne.n	800e41a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e414:	2301      	movs	r3, #1
 800e416:	73fb      	strb	r3, [r7, #15]
 800e418:	e001      	b.n	800e41e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e41a:	f7f2 f925 	bl	8000668 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e424:	7bfa      	ldrb	r2, [r7, #15]
 800e426:	4611      	mov	r1, r2
 800e428:	4618      	mov	r0, r3
 800e42a:	f7fc fc07 	bl	800ac3c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e434:	4618      	mov	r0, r3
 800e436:	f7fc fbc0 	bl	800abba <USBD_LL_Reset>
}
 800e43a:	bf00      	nop
 800e43c:	3710      	adds	r7, #16
 800e43e:	46bd      	mov	sp, r7
 800e440:	bd80      	pop	{r7, pc}
	...

0800e444 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e444:	b580      	push	{r7, lr}
 800e446:	b082      	sub	sp, #8
 800e448:	af00      	add	r7, sp, #0
 800e44a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e452:	4618      	mov	r0, r3
 800e454:	f7fc fc02 	bl	800ac5c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	687a      	ldr	r2, [r7, #4]
 800e464:	6812      	ldr	r2, [r2, #0]
 800e466:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e46a:	f043 0301 	orr.w	r3, r3, #1
 800e46e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	6a1b      	ldr	r3, [r3, #32]
 800e474:	2b00      	cmp	r3, #0
 800e476:	d005      	beq.n	800e484 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e478:	4b04      	ldr	r3, [pc, #16]	; (800e48c <HAL_PCD_SuspendCallback+0x48>)
 800e47a:	691b      	ldr	r3, [r3, #16]
 800e47c:	4a03      	ldr	r2, [pc, #12]	; (800e48c <HAL_PCD_SuspendCallback+0x48>)
 800e47e:	f043 0306 	orr.w	r3, r3, #6
 800e482:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e484:	bf00      	nop
 800e486:	3708      	adds	r7, #8
 800e488:	46bd      	mov	sp, r7
 800e48a:	bd80      	pop	{r7, pc}
 800e48c:	e000ed00 	.word	0xe000ed00

0800e490 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e490:	b580      	push	{r7, lr}
 800e492:	b082      	sub	sp, #8
 800e494:	af00      	add	r7, sp, #0
 800e496:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e49e:	4618      	mov	r0, r3
 800e4a0:	f7fc fbf1 	bl	800ac86 <USBD_LL_Resume>
}
 800e4a4:	bf00      	nop
 800e4a6:	3708      	adds	r7, #8
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	bd80      	pop	{r7, pc}

0800e4ac <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b082      	sub	sp, #8
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
 800e4b4:	460b      	mov	r3, r1
 800e4b6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e4b8:	687b      	ldr	r3, [r7, #4]
 800e4ba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e4be:	78fa      	ldrb	r2, [r7, #3]
 800e4c0:	4611      	mov	r1, r2
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	f7fc fc1c 	bl	800ad00 <USBD_LL_IsoOUTIncomplete>
}
 800e4c8:	bf00      	nop
 800e4ca:	3708      	adds	r7, #8
 800e4cc:	46bd      	mov	sp, r7
 800e4ce:	bd80      	pop	{r7, pc}

0800e4d0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4d0:	b580      	push	{r7, lr}
 800e4d2:	b082      	sub	sp, #8
 800e4d4:	af00      	add	r7, sp, #0
 800e4d6:	6078      	str	r0, [r7, #4]
 800e4d8:	460b      	mov	r3, r1
 800e4da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e4e2:	78fa      	ldrb	r2, [r7, #3]
 800e4e4:	4611      	mov	r1, r2
 800e4e6:	4618      	mov	r0, r3
 800e4e8:	f7fc fbfd 	bl	800ace6 <USBD_LL_IsoINIncomplete>
}
 800e4ec:	bf00      	nop
 800e4ee:	3708      	adds	r7, #8
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	bd80      	pop	{r7, pc}

0800e4f4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4f4:	b580      	push	{r7, lr}
 800e4f6:	b082      	sub	sp, #8
 800e4f8:	af00      	add	r7, sp, #0
 800e4fa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e502:	4618      	mov	r0, r3
 800e504:	f7fc fc09 	bl	800ad1a <USBD_LL_DevConnected>
}
 800e508:	bf00      	nop
 800e50a:	3708      	adds	r7, #8
 800e50c:	46bd      	mov	sp, r7
 800e50e:	bd80      	pop	{r7, pc}

0800e510 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e510:	b580      	push	{r7, lr}
 800e512:	b082      	sub	sp, #8
 800e514:	af00      	add	r7, sp, #0
 800e516:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800e51e:	4618      	mov	r0, r3
 800e520:	f7fc fc06 	bl	800ad30 <USBD_LL_DevDisconnected>
}
 800e524:	bf00      	nop
 800e526:	3708      	adds	r7, #8
 800e528:	46bd      	mov	sp, r7
 800e52a:	bd80      	pop	{r7, pc}

0800e52c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b082      	sub	sp, #8
 800e530:	af00      	add	r7, sp, #0
 800e532:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	781b      	ldrb	r3, [r3, #0]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d13e      	bne.n	800e5ba <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e53c:	4a21      	ldr	r2, [pc, #132]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	4a1f      	ldr	r2, [pc, #124]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e548:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e54c:	4b1d      	ldr	r3, [pc, #116]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e54e:	4a1e      	ldr	r2, [pc, #120]	; (800e5c8 <USBD_LL_Init+0x9c>)
 800e550:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 800e552:	4b1c      	ldr	r3, [pc, #112]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e554:	2209      	movs	r2, #9
 800e556:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e558:	4b1a      	ldr	r3, [pc, #104]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e55a:	2202      	movs	r2, #2
 800e55c:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e55e:	4b19      	ldr	r3, [pc, #100]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e560:	2200      	movs	r2, #0
 800e562:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e564:	4b17      	ldr	r3, [pc, #92]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e566:	2202      	movs	r2, #2
 800e568:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e56a:	4b16      	ldr	r3, [pc, #88]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e56c:	2200      	movs	r2, #0
 800e56e:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e570:	4b14      	ldr	r3, [pc, #80]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e572:	2200      	movs	r2, #0
 800e574:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e576:	4b13      	ldr	r3, [pc, #76]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e578:	2200      	movs	r2, #0
 800e57a:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800e57c:	4b11      	ldr	r3, [pc, #68]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e57e:	2200      	movs	r2, #0
 800e580:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e582:	4b10      	ldr	r3, [pc, #64]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e584:	2200      	movs	r2, #0
 800e586:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e588:	4b0e      	ldr	r3, [pc, #56]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e58a:	2200      	movs	r2, #0
 800e58c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e58e:	480d      	ldr	r0, [pc, #52]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e590:	f7f2 fdd0 	bl	8001134 <HAL_PCD_Init>
 800e594:	4603      	mov	r3, r0
 800e596:	2b00      	cmp	r3, #0
 800e598:	d001      	beq.n	800e59e <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800e59a:	f7f2 f865 	bl	8000668 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e59e:	2180      	movs	r1, #128	; 0x80
 800e5a0:	4808      	ldr	r0, [pc, #32]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e5a2:	f7f3 ff8e 	bl	80024c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e5a6:	2240      	movs	r2, #64	; 0x40
 800e5a8:	2100      	movs	r1, #0
 800e5aa:	4806      	ldr	r0, [pc, #24]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e5ac:	f7f3 ff42 	bl	8002434 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e5b0:	2280      	movs	r2, #128	; 0x80
 800e5b2:	2101      	movs	r1, #1
 800e5b4:	4803      	ldr	r0, [pc, #12]	; (800e5c4 <USBD_LL_Init+0x98>)
 800e5b6:	f7f3 ff3d 	bl	8002434 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e5ba:	2300      	movs	r3, #0
}
 800e5bc:	4618      	mov	r0, r3
 800e5be:	3708      	adds	r7, #8
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}
 800e5c4:	24004854 	.word	0x24004854
 800e5c8:	40080000 	.word	0x40080000

0800e5cc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b084      	sub	sp, #16
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e5d8:	2300      	movs	r3, #0
 800e5da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e5dc:	687b      	ldr	r3, [r7, #4]
 800e5de:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	f7f2 feca 	bl	800137c <HAL_PCD_Start>
 800e5e8:	4603      	mov	r3, r0
 800e5ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e5ec:	7bfb      	ldrb	r3, [r7, #15]
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	f000 f94a 	bl	800e888 <USBD_Get_USB_Status>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e5f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	3710      	adds	r7, #16
 800e5fe:	46bd      	mov	sp, r7
 800e600:	bd80      	pop	{r7, pc}

0800e602 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e602:	b580      	push	{r7, lr}
 800e604:	b084      	sub	sp, #16
 800e606:	af00      	add	r7, sp, #0
 800e608:	6078      	str	r0, [r7, #4]
 800e60a:	4608      	mov	r0, r1
 800e60c:	4611      	mov	r1, r2
 800e60e:	461a      	mov	r2, r3
 800e610:	4603      	mov	r3, r0
 800e612:	70fb      	strb	r3, [r7, #3]
 800e614:	460b      	mov	r3, r1
 800e616:	70bb      	strb	r3, [r7, #2]
 800e618:	4613      	mov	r3, r2
 800e61a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e61c:	2300      	movs	r3, #0
 800e61e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e620:	2300      	movs	r3, #0
 800e622:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e62a:	78bb      	ldrb	r3, [r7, #2]
 800e62c:	883a      	ldrh	r2, [r7, #0]
 800e62e:	78f9      	ldrb	r1, [r7, #3]
 800e630:	f7f3 fadb 	bl	8001bea <HAL_PCD_EP_Open>
 800e634:	4603      	mov	r3, r0
 800e636:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e638:	7bfb      	ldrb	r3, [r7, #15]
 800e63a:	4618      	mov	r0, r3
 800e63c:	f000 f924 	bl	800e888 <USBD_Get_USB_Status>
 800e640:	4603      	mov	r3, r0
 800e642:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e644:	7bbb      	ldrb	r3, [r7, #14]
}
 800e646:	4618      	mov	r0, r3
 800e648:	3710      	adds	r7, #16
 800e64a:	46bd      	mov	sp, r7
 800e64c:	bd80      	pop	{r7, pc}

0800e64e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e64e:	b580      	push	{r7, lr}
 800e650:	b084      	sub	sp, #16
 800e652:	af00      	add	r7, sp, #0
 800e654:	6078      	str	r0, [r7, #4]
 800e656:	460b      	mov	r3, r1
 800e658:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e65a:	2300      	movs	r3, #0
 800e65c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e65e:	2300      	movs	r3, #0
 800e660:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e668:	78fa      	ldrb	r2, [r7, #3]
 800e66a:	4611      	mov	r1, r2
 800e66c:	4618      	mov	r0, r3
 800e66e:	f7f3 fb24 	bl	8001cba <HAL_PCD_EP_Close>
 800e672:	4603      	mov	r3, r0
 800e674:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e676:	7bfb      	ldrb	r3, [r7, #15]
 800e678:	4618      	mov	r0, r3
 800e67a:	f000 f905 	bl	800e888 <USBD_Get_USB_Status>
 800e67e:	4603      	mov	r3, r0
 800e680:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e682:	7bbb      	ldrb	r3, [r7, #14]
}
 800e684:	4618      	mov	r0, r3
 800e686:	3710      	adds	r7, #16
 800e688:	46bd      	mov	sp, r7
 800e68a:	bd80      	pop	{r7, pc}

0800e68c <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b084      	sub	sp, #16
 800e690:	af00      	add	r7, sp, #0
 800e692:	6078      	str	r0, [r7, #4]
 800e694:	460b      	mov	r3, r1
 800e696:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e698:	2300      	movs	r3, #0
 800e69a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e69c:	2300      	movs	r3, #0
 800e69e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e6a6:	78fa      	ldrb	r2, [r7, #3]
 800e6a8:	4611      	mov	r1, r2
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	f7f3 fcb6 	bl	800201c <HAL_PCD_EP_Flush>
 800e6b0:	4603      	mov	r3, r0
 800e6b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6b4:	7bfb      	ldrb	r3, [r7, #15]
 800e6b6:	4618      	mov	r0, r3
 800e6b8:	f000 f8e6 	bl	800e888 <USBD_Get_USB_Status>
 800e6bc:	4603      	mov	r3, r0
 800e6be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6c2:	4618      	mov	r0, r3
 800e6c4:	3710      	adds	r7, #16
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	bd80      	pop	{r7, pc}

0800e6ca <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e6ca:	b580      	push	{r7, lr}
 800e6cc:	b084      	sub	sp, #16
 800e6ce:	af00      	add	r7, sp, #0
 800e6d0:	6078      	str	r0, [r7, #4]
 800e6d2:	460b      	mov	r3, r1
 800e6d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6d6:	2300      	movs	r3, #0
 800e6d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6da:	2300      	movs	r3, #0
 800e6dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e6e4:	78fa      	ldrb	r2, [r7, #3]
 800e6e6:	4611      	mov	r1, r2
 800e6e8:	4618      	mov	r0, r3
 800e6ea:	f7f3 fbdd 	bl	8001ea8 <HAL_PCD_EP_SetStall>
 800e6ee:	4603      	mov	r3, r0
 800e6f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6f2:	7bfb      	ldrb	r3, [r7, #15]
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	f000 f8c7 	bl	800e888 <USBD_Get_USB_Status>
 800e6fa:	4603      	mov	r3, r0
 800e6fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800e700:	4618      	mov	r0, r3
 800e702:	3710      	adds	r7, #16
 800e704:	46bd      	mov	sp, r7
 800e706:	bd80      	pop	{r7, pc}

0800e708 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b084      	sub	sp, #16
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	6078      	str	r0, [r7, #4]
 800e710:	460b      	mov	r3, r1
 800e712:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e714:	2300      	movs	r3, #0
 800e716:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e718:	2300      	movs	r3, #0
 800e71a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e71c:	687b      	ldr	r3, [r7, #4]
 800e71e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e722:	78fa      	ldrb	r2, [r7, #3]
 800e724:	4611      	mov	r1, r2
 800e726:	4618      	mov	r0, r3
 800e728:	f7f3 fc22 	bl	8001f70 <HAL_PCD_EP_ClrStall>
 800e72c:	4603      	mov	r3, r0
 800e72e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e730:	7bfb      	ldrb	r3, [r7, #15]
 800e732:	4618      	mov	r0, r3
 800e734:	f000 f8a8 	bl	800e888 <USBD_Get_USB_Status>
 800e738:	4603      	mov	r3, r0
 800e73a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e73c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e73e:	4618      	mov	r0, r3
 800e740:	3710      	adds	r7, #16
 800e742:	46bd      	mov	sp, r7
 800e744:	bd80      	pop	{r7, pc}

0800e746 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e746:	b480      	push	{r7}
 800e748:	b085      	sub	sp, #20
 800e74a:	af00      	add	r7, sp, #0
 800e74c:	6078      	str	r0, [r7, #4]
 800e74e:	460b      	mov	r3, r1
 800e750:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e758:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e75a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	da0b      	bge.n	800e77a <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e762:	78fb      	ldrb	r3, [r7, #3]
 800e764:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e768:	68f9      	ldr	r1, [r7, #12]
 800e76a:	4613      	mov	r3, r2
 800e76c:	00db      	lsls	r3, r3, #3
 800e76e:	1a9b      	subs	r3, r3, r2
 800e770:	009b      	lsls	r3, r3, #2
 800e772:	440b      	add	r3, r1
 800e774:	333e      	adds	r3, #62	; 0x3e
 800e776:	781b      	ldrb	r3, [r3, #0]
 800e778:	e00b      	b.n	800e792 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e77a:	78fb      	ldrb	r3, [r7, #3]
 800e77c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e780:	68f9      	ldr	r1, [r7, #12]
 800e782:	4613      	mov	r3, r2
 800e784:	00db      	lsls	r3, r3, #3
 800e786:	1a9b      	subs	r3, r3, r2
 800e788:	009b      	lsls	r3, r3, #2
 800e78a:	440b      	add	r3, r1
 800e78c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e790:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e792:	4618      	mov	r0, r3
 800e794:	3714      	adds	r7, #20
 800e796:	46bd      	mov	sp, r7
 800e798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e79c:	4770      	bx	lr

0800e79e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e79e:	b580      	push	{r7, lr}
 800e7a0:	b084      	sub	sp, #16
 800e7a2:	af00      	add	r7, sp, #0
 800e7a4:	6078      	str	r0, [r7, #4]
 800e7a6:	460b      	mov	r3, r1
 800e7a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7aa:	2300      	movs	r3, #0
 800e7ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e7b8:	78fa      	ldrb	r2, [r7, #3]
 800e7ba:	4611      	mov	r1, r2
 800e7bc:	4618      	mov	r0, r3
 800e7be:	f7f3 f9ef 	bl	8001ba0 <HAL_PCD_SetAddress>
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e7c6:	7bfb      	ldrb	r3, [r7, #15]
 800e7c8:	4618      	mov	r0, r3
 800e7ca:	f000 f85d 	bl	800e888 <USBD_Get_USB_Status>
 800e7ce:	4603      	mov	r3, r0
 800e7d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	3710      	adds	r7, #16
 800e7d8:	46bd      	mov	sp, r7
 800e7da:	bd80      	pop	{r7, pc}

0800e7dc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b086      	sub	sp, #24
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	60f8      	str	r0, [r7, #12]
 800e7e4:	607a      	str	r2, [r7, #4]
 800e7e6:	603b      	str	r3, [r7, #0]
 800e7e8:	460b      	mov	r3, r1
 800e7ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e7ec:	2300      	movs	r3, #0
 800e7ee:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e7fa:	7af9      	ldrb	r1, [r7, #11]
 800e7fc:	683b      	ldr	r3, [r7, #0]
 800e7fe:	687a      	ldr	r2, [r7, #4]
 800e800:	f7f3 fb08 	bl	8001e14 <HAL_PCD_EP_Transmit>
 800e804:	4603      	mov	r3, r0
 800e806:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e808:	7dfb      	ldrb	r3, [r7, #23]
 800e80a:	4618      	mov	r0, r3
 800e80c:	f000 f83c 	bl	800e888 <USBD_Get_USB_Status>
 800e810:	4603      	mov	r3, r0
 800e812:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e814:	7dbb      	ldrb	r3, [r7, #22]
}
 800e816:	4618      	mov	r0, r3
 800e818:	3718      	adds	r7, #24
 800e81a:	46bd      	mov	sp, r7
 800e81c:	bd80      	pop	{r7, pc}

0800e81e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e81e:	b580      	push	{r7, lr}
 800e820:	b086      	sub	sp, #24
 800e822:	af00      	add	r7, sp, #0
 800e824:	60f8      	str	r0, [r7, #12]
 800e826:	607a      	str	r2, [r7, #4]
 800e828:	603b      	str	r3, [r7, #0]
 800e82a:	460b      	mov	r3, r1
 800e82c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e82e:	2300      	movs	r3, #0
 800e830:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e832:	2300      	movs	r3, #0
 800e834:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800e83c:	7af9      	ldrb	r1, [r7, #11]
 800e83e:	683b      	ldr	r3, [r7, #0]
 800e840:	687a      	ldr	r2, [r7, #4]
 800e842:	f7f3 fa84 	bl	8001d4e <HAL_PCD_EP_Receive>
 800e846:	4603      	mov	r3, r0
 800e848:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e84a:	7dfb      	ldrb	r3, [r7, #23]
 800e84c:	4618      	mov	r0, r3
 800e84e:	f000 f81b 	bl	800e888 <USBD_Get_USB_Status>
 800e852:	4603      	mov	r3, r0
 800e854:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e856:	7dbb      	ldrb	r3, [r7, #22]
}
 800e858:	4618      	mov	r0, r3
 800e85a:	3718      	adds	r7, #24
 800e85c:	46bd      	mov	sp, r7
 800e85e:	bd80      	pop	{r7, pc}

0800e860 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b082      	sub	sp, #8
 800e864:	af00      	add	r7, sp, #0
 800e866:	6078      	str	r0, [r7, #4]
 800e868:	460b      	mov	r3, r1
 800e86a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e872:	78fa      	ldrb	r2, [r7, #3]
 800e874:	4611      	mov	r1, r2
 800e876:	4618      	mov	r0, r3
 800e878:	f7f3 fab4 	bl	8001de4 <HAL_PCD_EP_GetRxCount>
 800e87c:	4603      	mov	r3, r0
}
 800e87e:	4618      	mov	r0, r3
 800e880:	3708      	adds	r7, #8
 800e882:	46bd      	mov	sp, r7
 800e884:	bd80      	pop	{r7, pc}
	...

0800e888 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e888:	b480      	push	{r7}
 800e88a:	b085      	sub	sp, #20
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	4603      	mov	r3, r0
 800e890:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e892:	2300      	movs	r3, #0
 800e894:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e896:	79fb      	ldrb	r3, [r7, #7]
 800e898:	2b03      	cmp	r3, #3
 800e89a:	d817      	bhi.n	800e8cc <USBD_Get_USB_Status+0x44>
 800e89c:	a201      	add	r2, pc, #4	; (adr r2, 800e8a4 <USBD_Get_USB_Status+0x1c>)
 800e89e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8a2:	bf00      	nop
 800e8a4:	0800e8b5 	.word	0x0800e8b5
 800e8a8:	0800e8bb 	.word	0x0800e8bb
 800e8ac:	0800e8c1 	.word	0x0800e8c1
 800e8b0:	0800e8c7 	.word	0x0800e8c7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e8b4:	2300      	movs	r3, #0
 800e8b6:	73fb      	strb	r3, [r7, #15]
    break;
 800e8b8:	e00b      	b.n	800e8d2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e8ba:	2303      	movs	r3, #3
 800e8bc:	73fb      	strb	r3, [r7, #15]
    break;
 800e8be:	e008      	b.n	800e8d2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e8c0:	2301      	movs	r3, #1
 800e8c2:	73fb      	strb	r3, [r7, #15]
    break;
 800e8c4:	e005      	b.n	800e8d2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e8c6:	2303      	movs	r3, #3
 800e8c8:	73fb      	strb	r3, [r7, #15]
    break;
 800e8ca:	e002      	b.n	800e8d2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e8cc:	2303      	movs	r3, #3
 800e8ce:	73fb      	strb	r3, [r7, #15]
    break;
 800e8d0:	bf00      	nop
  }
  return usb_status;
 800e8d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	3714      	adds	r7, #20
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8de:	4770      	bx	lr

0800e8e0 <__errno>:
 800e8e0:	4b01      	ldr	r3, [pc, #4]	; (800e8e8 <__errno+0x8>)
 800e8e2:	6818      	ldr	r0, [r3, #0]
 800e8e4:	4770      	bx	lr
 800e8e6:	bf00      	nop
 800e8e8:	24000168 	.word	0x24000168

0800e8ec <__libc_init_array>:
 800e8ec:	b570      	push	{r4, r5, r6, lr}
 800e8ee:	4e0d      	ldr	r6, [pc, #52]	; (800e924 <__libc_init_array+0x38>)
 800e8f0:	4c0d      	ldr	r4, [pc, #52]	; (800e928 <__libc_init_array+0x3c>)
 800e8f2:	1ba4      	subs	r4, r4, r6
 800e8f4:	10a4      	asrs	r4, r4, #2
 800e8f6:	2500      	movs	r5, #0
 800e8f8:	42a5      	cmp	r5, r4
 800e8fa:	d109      	bne.n	800e910 <__libc_init_array+0x24>
 800e8fc:	4e0b      	ldr	r6, [pc, #44]	; (800e92c <__libc_init_array+0x40>)
 800e8fe:	4c0c      	ldr	r4, [pc, #48]	; (800e930 <__libc_init_array+0x44>)
 800e900:	f000 f8ea 	bl	800ead8 <_init>
 800e904:	1ba4      	subs	r4, r4, r6
 800e906:	10a4      	asrs	r4, r4, #2
 800e908:	2500      	movs	r5, #0
 800e90a:	42a5      	cmp	r5, r4
 800e90c:	d105      	bne.n	800e91a <__libc_init_array+0x2e>
 800e90e:	bd70      	pop	{r4, r5, r6, pc}
 800e910:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e914:	4798      	blx	r3
 800e916:	3501      	adds	r5, #1
 800e918:	e7ee      	b.n	800e8f8 <__libc_init_array+0xc>
 800e91a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e91e:	4798      	blx	r3
 800e920:	3501      	adds	r5, #1
 800e922:	e7f2      	b.n	800e90a <__libc_init_array+0x1e>
 800e924:	0800ec5c 	.word	0x0800ec5c
 800e928:	0800ec5c 	.word	0x0800ec5c
 800e92c:	0800ec5c 	.word	0x0800ec5c
 800e930:	0800ec60 	.word	0x0800ec60

0800e934 <malloc>:
 800e934:	4b02      	ldr	r3, [pc, #8]	; (800e940 <malloc+0xc>)
 800e936:	4601      	mov	r1, r0
 800e938:	6818      	ldr	r0, [r3, #0]
 800e93a:	f000 b861 	b.w	800ea00 <_malloc_r>
 800e93e:	bf00      	nop
 800e940:	24000168 	.word	0x24000168

0800e944 <free>:
 800e944:	4b02      	ldr	r3, [pc, #8]	; (800e950 <free+0xc>)
 800e946:	4601      	mov	r1, r0
 800e948:	6818      	ldr	r0, [r3, #0]
 800e94a:	f000 b80b 	b.w	800e964 <_free_r>
 800e94e:	bf00      	nop
 800e950:	24000168 	.word	0x24000168

0800e954 <memset>:
 800e954:	4402      	add	r2, r0
 800e956:	4603      	mov	r3, r0
 800e958:	4293      	cmp	r3, r2
 800e95a:	d100      	bne.n	800e95e <memset+0xa>
 800e95c:	4770      	bx	lr
 800e95e:	f803 1b01 	strb.w	r1, [r3], #1
 800e962:	e7f9      	b.n	800e958 <memset+0x4>

0800e964 <_free_r>:
 800e964:	b538      	push	{r3, r4, r5, lr}
 800e966:	4605      	mov	r5, r0
 800e968:	2900      	cmp	r1, #0
 800e96a:	d045      	beq.n	800e9f8 <_free_r+0x94>
 800e96c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e970:	1f0c      	subs	r4, r1, #4
 800e972:	2b00      	cmp	r3, #0
 800e974:	bfb8      	it	lt
 800e976:	18e4      	addlt	r4, r4, r3
 800e978:	f000 f8ac 	bl	800ead4 <__malloc_lock>
 800e97c:	4a1f      	ldr	r2, [pc, #124]	; (800e9fc <_free_r+0x98>)
 800e97e:	6813      	ldr	r3, [r2, #0]
 800e980:	4610      	mov	r0, r2
 800e982:	b933      	cbnz	r3, 800e992 <_free_r+0x2e>
 800e984:	6063      	str	r3, [r4, #4]
 800e986:	6014      	str	r4, [r2, #0]
 800e988:	4628      	mov	r0, r5
 800e98a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e98e:	f000 b8a2 	b.w	800ead6 <__malloc_unlock>
 800e992:	42a3      	cmp	r3, r4
 800e994:	d90c      	bls.n	800e9b0 <_free_r+0x4c>
 800e996:	6821      	ldr	r1, [r4, #0]
 800e998:	1862      	adds	r2, r4, r1
 800e99a:	4293      	cmp	r3, r2
 800e99c:	bf04      	itt	eq
 800e99e:	681a      	ldreq	r2, [r3, #0]
 800e9a0:	685b      	ldreq	r3, [r3, #4]
 800e9a2:	6063      	str	r3, [r4, #4]
 800e9a4:	bf04      	itt	eq
 800e9a6:	1852      	addeq	r2, r2, r1
 800e9a8:	6022      	streq	r2, [r4, #0]
 800e9aa:	6004      	str	r4, [r0, #0]
 800e9ac:	e7ec      	b.n	800e988 <_free_r+0x24>
 800e9ae:	4613      	mov	r3, r2
 800e9b0:	685a      	ldr	r2, [r3, #4]
 800e9b2:	b10a      	cbz	r2, 800e9b8 <_free_r+0x54>
 800e9b4:	42a2      	cmp	r2, r4
 800e9b6:	d9fa      	bls.n	800e9ae <_free_r+0x4a>
 800e9b8:	6819      	ldr	r1, [r3, #0]
 800e9ba:	1858      	adds	r0, r3, r1
 800e9bc:	42a0      	cmp	r0, r4
 800e9be:	d10b      	bne.n	800e9d8 <_free_r+0x74>
 800e9c0:	6820      	ldr	r0, [r4, #0]
 800e9c2:	4401      	add	r1, r0
 800e9c4:	1858      	adds	r0, r3, r1
 800e9c6:	4282      	cmp	r2, r0
 800e9c8:	6019      	str	r1, [r3, #0]
 800e9ca:	d1dd      	bne.n	800e988 <_free_r+0x24>
 800e9cc:	6810      	ldr	r0, [r2, #0]
 800e9ce:	6852      	ldr	r2, [r2, #4]
 800e9d0:	605a      	str	r2, [r3, #4]
 800e9d2:	4401      	add	r1, r0
 800e9d4:	6019      	str	r1, [r3, #0]
 800e9d6:	e7d7      	b.n	800e988 <_free_r+0x24>
 800e9d8:	d902      	bls.n	800e9e0 <_free_r+0x7c>
 800e9da:	230c      	movs	r3, #12
 800e9dc:	602b      	str	r3, [r5, #0]
 800e9de:	e7d3      	b.n	800e988 <_free_r+0x24>
 800e9e0:	6820      	ldr	r0, [r4, #0]
 800e9e2:	1821      	adds	r1, r4, r0
 800e9e4:	428a      	cmp	r2, r1
 800e9e6:	bf04      	itt	eq
 800e9e8:	6811      	ldreq	r1, [r2, #0]
 800e9ea:	6852      	ldreq	r2, [r2, #4]
 800e9ec:	6062      	str	r2, [r4, #4]
 800e9ee:	bf04      	itt	eq
 800e9f0:	1809      	addeq	r1, r1, r0
 800e9f2:	6021      	streq	r1, [r4, #0]
 800e9f4:	605c      	str	r4, [r3, #4]
 800e9f6:	e7c7      	b.n	800e988 <_free_r+0x24>
 800e9f8:	bd38      	pop	{r3, r4, r5, pc}
 800e9fa:	bf00      	nop
 800e9fc:	24000224 	.word	0x24000224

0800ea00 <_malloc_r>:
 800ea00:	b570      	push	{r4, r5, r6, lr}
 800ea02:	1ccd      	adds	r5, r1, #3
 800ea04:	f025 0503 	bic.w	r5, r5, #3
 800ea08:	3508      	adds	r5, #8
 800ea0a:	2d0c      	cmp	r5, #12
 800ea0c:	bf38      	it	cc
 800ea0e:	250c      	movcc	r5, #12
 800ea10:	2d00      	cmp	r5, #0
 800ea12:	4606      	mov	r6, r0
 800ea14:	db01      	blt.n	800ea1a <_malloc_r+0x1a>
 800ea16:	42a9      	cmp	r1, r5
 800ea18:	d903      	bls.n	800ea22 <_malloc_r+0x22>
 800ea1a:	230c      	movs	r3, #12
 800ea1c:	6033      	str	r3, [r6, #0]
 800ea1e:	2000      	movs	r0, #0
 800ea20:	bd70      	pop	{r4, r5, r6, pc}
 800ea22:	f000 f857 	bl	800ead4 <__malloc_lock>
 800ea26:	4a21      	ldr	r2, [pc, #132]	; (800eaac <_malloc_r+0xac>)
 800ea28:	6814      	ldr	r4, [r2, #0]
 800ea2a:	4621      	mov	r1, r4
 800ea2c:	b991      	cbnz	r1, 800ea54 <_malloc_r+0x54>
 800ea2e:	4c20      	ldr	r4, [pc, #128]	; (800eab0 <_malloc_r+0xb0>)
 800ea30:	6823      	ldr	r3, [r4, #0]
 800ea32:	b91b      	cbnz	r3, 800ea3c <_malloc_r+0x3c>
 800ea34:	4630      	mov	r0, r6
 800ea36:	f000 f83d 	bl	800eab4 <_sbrk_r>
 800ea3a:	6020      	str	r0, [r4, #0]
 800ea3c:	4629      	mov	r1, r5
 800ea3e:	4630      	mov	r0, r6
 800ea40:	f000 f838 	bl	800eab4 <_sbrk_r>
 800ea44:	1c43      	adds	r3, r0, #1
 800ea46:	d124      	bne.n	800ea92 <_malloc_r+0x92>
 800ea48:	230c      	movs	r3, #12
 800ea4a:	6033      	str	r3, [r6, #0]
 800ea4c:	4630      	mov	r0, r6
 800ea4e:	f000 f842 	bl	800ead6 <__malloc_unlock>
 800ea52:	e7e4      	b.n	800ea1e <_malloc_r+0x1e>
 800ea54:	680b      	ldr	r3, [r1, #0]
 800ea56:	1b5b      	subs	r3, r3, r5
 800ea58:	d418      	bmi.n	800ea8c <_malloc_r+0x8c>
 800ea5a:	2b0b      	cmp	r3, #11
 800ea5c:	d90f      	bls.n	800ea7e <_malloc_r+0x7e>
 800ea5e:	600b      	str	r3, [r1, #0]
 800ea60:	50cd      	str	r5, [r1, r3]
 800ea62:	18cc      	adds	r4, r1, r3
 800ea64:	4630      	mov	r0, r6
 800ea66:	f000 f836 	bl	800ead6 <__malloc_unlock>
 800ea6a:	f104 000b 	add.w	r0, r4, #11
 800ea6e:	1d23      	adds	r3, r4, #4
 800ea70:	f020 0007 	bic.w	r0, r0, #7
 800ea74:	1ac3      	subs	r3, r0, r3
 800ea76:	d0d3      	beq.n	800ea20 <_malloc_r+0x20>
 800ea78:	425a      	negs	r2, r3
 800ea7a:	50e2      	str	r2, [r4, r3]
 800ea7c:	e7d0      	b.n	800ea20 <_malloc_r+0x20>
 800ea7e:	428c      	cmp	r4, r1
 800ea80:	684b      	ldr	r3, [r1, #4]
 800ea82:	bf16      	itet	ne
 800ea84:	6063      	strne	r3, [r4, #4]
 800ea86:	6013      	streq	r3, [r2, #0]
 800ea88:	460c      	movne	r4, r1
 800ea8a:	e7eb      	b.n	800ea64 <_malloc_r+0x64>
 800ea8c:	460c      	mov	r4, r1
 800ea8e:	6849      	ldr	r1, [r1, #4]
 800ea90:	e7cc      	b.n	800ea2c <_malloc_r+0x2c>
 800ea92:	1cc4      	adds	r4, r0, #3
 800ea94:	f024 0403 	bic.w	r4, r4, #3
 800ea98:	42a0      	cmp	r0, r4
 800ea9a:	d005      	beq.n	800eaa8 <_malloc_r+0xa8>
 800ea9c:	1a21      	subs	r1, r4, r0
 800ea9e:	4630      	mov	r0, r6
 800eaa0:	f000 f808 	bl	800eab4 <_sbrk_r>
 800eaa4:	3001      	adds	r0, #1
 800eaa6:	d0cf      	beq.n	800ea48 <_malloc_r+0x48>
 800eaa8:	6025      	str	r5, [r4, #0]
 800eaaa:	e7db      	b.n	800ea64 <_malloc_r+0x64>
 800eaac:	24000224 	.word	0x24000224
 800eab0:	24000228 	.word	0x24000228

0800eab4 <_sbrk_r>:
 800eab4:	b538      	push	{r3, r4, r5, lr}
 800eab6:	4c06      	ldr	r4, [pc, #24]	; (800ead0 <_sbrk_r+0x1c>)
 800eab8:	2300      	movs	r3, #0
 800eaba:	4605      	mov	r5, r0
 800eabc:	4608      	mov	r0, r1
 800eabe:	6023      	str	r3, [r4, #0]
 800eac0:	f7f1 fe98 	bl	80007f4 <_sbrk>
 800eac4:	1c43      	adds	r3, r0, #1
 800eac6:	d102      	bne.n	800eace <_sbrk_r+0x1a>
 800eac8:	6823      	ldr	r3, [r4, #0]
 800eaca:	b103      	cbz	r3, 800eace <_sbrk_r+0x1a>
 800eacc:	602b      	str	r3, [r5, #0]
 800eace:	bd38      	pop	{r3, r4, r5, pc}
 800ead0:	24004c5c 	.word	0x24004c5c

0800ead4 <__malloc_lock>:
 800ead4:	4770      	bx	lr

0800ead6 <__malloc_unlock>:
 800ead6:	4770      	bx	lr

0800ead8 <_init>:
 800ead8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eada:	bf00      	nop
 800eadc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eade:	bc08      	pop	{r3}
 800eae0:	469e      	mov	lr, r3
 800eae2:	4770      	bx	lr

0800eae4 <_fini>:
 800eae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eae6:	bf00      	nop
 800eae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eaea:	bc08      	pop	{r3}
 800eaec:	469e      	mov	lr, r3
 800eaee:	4770      	bx	lr
