Analysis & Synthesis report for ppu_demo
Fri Mar 14 15:34:28 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ppu_demo|PPU:ppu_mod|vga_driver:draw|v_state
 12. State Machine - |ppu_demo|PPU:ppu_mod|vga_driver:draw|h_state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for PPU:ppu_mod|altsyncram:mem_rtl_0|altsyncram_ijd1:auto_generated
 18. Parameter Settings for User Entity Instance: vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: PPU:ppu_mod
 20. Parameter Settings for User Entity Instance: PPU:ppu_mod|vga_driver:draw
 21. Parameter Settings for Inferred Entity Instance: PPU:ppu_mod|altsyncram:mem_rtl_0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "vga_pll:pll"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Mar 14 15:34:27 2025          ;
; Quartus Prime Version           ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                   ; ppu_demo                                       ;
; Top-level Entity Name           ; ppu_demo                                       ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 60                                             ;
; Total pins                      ; 37                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,807,136                                      ;
; Total DSP Blocks                ; 1                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ppu_demo           ; ppu_demo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                    ; Library ;
+------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+
; VGA_Controller.v                   ; yes             ; User Verilog HDL File                                 ; I:/ECE554/Battleship/Verilog/PPU/VGA_Controller.v                               ;         ;
; ppu_demo.v                         ; yes             ; User Verilog HDL File                                 ; I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v                                     ;         ;
; PPU.sv                             ; yes             ; User SystemVerilog HDL File                           ; I:/ECE554/Battleship/Verilog/PPU/PPU.sv                                         ;         ;
; vga_pll.v                          ; yes             ; User Wizard-Generated File                            ; I:/ECE554/Battleship/Verilog/PPU/vga_pll.v                                      ; vga_pll ;
; vga_pll/vga_pll_0002.v             ; yes             ; User Verilog HDL File                                 ; I:/ECE554/Battleship/Verilog/PPU/vga_pll/vga_pll_0002.v                         ; vga_pll ;
; board_green.hex                    ; yes             ; Auto-Found Hexadecimal (Intel-Format) File            ; I:/ECE554/Battleship/Verilog/PPU/board_green.hex                                ;         ;
; altera_pll.v                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                     ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ijd1.tdf             ; yes             ; Auto-Generated Megafunction                           ; I:/ECE554/Battleship/Verilog/PPU/db/altsyncram_ijd1.tdf                         ;         ;
; db/ppu_demo.ram0_PPU_14356.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; I:/ECE554/Battleship/Verilog/PPU/db/ppu_demo.ram0_PPU_14356.hdl.mif             ;         ;
; db/mux_qib.tdf                     ; yes             ; Auto-Generated Megafunction                           ; I:/ECE554/Battleship/Verilog/PPU/db/mux_qib.tdf                                 ;         ;
+------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 154                                                                          ;
;                                             ;                                                                              ;
; Combinational ALUT usage for logic          ; 204                                                                          ;
;     -- 7 input functions                    ; 26                                                                           ;
;     -- 6 input functions                    ; 77                                                                           ;
;     -- 5 input functions                    ; 39                                                                           ;
;     -- 4 input functions                    ; 11                                                                           ;
;     -- <=3 input functions                  ; 51                                                                           ;
;                                             ;                                                                              ;
; Dedicated logic registers                   ; 60                                                                           ;
;                                             ;                                                                              ;
; I/O pins                                    ; 37                                                                           ;
; Total MLAB memory bits                      ; 0                                                                            ;
; Total block memory bits                     ; 2807136                                                                      ;
;                                             ;                                                                              ;
; Total DSP Blocks                            ; 1                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 422                                                                          ;
; Total fan-out                               ; 2391                                                                         ;
; Average fan-out                             ; 3.42                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                          ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                    ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-----------------+--------------+
; |ppu_demo                                 ; 204 (0)             ; 60 (0)                    ; 2807136           ; 1          ; 37   ; 0            ; |ppu_demo                                                                              ; ppu_demo        ; work         ;
;    |PPU:ppu_mod|                          ; 204 (34)            ; 60 (1)                    ; 2807136           ; 1          ; 0    ; 0            ; |ppu_demo|PPU:ppu_mod                                                                  ; PPU             ; work         ;
;       |altsyncram:mem_rtl_0|              ; 96 (0)              ; 4 (0)                     ; 2807136           ; 0          ; 0    ; 0            ; |ppu_demo|PPU:ppu_mod|altsyncram:mem_rtl_0                                             ; altsyncram      ; work         ;
;          |altsyncram_ijd1:auto_generated| ; 96 (0)              ; 4 (4)                     ; 2807136           ; 0          ; 0    ; 0            ; |ppu_demo|PPU:ppu_mod|altsyncram:mem_rtl_0|altsyncram_ijd1:auto_generated              ; altsyncram_ijd1 ; work         ;
;             |mux_qib:mux2|                ; 96 (96)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ppu_demo|PPU:ppu_mod|altsyncram:mem_rtl_0|altsyncram_ijd1:auto_generated|mux_qib:mux2 ; mux_qib         ; work         ;
;       |vga_driver:draw|                   ; 74 (74)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |ppu_demo|PPU:ppu_mod|vga_driver:draw                                                  ; vga_driver      ; work         ;
;    |vga_pll:pll|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ppu_demo|vga_pll:pll                                                                  ; vga_pll         ; vga_pll      ;
;       |vga_pll_0002:vga_pll_inst|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ppu_demo|vga_pll:pll|vga_pll_0002:vga_pll_inst                                        ; vga_pll_0002    ; vga_pll      ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ppu_demo|vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                ; altera_pll      ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; Name                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+------------------------------------+
; PPU:ppu_mod|altsyncram:mem_rtl_0|altsyncram_ijd1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 116964       ; 24           ; --           ; --           ; 2807136 ; db/ppu_demo.ram0_PPU_14356.hdl.mif ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+---------+------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; altera_pll   ; 23.1    ; N/A          ; N/A          ; |ppu_demo|vga_pll:pll ; vga_pll.v       ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ppu_demo|PPU:ppu_mod|vga_driver:draw|v_state                                                          ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; v_state.V_BACK_STATE ; v_state.V_PULSE_STATE ; v_state.V_FRONT_STATE ; v_state.V_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; v_state.V_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; v_state.V_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; v_state.V_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; v_state.V_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ppu_demo|PPU:ppu_mod|vga_driver:draw|h_state                                                          ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; Name                   ; h_state.H_BACK_STATE ; h_state.H_PULSE_STATE ; h_state.H_FRONT_STATE ; h_state.H_ACTIVE_STATE ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+
; h_state.H_ACTIVE_STATE ; 0                    ; 0                     ; 0                     ; 0                      ;
; h_state.H_FRONT_STATE  ; 0                    ; 0                     ; 1                     ; 1                      ;
; h_state.H_PULSE_STATE  ; 0                    ; 1                     ; 0                     ; 1                      ;
; h_state.H_BACK_STATE   ; 1                    ; 0                     ; 0                     ; 1                      ;
+------------------------+----------------------+-----------------------+-----------------------+------------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; PPU:ppu_mod|vga_driver:draw|v_state~7  ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|v_state~8  ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|v_state~9  ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|v_state~10 ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|v_state~11 ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|v_state~12 ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|v_state~13 ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|v_state~14 ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|h_state~7  ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|h_state~8  ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|h_state~9  ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|h_state~10 ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|h_state~11 ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|h_state~12 ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|h_state~13 ; Lost fanout        ;
; PPU:ppu_mod|vga_driver:draw|h_state~14 ; Lost fanout        ;
; Total Number of Removed Registers = 16 ;                    ;
+----------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 60    ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 30    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 40    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions          ;
+------------------------+-----------------------+------+
; Register Name          ; Megafunction          ; Type ;
+------------------------+-----------------------+------+
; PPU:ppu_mod|b_in[0..7] ; PPU:ppu_mod|mem_rtl_0 ; RAM  ;
; PPU:ppu_mod|g_in[0..7] ; PPU:ppu_mod|mem_rtl_0 ; RAM  ;
; PPU:ppu_mod|r_in[0..7] ; PPU:ppu_mod|mem_rtl_0 ; RAM  ;
+------------------------+-----------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ppu_demo|PPU:ppu_mod|vga_driver:draw|green_reg[1] ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |ppu_demo|PPU:ppu_mod|vga_driver:draw|v_counter[0] ;
; 9:1                ; 10 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |ppu_demo|PPU:ppu_mod|vga_driver:draw|h_counter[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for PPU:ppu_mod|altsyncram:mem_rtl_0|altsyncram_ijd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                       ;
+--------------------------------------+------------------------+--------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                     ;
; fractional_vco_multiplier            ; false                  ; String                                     ;
; pll_type                             ; General                ; String                                     ;
; pll_subtype                          ; General                ; String                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                             ;
; operation_mode                       ; direct                 ; String                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                             ;
; data_rate                            ; 0                      ; Signed Integer                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                             ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                     ;
; phase_shift0                         ; 0 ps                   ; String                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                     ;
; phase_shift1                         ; 0 ps                   ; String                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                     ;
; phase_shift2                         ; 0 ps                   ; String                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                     ;
; phase_shift3                         ; 0 ps                   ; String                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                     ;
; phase_shift4                         ; 0 ps                   ; String                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                     ;
; phase_shift5                         ; 0 ps                   ; String                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                     ;
; phase_shift6                         ; 0 ps                   ; String                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                     ;
; phase_shift7                         ; 0 ps                   ; String                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                     ;
; phase_shift8                         ; 0 ps                   ; String                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                     ;
; phase_shift9                         ; 0 ps                   ; String                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                     ;
; phase_shift10                        ; 0 ps                   ; String                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                     ;
; phase_shift11                        ; 0 ps                   ; String                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                     ;
; phase_shift12                        ; 0 ps                   ; String                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                     ;
; phase_shift13                        ; 0 ps                   ; String                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                     ;
; phase_shift14                        ; 0 ps                   ; String                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                     ;
; phase_shift15                        ; 0 ps                   ; String                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                     ;
; phase_shift16                        ; 0 ps                   ; String                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                     ;
; phase_shift17                        ; 0 ps                   ; String                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                             ;
; clock_name_0                         ;                        ; String                                     ;
; clock_name_1                         ;                        ; String                                     ;
; clock_name_2                         ;                        ; String                                     ;
; clock_name_3                         ;                        ; String                                     ;
; clock_name_4                         ;                        ; String                                     ;
; clock_name_5                         ;                        ; String                                     ;
; clock_name_6                         ;                        ; String                                     ;
; clock_name_7                         ;                        ; String                                     ;
; clock_name_8                         ;                        ; String                                     ;
; clock_name_global_0                  ; false                  ; String                                     ;
; clock_name_global_1                  ; false                  ; String                                     ;
; clock_name_global_2                  ; false                  ; String                                     ;
; clock_name_global_3                  ; false                  ; String                                     ;
; clock_name_global_4                  ; false                  ; String                                     ;
; clock_name_global_5                  ; false                  ; String                                     ;
; clock_name_global_6                  ; false                  ; String                                     ;
; clock_name_global_7                  ; false                  ; String                                     ;
; clock_name_global_8                  ; false                  ; String                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; m_cnt_bypass_en                      ; false                  ; String                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                             ;
; n_cnt_bypass_en                      ; false                  ; String                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                             ;
; pll_slf_rst                          ; false                  ; String                                     ;
; pll_bw_sel                           ; low                    ; String                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                     ;
+--------------------------------------+------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPU:ppu_mod ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; BOARD_WIDTH    ; 342   ; Signed Integer                  ;
; BOARD_HEIGHT   ; 342   ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PPU:ppu_mod|vga_driver:draw ;
+----------------+------------+--------------------------------------------+
; Parameter Name ; Value      ; Type                                       ;
+----------------+------------+--------------------------------------------+
; H_ACTIVE       ; 1001111111 ; Unsigned Binary                            ;
; H_FRONT        ; 0000001111 ; Unsigned Binary                            ;
; H_PULSE        ; 0001011111 ; Unsigned Binary                            ;
; H_BACK         ; 0000101111 ; Unsigned Binary                            ;
; V_ACTIVE       ; 0111011111 ; Unsigned Binary                            ;
; V_FRONT        ; 0000001001 ; Unsigned Binary                            ;
; V_PULSE        ; 0000000001 ; Unsigned Binary                            ;
; V_BACK         ; 0000100000 ; Unsigned Binary                            ;
; LOW            ; 0          ; Unsigned Binary                            ;
; HIGH           ; 1          ; Unsigned Binary                            ;
; H_ACTIVE_STATE ; 00000000   ; Unsigned Binary                            ;
; H_FRONT_STATE  ; 00000001   ; Unsigned Binary                            ;
; H_PULSE_STATE  ; 00000010   ; Unsigned Binary                            ;
; H_BACK_STATE   ; 00000011   ; Unsigned Binary                            ;
; V_ACTIVE_STATE ; 00000000   ; Unsigned Binary                            ;
; V_FRONT_STATE  ; 00000001   ; Unsigned Binary                            ;
; V_PULSE_STATE  ; 00000010   ; Unsigned Binary                            ;
; V_BACK_STATE   ; 00000011   ; Unsigned Binary                            ;
+----------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:ppu_mod|altsyncram:mem_rtl_0        ;
+------------------------------------+------------------------------------+----------------+
; Parameter Name                     ; Value                              ; Type           ;
+------------------------------------+------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped        ;
; OPERATION_MODE                     ; ROM                                ; Untyped        ;
; WIDTH_A                            ; 24                                 ; Untyped        ;
; WIDTHAD_A                          ; 17                                 ; Untyped        ;
; NUMWORDS_A                         ; 116964                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped        ;
; WIDTH_B                            ; 1                                  ; Untyped        ;
; WIDTHAD_B                          ; 1                                  ; Untyped        ;
; NUMWORDS_B                         ; 1                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped        ;
; BYTE_SIZE                          ; 8                                  ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped        ;
; INIT_FILE                          ; db/ppu_demo.ram0_PPU_14356.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped        ;
; ENABLE_ECC                         ; FALSE                              ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ijd1                    ; Untyped        ;
+------------------------------------+------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; PPU:ppu_mod|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                              ;
;     -- WIDTH_A                            ; 24                               ;
;     -- NUMWORDS_A                         ; 116964                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 1                                ;
;     -- NUMWORDS_B                         ; 1                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "vga_pll:pll" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; rst  ; Input ; Info     ; Stuck at GND  ;
+------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 60                          ;
;     CLR               ; 10                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 6                           ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 24                          ;
; arriav_lcell_comb     ; 205                         ;
;     arith             ; 20                          ;
;         1 data inputs ; 20                          ;
;     extend            ; 26                          ;
;         7 data inputs ; 26                          ;
;     normal            ; 159                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 11                          ;
;         5 data inputs ; 39                          ;
;         6 data inputs ; 77                          ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 37                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 360                         ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Fri Mar 14 15:28:16 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ppu_demo -c ppu_demo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_driver File: I:/ECE554/Battleship/Verilog/PPU/VGA_Controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file ppu_demo.v
    Info (12023): Found entity 1: ppu_demo File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ppu.sv
    Info (12023): Found entity 1: PPU File: I:/ECE554/Battleship/Verilog/PPU/PPU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: I:/ECE554/Battleship/Verilog/PPU/vga_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: I:/ECE554/Battleship/Verilog/PPU/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sprite_mem.v
    Info (12023): Found entity 1: sprite_mem File: I:/ECE554/Battleship/Verilog/PPU/sprite_mem.v Line: 40
Info (12127): Elaborating entity "ppu_demo" for the top level hierarchy
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_pll:pll" File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 31
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "vga_pll:pll|vga_pll_0002:vga_pll_inst" File: I:/ECE554/Battleship/Verilog/PPU/vga_pll.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: I:/ECE554/Battleship/Verilog/PPU/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: I:/ECE554/Battleship/Verilog/PPU/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: I:/ECE554/Battleship/Verilog/PPU/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PPU" for hierarchy "PPU:ppu_mod" File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 43
Warning (10030): Net "mem.data_a" at PPU.sv(13) has no driver or initial value, using a default initial value '0' File: I:/ECE554/Battleship/Verilog/PPU/PPU.sv Line: 13
Warning (10030): Net "mem.waddr_a" at PPU.sv(13) has no driver or initial value, using a default initial value '0' File: I:/ECE554/Battleship/Verilog/PPU/PPU.sv Line: 13
Warning (10030): Net "mem.we_a" at PPU.sv(13) has no driver or initial value, using a default initial value '0' File: I:/ECE554/Battleship/Verilog/PPU/PPU.sv Line: 13
Info (12128): Elaborating entity "vga_driver" for hierarchy "PPU:ppu_mod|vga_driver:draw" File: I:/ECE554/Battleship/Verilog/PPU/PPU.sv Line: 59
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU:ppu_mod|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 116964
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ppu_demo.ram0_PPU_14356.hdl.mif
Info (12130): Elaborated megafunction instantiation "PPU:ppu_mod|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "PPU:ppu_mod|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "116964"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ppu_demo.ram0_PPU_14356.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ijd1.tdf
    Info (12023): Found entity 1: altsyncram_ijd1 File: I:/ECE554/Battleship/Verilog/PPU/db/altsyncram_ijd1.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qib.tdf
    Info (12023): Found entity 1: mux_qib File: I:/ECE554/Battleship/Verilog/PPU/db/mux_qib.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/ECE554/Battleship/Verilog/PPU/ppu_demo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_pll:pll|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[2]" File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 15
    Warning (15610): No output dependent on input pin "KEY[3]" File: I:/ECE554/Battleship/Verilog/PPU/ppu_demo.v Line: 15
Info (21057): Implemented 607 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 208 logic cells
    Info (21064): Implemented 360 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 5218 megabytes
    Info: Processing ended: Fri Mar 14 15:34:28 2025
    Info: Elapsed time: 00:06:12
    Info: Total CPU time (on all processors): 00:06:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ECE554/Battleship/Verilog/PPU/ppu_demo.map.smsg.


