<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: TechmapWorker Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('df/d86/structTechmapWorker.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TechmapWorker Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dd/d01/structTechmapWorker_1_1TechmapWireData.html">TechmapWireData</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:abaf7a7a562b2ceac4e957369e2adc845"><td class="memItemLeft" align="right" valign="top">typedef std::map&lt; std::string, <br class="typebreak"/>
std::vector&lt; <a class="el" href="../../dd/d01/structTechmapWorker_1_1TechmapWireData.html">TechmapWireData</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#abaf7a7a562b2ceac4e957369e2adc845">TechmapWires</a></td></tr>
<tr class="separator:abaf7a7a562b2ceac4e957369e2adc845"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3ece241f820c17302b9d81657393711d"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a3ece241f820c17302b9d81657393711d">TechmapWorker</a> ()</td></tr>
<tr class="separator:a3ece241f820c17302b9d81657393711d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8fc6e1677c115ed907844eb6077aa2"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#aaa8fc6e1677c115ed907844eb6077aa2">constmap_tpl_name</a> (<a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> &amp;sigmap, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *tpl, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell, bool verbose)</td></tr>
<tr class="separator:aaa8fc6e1677c115ed907844eb6077aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7446bfe5ecb13c5558c8b68328559b23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../df/d86/structTechmapWorker.html#abaf7a7a562b2ceac4e957369e2adc845">TechmapWires</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a7446bfe5ecb13c5558c8b68328559b23">techmap_find_special_wires</a> (<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>)</td></tr>
<tr class="separator:a7446bfe5ecb13c5558c8b68328559b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c426df603a5d603903463358fb916b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a16c426df603a5d603903463358fb916b">techmap_module_worker</a> (<a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *tpl)</td></tr>
<tr class="separator:a16c426df603a5d603903463358fb916b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac363b4a444a0980f069c314721b73db8"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8">techmap_module</a> (<a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *design, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *<a class="el" href="../../d1/d28/hilomap_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, <a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *map, std::set&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;handled_cells, const std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, std::set&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../dc/ddf/structRTLIL_1_1sort__by__id__str.html">RTLIL::sort_by_id_str</a> &gt;&gt; &amp;celltypeMap, bool in_recursion)</td></tr>
<tr class="separator:ac363b4a444a0980f069c314721b73db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a697793fbbaafe6bc4f712cb3fbb78a97"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <br class="typebreak"/>
void(*)(<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> <br class="typebreak"/>
*, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *)&gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a697793fbbaafe6bc4f712cb3fbb78a97">simplemap_mappers</a></td></tr>
<tr class="separator:a697793fbbaafe6bc4f712cb3fbb78a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85aae265a986dca690abc67a142fa7a2"><td class="memItemLeft" align="right" valign="top">std::map&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, std::map<br class="typebreak"/>
&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <br class="typebreak"/>
<a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> &gt;<br class="typebreak"/>
 &gt;, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a85aae265a986dca690abc67a142fa7a2">techmap_cache</a></td></tr>
<tr class="separator:a85aae265a986dca690abc67a142fa7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a451219d7b86378e6cd8d1b34c540e4"><td class="memItemLeft" align="right" valign="top">std::map&lt; <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *, bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a></td></tr>
<tr class="separator:a1a451219d7b86378e6cd8d1b34c540e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0f5c612fc378c139067915752e3832c"><td class="memItemLeft" align="right" valign="top">std::set&lt; <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> <br class="typebreak"/>
*, <a class="el" href="../../d3/d46/structRTLIL_1_1IdString_1_1compare__ptr__by__name.html">RTLIL::IdString::compare_ptr_by_name</a><br class="typebreak"/>
&lt; <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#af0f5c612fc378c139067915752e3832c">module_queue</a></td></tr>
<tr class="separator:af0f5c612fc378c139067915752e3832c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81179410462d8b796f3e3ff92641e62"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#ab81179410462d8b796f3e3ff92641e62">extern_mode</a></td></tr>
<tr class="separator:ab81179410462d8b796f3e3ff92641e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a6a948cc6360853858b11a004ae20d2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a9a6a948cc6360853858b11a004ae20d2">assert_mode</a></td></tr>
<tr class="separator:a9a6a948cc6360853858b11a004ae20d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110ac897af320226e9b8e273944aa057"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">flatten_mode</a></td></tr>
<tr class="separator:a110ac897af320226e9b8e273944aa057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897c45077ed841796b78f765e560b708"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a897c45077ed841796b78f765e560b708">recursive_mode</a></td></tr>
<tr class="separator:a897c45077ed841796b78f765e560b708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f48379301d9593fa93a41188c8269eb"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d86/structTechmapWorker.html#a6f48379301d9593fa93a41188c8269eb">autoproc_mode</a></td></tr>
<tr class="separator:a6f48379301d9593fa93a41188c8269eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00065">65</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="abaf7a7a562b2ceac4e957369e2adc845"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::map&lt;std::string, std::vector&lt;<a class="el" href="../../dd/d01/structTechmapWorker_1_1TechmapWireData.html">TechmapWireData</a>&gt; &gt; <a class="el" href="../../df/d86/structTechmapWorker.html#abaf7a7a562b2ceac4e957369e2adc845">TechmapWorker::TechmapWires</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00077">77</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a3ece241f820c17302b9d81657393711d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TechmapWorker::TechmapWorker </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00085">85</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <a class="code" href="../../df/d86/structTechmapWorker.html#ab81179410462d8b796f3e3ff92641e62">extern_mode</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="../../df/d86/structTechmapWorker.html#a9a6a948cc6360853858b11a004ae20d2">assert_mode</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <a class="code" href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">flatten_mode</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="../../df/d86/structTechmapWorker.html#a897c45077ed841796b78f765e560b708">recursive_mode</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <a class="code" href="../../df/d86/structTechmapWorker.html#a6f48379301d9593fa93a41188c8269eb">autoproc_mode</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    }</div>
<div class="ttc" id="structTechmapWorker_html_a897c45077ed841796b78f765e560b708"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a897c45077ed841796b78f765e560b708">TechmapWorker::recursive_mode</a></div><div class="ttdeci">bool recursive_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00082">techmap.cc:82</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a110ac897af320226e9b8e273944aa057"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">TechmapWorker::flatten_mode</a></div><div class="ttdeci">bool flatten_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00081">techmap.cc:81</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a9a6a948cc6360853858b11a004ae20d2"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a9a6a948cc6360853858b11a004ae20d2">TechmapWorker::assert_mode</a></div><div class="ttdeci">bool assert_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00080">techmap.cc:80</a></div></div>
<div class="ttc" id="structTechmapWorker_html_ab81179410462d8b796f3e3ff92641e62"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#ab81179410462d8b796f3e3ff92641e62">TechmapWorker::extern_mode</a></div><div class="ttdeci">bool extern_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00079">techmap.cc:79</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a6f48379301d9593fa93a41188c8269eb"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a6f48379301d9593fa93a41188c8269eb">TechmapWorker::autoproc_mode</a></div><div class="ttdeci">bool autoproc_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00083">techmap.cc:83</a></div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aaa8fc6e1677c115ed907844eb6077aa2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string TechmapWorker::constmap_tpl_name </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d0/dbf/structSigMap.html">SigMap</a> &amp;&#160;</td>
          <td class="paramname"><em>sigmap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>tpl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>verbose</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00094">94</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    {</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        std::string constmap_info;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        std::map&lt;RTLIL::SigBit, std::pair&lt;RTLIL::IdString, int&gt;&gt; connbits_map;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> conn : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>())</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(conn.second); i++) {</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> bit = sigmap(conn.second[i]);</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                <span class="keywordflow">if</span> (bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a> == <span class="keyword">nullptr</span>) {</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                    <span class="keywordflow">if</span> (verbose)</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Constant input on bit %d of port %s: %s\n&quot;</span>, i, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(conn.first), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(bit));</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                    constmap_info += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;|%s %d %d&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(conn.first), i, bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ab78cfbff7bc1e9b07002d57f25f77178">data</a>);</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (connbits_map.count(bit)) {</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                    <span class="keywordflow">if</span> (verbose)</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                        <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  Bit %d of port %s and bit %d of port %s are connected.\n&quot;</span>, i, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(conn.first),</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                connbits_map.at(bit).second, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(connbits_map.at(bit).first));</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                    constmap_info += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;|%s %d %s %d&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(conn.first), i,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                            <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(connbits_map.at(bit).first), connbits_map.at(bit).second);</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                    connbits_map[bit] = std::pair&lt;RTLIL::IdString, int&gt;(conn.first, i);</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                    constmap_info += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;|%s %d&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(conn.first), i);</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                }</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$paramod$constmap:%s%s&quot;</span>, <a class="code" href="../../d8/d7a/sha1_8cpp.html#afd6b87572914723bc6f531873250aeeb">sha1</a>(constmap_info).c_str(), tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ae7b76704347b4d9c70a5f58cd2c8b0f5"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">RTLIL::SigBit::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00907">rtlil.h:907</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ab78cfbff7bc1e9b07002d57f25f77178"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ab78cfbff7bc1e9b07002d57f25f77178">RTLIL::SigBit::data</a></div><div class="ttdeci">RTLIL::State data</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00909">rtlil.h:909</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="sha1_8cpp_html_afd6b87572914723bc6f531873250aeeb"><div class="ttname"><a href="../../d8/d7a/sha1_8cpp.html#afd6b87572914723bc6f531873250aeeb">sha1</a></div><div class="ttdeci">std::string sha1(const std::string &amp;string)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d7a/sha1_8cpp_source.html#l00270">sha1.cpp:270</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6eba6dfa5a38ad99056c945dcd794873"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">RTLIL::Cell::connections</a></div><div class="ttdeci">const std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01814">rtlil.cc:1814</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d86/structTechmapWorker_aaa8fc6e1677c115ed907844eb6077aa2_cgraph.png" border="0" usemap="#df/d86/structTechmapWorker_aaa8fc6e1677c115ed907844eb6077aa2_cgraph" alt=""/></div>
<map name="df/d86/structTechmapWorker_aaa8fc6e1677c115ed907844eb6077aa2_cgraph" id="df/d86/structTechmapWorker_aaa8fc6e1677c115ed907844eb6077aa2_cgraph">
<area shape="rect" id="node2" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="235,5,397,32"/><area shape="rect" id="node3" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1855,512,1923,539"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1554,411,1593,437"/><area shape="rect" id="node9" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1860,208,1919,235"/><area shape="rect" id="node10" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="503,715,559,741"/><area shape="rect" id="node11" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="895,664,1041,691"/><area shape="rect" id="node12" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="276,473,356,500"/><area shape="rect" id="node29" href="../../d8/d7a/sha1_8cpp.html#afd6b87572914723bc6f531873250aeeb" title="sha1" alt="" coords="291,765,341,792"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1701,411,1747,437"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1990,272,2055,299"/><area shape="rect" id="node8" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1838,664,1941,691"/><area shape="rect" id="node7" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="2105,272,2149,299"/><area shape="rect" id="node13" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="445,409,616,450"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a766321f59e1006e522e788d42dd1d18a" title="RTLIL::SigSpec::is\l_chunk" alt="" coords="1659,505,1789,546"/><area shape="rect" id="node15" href="../../d5/d25/namespaceILANG__BACKEND.html#a42e2480bb26bd97dc7bd9b0503af8195" title="ILANG_BACKEND::dump\l_sigchunk" alt="" coords="664,314,835,355"/><area shape="rect" id="node22" href="../../dd/d74/structRTLIL_1_1SigSpec.html#aaff2c3edb53b99750d743e33c0f39619" title="RTLIL::SigSpec::as\l_chunk" alt="" coords="682,379,817,421"/><area shape="rect" id="node23" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a89320bf61e66da75ed172a1e0ecf2be0" title="RTLIL::SigSpec::chunks" alt="" coords="668,445,831,472"/><area shape="rect" id="node16" href="../../d5/d25/namespaceILANG__BACKEND.html#a39658b7a471ec22caabf6717ccfe0e1b" title="ILANG_BACKEND::dump\l_const" alt="" coords="883,259,1053,301"/><area shape="rect" id="node18" href="../../d7/d1b/verilog__backend_8cc.html#af452d6e9cc16066cd127cb31353fcd4f" title="dump_const" alt="" coords="921,325,1015,352"/><area shape="rect" id="node17" href="../../d8/db7/structRTLIL_1_1Const.html#a763d87b6140dd3da83e670d1391bd9cf" title="RTLIL::Const::decode\l_string" alt="" coords="1101,259,1248,301"/><area shape="rect" id="node19" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="1139,376,1211,403"/><area shape="rect" id="node20" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1353,309,1431,336"/><area shape="rect" id="node21" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1537,309,1610,336"/><area shape="rect" id="node24" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a23c5fe78b8654313b1a8ba6e0aea1b0b" title="RTLIL::SigSpec::pack" alt="" coords="894,435,1042,461"/><area shape="rect" id="node25" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="1146,432,1203,459"/><area shape="rect" id="node26" href="../../d8/de3/classNumberlikeArray.html#ac9062a286e21919bad0f38cf4c51ed48" title="NumberlikeArray::getLength" alt="" coords="1301,360,1483,387"/><area shape="rect" id="node27" href="../../d0/d5b/classBigUnsigned.html#ac503821d701650e4f1a951b151c6f6e6" title="BigUnsigned::getBlock" alt="" coords="1315,411,1469,437"/><area shape="rect" id="node28" href="../../d8/de3/classNumberlikeArray.html#a24fb58448da208f44b5364cb0ec67b01" title="NumberlikeArray::getCapacity" alt="" coords="1296,461,1488,488"/><area shape="rect" id="node30" href="../../d9/d84/classSHA1.html#a89ba0f16575431b0942cbbcfb29107db" title="SHA1::final" alt="" coords="487,841,574,868"/><area shape="rect" id="node31" href="../../d9/d84/classSHA1.html#a1645addce3a226f0281deef041b26ec3" title="SHA1::buffer_to_block" alt="" coords="674,816,825,843"/><area shape="rect" id="node32" href="../../d9/d84/classSHA1.html#a6e96e00e6bee105a4a1f8e5baf8a3b9c" title="SHA1::transform" alt="" coords="690,867,809,893"/><area shape="rect" id="node33" href="../../d9/d84/classSHA1.html#ab71aaf39ed956320054861a2fbfa454f" title="SHA1::reset" alt="" coords="703,917,795,944"/></map>
</div>
</p>

<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d86/structTechmapWorker_aaa8fc6e1677c115ed907844eb6077aa2_icgraph.png" border="0" usemap="#df/d86/structTechmapWorker_aaa8fc6e1677c115ed907844eb6077aa2_icgraph" alt=""/></div>
<map name="df/d86/structTechmapWorker_aaa8fc6e1677c115ed907844eb6077aa2_icgraph" id="df/d86/structTechmapWorker_aaa8fc6e1677c115ed907844eb6077aa2_icgraph">
<area shape="rect" id="node2" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="235,23,408,65"/><area shape="rect" id="node3" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="456,5,613,32"/><area shape="rect" id="node4" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="463,56,606,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7446bfe5ecb13c5558c8b68328559b23"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/d86/structTechmapWorker.html#abaf7a7a562b2ceac4e957369e2adc845">TechmapWires</a> TechmapWorker::techmap_find_special_wires </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00121">121</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        <a class="code" href="../../df/d86/structTechmapWorker.html#abaf7a7a562b2ceac4e957369e2adc845">TechmapWires</a> result;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <span class="keywordflow">if</span> (module == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;            <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">char</span> *p = it.first.c_str();</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <span class="keywordflow">if</span> (*p == <span class="charliteral">&#39;$&#39;</span>)</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;            <span class="keyword">const</span> <span class="keywordtype">char</span> *q = strrchr(p+1, <span class="charliteral">&#39;.&#39;</span>);</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;            p = q ? q : p+1;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            <span class="keywordflow">if</span> (!strncmp(p, <span class="stringliteral">&quot;_TECHMAP_&quot;</span>, 9)) {</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                TechmapWireData record;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                record.wire = it.second;</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                record.value = it.second;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                result[p].push_back(record);</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                it.second-&gt;attributes[<span class="stringliteral">&quot;\\keep&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                it.second-&gt;attributes[<span class="stringliteral">&quot;\\_techmap_special_&quot;</span>] = <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>(1);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            }</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        }</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keywordflow">if</span> (!result.empty()) {</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;            <a class="code" href="../../d0/dbf/structSigMap.html">SigMap</a> sigmap(module);</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it1 : result)</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : it1.second)</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                sigmap.apply(it2.value);</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        }</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="keywordflow">return</span> result;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structTechmapWorker_html_abaf7a7a562b2ceac4e957369e2adc845"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#abaf7a7a562b2ceac4e957369e2adc845">TechmapWorker::TechmapWires</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; TechmapWireData &gt; &gt; TechmapWires</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00077">techmap.cc:77</a></div></div>
<div class="ttc" id="structSigMap_html"><div class="ttname"><a href="../../d0/dbf/structSigMap.html">SigMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00212">sigtools.h:212</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d86/structTechmapWorker_a7446bfe5ecb13c5558c8b68328559b23_cgraph.png" border="0" usemap="#df/d86/structTechmapWorker_a7446bfe5ecb13c5558c8b68328559b23_cgraph" alt=""/></div>
<map name="df/d86/structTechmapWorker_a7446bfe5ecb13c5558c8b68328559b23_cgraph" id="df/d86/structTechmapWorker_a7446bfe5ecb13c5558c8b68328559b23_cgraph">
<area shape="rect" id="node2" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1" title="SigMap::apply" alt="" coords="227,12,330,39"/><area shape="rect" id="node3" href="../../d0/dbf/structSigMap.html#a17c1e00474e24e1b6befdfa9570a96bd" title="SigMap::map_bit" alt="" coords="379,12,498,39"/></map>
</div>
</p>

<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d86/structTechmapWorker_a7446bfe5ecb13c5558c8b68328559b23_icgraph.png" border="0" usemap="#df/d86/structTechmapWorker_a7446bfe5ecb13c5558c8b68328559b23_icgraph" alt=""/></div>
<map name="df/d86/structTechmapWorker_a7446bfe5ecb13c5558c8b68328559b23_icgraph" id="df/d86/structTechmapWorker_a7446bfe5ecb13c5558c8b68328559b23_icgraph">
<area shape="rect" id="node2" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="227,23,400,65"/><area shape="rect" id="node3" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="448,5,605,32"/><area shape="rect" id="node4" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="455,56,598,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ac363b4a444a0980f069c314721b73db8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool TechmapWorker::techmap_module </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::set&lt; <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> * &gt; &amp;&#160;</td>
          <td class="paramname"><em>handled_cells</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::map&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, std::set&lt; <a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../dc/ddf/structRTLIL_1_1sort__by__id__str.html">RTLIL::sort_by_id_str</a> &gt;&gt; &amp;&#160;</td>
          <td class="paramname"><em>celltypeMap</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>in_recursion</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00271">271</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        std::string mapmsg_prefix = in_recursion ? <span class="stringliteral">&quot;Recursively mapping&quot;</span> : <span class="stringliteral">&quot;Mapping&quot;</span>;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="keywordflow">if</span> (!design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module))</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="keywordtype">bool</span> log_continue = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <a class="code" href="../../d0/dbf/structSigMap.html">SigMap</a> sigmap(module);</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <a class="code" href="../../df/df3/structTopoSort.html">TopoSort&lt;RTLIL::Cell*, RTLIL::IdString::compare_ptr_by_name&lt;RTLIL::Cell&gt;</a>&gt; cells;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        std::map&lt;RTLIL::Cell*, std::set&lt;RTLIL::SigBit&gt;&gt; cell_to_inbit;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        std::map&lt;RTLIL::SigBit, std::set&lt;RTLIL::Cell*&gt;&gt; outbit_to_cell;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>())</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        {</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            <span class="keywordflow">if</span> (!design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">selected</a>(module, cell) || handled_cells.count(cell) &gt; 0)</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            std::string cell_type = cell-&gt;type.str();</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;            <span class="keywordflow">if</span> (in_recursion &amp;&amp; cell_type.substr(0, 2) == <span class="stringliteral">&quot;\\$&quot;</span>)</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                cell_type = cell_type.substr(1);</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;            <span class="keywordflow">if</span> (celltypeMap.count(cell_type) == 0) {</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a9a6a948cc6360853858b11a004ae20d2">assert_mode</a> &amp;&amp; cell_type.back() != <span class="charliteral">&#39;_&#39;</span>)</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;(ASSERT MODE) No matching template cell for type %s found.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell_type));</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;            }</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;conn : cell-&gt;connections())</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            {</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig = sigmap(conn.second);</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72cb468d2f0bb654a833263a6d828732">remove_const</a>();</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(sig) == 0)</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;tpl_name : celltypeMap.at(cell_type)) {</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *tpl = map-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>[tpl_name];</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *port = tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">wire</a>(conn.first);</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                    <span class="keywordflow">if</span> (port &amp;&amp; port-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a>)</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                        cell_to_inbit[cell].insert(sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a220868878ef4843df2790fd124b9cd05">begin</a>(), sig.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a52b6496c80b984dc0b03cc61de3c7621">end</a>());</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                    <span class="keywordflow">if</span> (port &amp;&amp; port-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : sig)</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                            outbit_to_cell[bit].insert(cell);</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                }</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;            }</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;            cells.<a class="code" href="../../df/df3/structTopoSort.html#ae53233c995ef2b62b751eb030d5a1eef">node</a>(cell);</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        }</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it_right : cell_to_inbit)</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it_sigbit : it_right.second)</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it_left : outbit_to_cell[it_sigbit])</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;            cells.<a class="code" href="../../df/df3/structTopoSort.html#a32e0337dc7531c4c40859e2082356fb5">edge</a>(it_left, it_right.first);</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        cells.<a class="code" href="../../df/df3/structTopoSort.html#ad1de9d7ee2bfe9c3588fc604365373e9">sort</a>();</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : cells.<a class="code" href="../../df/df3/structTopoSort.html#a3d6ec5b91726d3ad09b6e92a08df6f48">sorted</a>)</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        {</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(handled_cells.count(cell) == 0);</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(cell == module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>(cell-&gt;name));</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;            <span class="keywordtype">bool</span> mapped_cell = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;            std::string cell_type = cell-&gt;type.str();</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;            <span class="keywordflow">if</span> (in_recursion &amp;&amp; cell_type.substr(0, 2) == <span class="stringliteral">&quot;\\$&quot;</span>)</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                cell_type = cell_type.substr(1);</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;tpl_name : celltypeMap.at(cell_type))</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;            {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                <a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> derived_name = tpl_name;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *tpl = map-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">modules_</a>[tpl_name];</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                std::map&lt;RTLIL::IdString, RTLIL::Const&gt; parameters = cell-&gt;parameters;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                <span class="keywordflow">if</span> (tpl-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\blackbox&quot;</span>))</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">flatten_mode</a>)</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                {</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                    std::string extmapper_name;</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                    <span class="keywordflow">if</span> (tpl-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\techmap_simplemap&quot;</span>))</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                        extmapper_name = <span class="stringliteral">&quot;simplemap&quot;</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                    <span class="keywordflow">if</span> (tpl-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\techmap_maccmap&quot;</span>))</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                        extmapper_name = <span class="stringliteral">&quot;maccmap&quot;</span>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                    <span class="keywordflow">if</span> (tpl-&gt;attributes.count(<span class="stringliteral">&quot;\\techmap_wrap&quot;</span>))</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                        extmapper_name = <span class="stringliteral">&quot;wrap&quot;</span>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                    <span class="keywordflow">if</span> (!extmapper_name.empty())</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                    {</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                        cell-&gt;type = cell_type;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                        <span class="keywordflow">if</span> ((<a class="code" href="../../df/d86/structTechmapWorker.html#ab81179410462d8b796f3e3ff92641e62">extern_mode</a> &amp;&amp; !in_recursion) || extmapper_name == <span class="stringliteral">&quot;wrap&quot;</span>)</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                        {</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                            std::string m_name = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$extern:%s:%s&quot;</span>, extmapper_name.c_str(), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;type));</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : cell-&gt;parameters)</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                                m_name += <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;:%s=%s&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(c.first), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(c.second));</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                            <span class="keywordflow">if</span> (extmapper_name == <span class="stringliteral">&quot;wrap&quot;</span>)</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                m_name += <span class="stringliteral">&quot;:&quot;</span> + <a class="code" href="../../d8/d7a/sha1_8cpp.html#afd6b87572914723bc6f531873250aeeb">sha1</a>(tpl-&gt;attributes.at(<span class="stringliteral">&quot;\\techmap_wrap&quot;</span>).decode_string());</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                            <a class="code" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *extmapper_design = <a class="code" href="../../df/d86/structTechmapWorker.html#ab81179410462d8b796f3e3ff92641e62">extern_mode</a> &amp;&amp; !in_recursion ? design : tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                            <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *extmapper_module = extmapper_design-&gt;module(m_name);</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                            <span class="keywordflow">if</span> (extmapper_module == <span class="keyword">nullptr</span>)</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                            {</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                extmapper_module = extmapper_design-&gt;addModule(m_name);</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *extmapper_cell = extmapper_module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(cell-&gt;type, cell);</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                <span class="keywordtype">int</span> <a class="code" href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a5603e43076a7c23341472ae8408c9f23">port_counter</a> = 1;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;c : extmapper_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">connections_</a>) {</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w = extmapper_module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(c.first, <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(c.second));</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                                    <span class="keywordflow">if</span> (w-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a> == <span class="stringliteral">&quot;\\Y&quot;</span> || w-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a> == <span class="stringliteral">&quot;\\Q&quot;</span>)</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                                        w-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                                    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                                        w-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                    w-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> = port_counter++;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                                    c.second = w;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                                }</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                                extmapper_module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56">fixup_ports</a>();</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                                extmapper_module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#add3e7c1368759c8312b2e729f8ea26ab">check</a>();</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                                <span class="keywordflow">if</span> (extmapper_name == <span class="stringliteral">&quot;simplemap&quot;</span>) {</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Creating %s with simplemap.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(extmapper_module));</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                                    <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a697793fbbaafe6bc4f712cb3fbb78a97">simplemap_mappers</a>.count(extmapper_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>) == 0)</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                                        <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;No simplemap mapper for cell type %s found!\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(extmapper_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>));</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                                    <a class="code" href="../../df/d86/structTechmapWorker.html#a697793fbbaafe6bc4f712cb3fbb78a97">simplemap_mappers</a>.at(extmapper_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>)(extmapper_module, extmapper_cell);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                                    extmapper_module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(extmapper_cell);</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                }</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                <span class="keywordflow">if</span> (extmapper_name == <span class="stringliteral">&quot;maccmap&quot;</span>) {</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Creating %s with maccmap.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(extmapper_module));</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                    <span class="keywordflow">if</span> (extmapper_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a> != <span class="stringliteral">&quot;$macc&quot;</span>)</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                                        <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;The maccmap mapper can only map $macc (not %s) cells!\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(extmapper_cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">type</a>));</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                                    <a class="code" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7">maccmap</a>(extmapper_module, extmapper_cell);</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                    extmapper_module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(extmapper_cell);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                }</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                <span class="keywordflow">if</span> (extmapper_name == <span class="stringliteral">&quot;wrap&quot;</span>) {</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;                                    std::string cmd_string = tpl-&gt;attributes.at(<span class="stringliteral">&quot;\\techmap_wrap&quot;</span>).decode_string();</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Running \&quot;%s\&quot; on wrapper %s.\n&quot;</span>, cmd_string.c_str(), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(extmapper_module));</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                                    <a class="code" href="../../d9/d43/structPass.html#a06706709686305908e5ad64b79f29c73">Pass::call_on_module</a>(extmapper_design, extmapper_module, cmd_string);</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                                    log_continue = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                                }</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                            }</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                            cell-&gt;type = extmapper_module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                            cell-&gt;parameters.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a256de0679eb07e30d28cdc404a813b8c">clear</a>();</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                            <span class="keywordflow">if</span> (!<a class="code" href="../../df/d86/structTechmapWorker.html#ab81179410462d8b796f3e3ff92641e62">extern_mode</a> || in_recursion) {</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                                tpl = extmapper_module;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                                <span class="keywordflow">goto</span> use_wrapper_tpl;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                            }</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;%s %s.%s (%s) to %s.\n&quot;</span>, mapmsg_prefix.c_str(), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(module), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;type), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(extmapper_module));</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                        }</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                        {</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;%s %s.%s (%s) with %s.\n&quot;</span>, mapmsg_prefix.c_str(), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(module), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;type), extmapper_name.c_str());</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;                            <span class="keywordflow">if</span> (extmapper_name == <span class="stringliteral">&quot;simplemap&quot;</span>) {</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a697793fbbaafe6bc4f712cb3fbb78a97">simplemap_mappers</a>.count(cell-&gt;type) == 0)</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                    <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;No simplemap mapper for cell type %s found!\n&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(cell-&gt;type));</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                                <a class="code" href="../../df/d86/structTechmapWorker.html#a697793fbbaafe6bc4f712cb3fbb78a97">simplemap_mappers</a>.at(cell-&gt;type)(<a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>, cell);</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                            }</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                            <span class="keywordflow">if</span> (extmapper_name == <span class="stringliteral">&quot;maccmap&quot;</span>) {</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                <span class="keywordflow">if</span> (cell-&gt;type != <span class="stringliteral">&quot;$macc&quot;</span>)</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                    <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;The maccmap mapper can only map $macc (not %s) cells!\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;type));</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                <a class="code" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7">maccmap</a>(module, cell);</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                            }</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                            module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                            cell = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                        }</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                        did_something = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                        mapped_cell = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                        <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                    }</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> conn : cell-&gt;connections()) {</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                        <span class="keywordflow">if</span> (conn.first.substr(0, 1) == <span class="stringliteral">&quot;$&quot;</span>)</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                        <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(conn.first) &gt; 0 &amp;&amp; tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.at(conn.first)-&gt;port_id &gt; 0)</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                            <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                        <span class="keywordflow">if</span> (!conn.second.is_fully_const() || parameters.count(conn.first) &gt; 0 || tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a83a35ad12eeb4ab079961ce324e1b717">avail_parameters</a>.count(conn.first) == 0)</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                            <span class="keywordflow">goto</span> next_tpl;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                        parameters[conn.first] = conn.second.as_const();</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                    }</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                    <span class="keywordflow">if</span> (0) {</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;            next_tpl:</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;                        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                    }</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                    <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a83a35ad12eeb4ab079961ce324e1b717">avail_parameters</a>.count(<span class="stringliteral">&quot;\\_TECHMAP_CELLTYPE_&quot;</span>) != 0)</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                        parameters[<span class="stringliteral">&quot;\\_TECHMAP_CELLTYPE_&quot;</span>] = <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a5caa40a54737cffe9b5856eb9deaef4b">RTLIL::unescape_id</a>(cell-&gt;type);</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> conn : cell-&gt;connections()) {</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                        <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a83a35ad12eeb4ab079961ce324e1b717">avail_parameters</a>.count(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\_TECHMAP_CONSTMSK_%s_&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(conn.first))) != 0) {</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                            std::vector&lt;RTLIL::SigBit&gt; v = sigmap(conn.second).to_sigbit_vector();</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : v)</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                bit = <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(bit.wire == <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a> ? <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a> : <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>);</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                            parameters[<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\_TECHMAP_CONSTMSK_%s_&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(conn.first))] = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(v).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>();</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                        }</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                        <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a83a35ad12eeb4ab079961ce324e1b717">avail_parameters</a>.count(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\_TECHMAP_CONSTVAL_%s_&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(conn.first))) != 0) {</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                            std::vector&lt;RTLIL::SigBit&gt; v = sigmap(conn.second).to_sigbit_vector();</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;                            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : v)</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                <span class="keywordflow">if</span> (bit.wire != <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>)</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                    bit = <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>);</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                            parameters[<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\_TECHMAP_CONSTVAL_%s_&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(conn.first))] = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(v).<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">as_const</a>();</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                        }</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                    }</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                    <span class="keywordtype">int</span> unique_bit_id_counter = 0;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                    std::map&lt;RTLIL::SigBit, int&gt; unique_bit_id;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;                    unique_bit_id[<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>] = unique_bit_id_counter++;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                    unique_bit_id[<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::State::S1</a>] = unique_bit_id_counter++;</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                    unique_bit_id[<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::State::Sx</a>] = unique_bit_id_counter++;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                    unique_bit_id[<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::State::Sz</a>] = unique_bit_id_counter++;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> conn : cell-&gt;connections())</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                        <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a83a35ad12eeb4ab079961ce324e1b717">avail_parameters</a>.count(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\_TECHMAP_CONNMAP_%s_&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(conn.first))) != 0) {</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : sigmap(conn.second).to_sigbit_vector())</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                                <span class="keywordflow">if</span> (unique_bit_id.count(bit) == 0)</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                                    unique_bit_id[bit] = unique_bit_id_counter++;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                        }</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;                    <span class="keywordtype">int</span> bits = 0;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; 32; i++)</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                        <span class="keywordflow">if</span> (((unique_bit_id_counter-1) &amp; (1 &lt;&lt; i)) != 0)</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                            bits = i;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                    <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a83a35ad12eeb4ab079961ce324e1b717">avail_parameters</a>.count(<span class="stringliteral">&quot;\\_TECHMAP_BITS_CONNMAP_&quot;</span>))</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                        parameters[<span class="stringliteral">&quot;\\_TECHMAP_BITS_CONNMAP_&quot;</span>] = bits;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> conn : cell-&gt;connections())</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                        <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a83a35ad12eeb4ab079961ce324e1b717">avail_parameters</a>.count(<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\_TECHMAP_CONNMAP_%s_&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(conn.first))) != 0) {</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                            <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> value;</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;bit : sigmap(conn.second).to_sigbit_vector()) {</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                                <a class="code" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a> chunk(unique_bit_id.at(bit), bits);</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;                                value.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.insert(value.<a class="code" href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">bits</a>.end(), chunk.bits.begin(), chunk.bits.end());</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                            }</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                            parameters[<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;\\_TECHMAP_CONNMAP_%s_&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(conn.first))] = value;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;                        }</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                }</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                <span class="keywordflow">if</span> (0) {</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;            use_wrapper_tpl:;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                    <span class="comment">// do not register techmap_wrap modules with techmap_cache</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                    std::pair&lt;RTLIL::IdString, std::map&lt;RTLIL::IdString, RTLIL::Const&gt;&gt; key(tpl_name, parameters);</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a85aae265a986dca690abc67a142fa7a2">techmap_cache</a>.count(key) &gt; 0) {</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                        tpl = <a class="code" href="../../df/d86/structTechmapWorker.html#a85aae265a986dca690abc67a142fa7a2">techmap_cache</a>[key];</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                        <span class="keywordflow">if</span> (cell-&gt;parameters.size() != 0) {</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                            derived_name = tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#abd2b73cc756a65b5af1174ca0c54ffa2">derive</a>(map, parameters);</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                            tpl = map-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#ac23ab5cd74bb47a74a086b65af5fcb5b">module</a>(derived_name);</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                            log_continue = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                        }</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                        <a class="code" href="../../df/d86/structTechmapWorker.html#a85aae265a986dca690abc67a142fa7a2">techmap_cache</a>[key] = tpl;</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                    }</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;                }</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">flatten_mode</a>) {</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                    <a class="code" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a>[tpl] = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *constmapped_tpl = map-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#ac23ab5cd74bb47a74a086b65af5fcb5b">module</a>(<a class="code" href="../../df/d86/structTechmapWorker.html#aaa8fc6e1677c115ed907844eb6077aa2">constmap_tpl_name</a>(sigmap, tpl, cell, <span class="keyword">false</span>));</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;                    <span class="keywordflow">if</span> (constmapped_tpl != <span class="keyword">nullptr</span>)</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                        tpl = constmapped_tpl;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                }</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a>.count(tpl) == 0)</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                {</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                    <span class="keywordtype">bool</span> keep_running = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                    <a class="code" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a>[tpl] = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;                    std::set&lt;std::string&gt; techmap_wire_names;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                    <span class="keywordflow">while</span> (keep_running)</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                    {</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                        <a class="code" href="../../df/d86/structTechmapWorker.html#abaf7a7a562b2ceac4e957369e2adc845">TechmapWires</a> twd = <a class="code" href="../../df/d86/structTechmapWorker.html#a7446bfe5ecb13c5558c8b68328559b23">techmap_find_special_wires</a>(tpl);</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                        keep_running = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : twd)</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                            techmap_wire_names.insert(it.first);</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : twd[<span class="stringliteral">&quot;_TECHMAP_FAIL_&quot;</span>]) {</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                            <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> value = it.value;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;                            <span class="keywordflow">if</span> (value.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">is_fully_const</a>() &amp;&amp; value.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69">as_bool</a>()) {</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Not using module `%s&#39; from techmap as it contains a %s marker wire with non-zero value %s.\n&quot;</span>,</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                        derived_name.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(it.wire-&gt;name), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(value));</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;                                <a class="code" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a>[tpl] = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                            }</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                        }</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                        <span class="keywordflow">if</span> (!<a class="code" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a>[tpl])</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : twd)</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                        {</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                            <span class="keywordflow">if</span> (it.first.substr(0, 12) != <span class="stringliteral">&quot;_TECHMAP_DO_&quot;</span> || it.second.empty())</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                            <span class="keyword">auto</span> &amp;data = it.second.front();</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                            <span class="keywordflow">if</span> (!data.value.is_fully_const())</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                                <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Techmap yielded config wire %s with non-const value %s.\n&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(data.wire-&gt;name), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(data.value));</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                            techmap_wire_names.erase(it.first);</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                            <span class="keyword">const</span> <span class="keywordtype">char</span> *p = data.wire-&gt;name.c_str();</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                            <span class="keyword">const</span> <span class="keywordtype">char</span> *q = strrchr(p+1, <span class="charliteral">&#39;.&#39;</span>);</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                            q = q ? q : p+1;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                            std::string cmd_string = data.value.as_const().decode_string();</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                        restart_eval_cmd_string:</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                            <span class="keywordflow">if</span> (cmd_string.rfind(<span class="stringliteral">&quot;CONSTMAP; &quot;</span>, 0) == 0)</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                            {</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                                cmd_string = cmd_string.substr(strlen(<span class="stringliteral">&quot;CONSTMAP; &quot;</span>));</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;                                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Analyzing pattern of constant bits for this cell:\n&quot;</span>);</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                                <a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> new_tpl_name = <a class="code" href="../../df/d86/structTechmapWorker.html#aaa8fc6e1677c115ed907844eb6077aa2">constmap_tpl_name</a>(sigmap, tpl, cell, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Creating constmapped module `%s&#39;.\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(new_tpl_name));</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(map-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#ac23ab5cd74bb47a74a086b65af5fcb5b">module</a>(new_tpl_name) == <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                                <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *new_tpl = map-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#aed16bed80223c100059436102b62c74b">addModule</a>(new_tpl_name);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4">cloneInto</a>(new_tpl);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;                                <a class="code" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a>.erase(tpl);</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                                <a class="code" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a>[new_tpl] = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                                tpl = new_tpl;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                                std::map&lt;RTLIL::SigBit, RTLIL::SigBit&gt; port_new2old_map;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;                                std::map&lt;RTLIL::SigBit, RTLIL::SigBit&gt; port_connmap;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;                                std::map&lt;RTLIL::SigBit, RTLIL::SigBit&gt; cellbits_to_tplbits;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                                <span class="keywordflow">for</span> (<span class="keyword">auto</span> wire : tpl-&gt;wires().to_vector())</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;                                {</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                                    <span class="keywordflow">if</span> (!wire-&gt;port_input || wire-&gt;port_output)</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                                        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                    <a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> port_name = wire-&gt;name;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;                                    tpl-&gt;rename(wire, <a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                                    <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *new_wire = tpl-&gt;addWire(port_name, wire);</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;                                    wire-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                                    wire-&gt;port_id = 0;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; wire-&gt;width; i++) {</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                                        port_new2old_map[<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(new_wire, i)] = <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(wire, i);</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                                        port_connmap[<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(wire, i)] = <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a>(new_wire, i);</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                                    }</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                                }</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                                <span class="keywordflow">for</span> (<span class="keyword">auto</span> conn : cell-&gt;connections())</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                                    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i = 0; i &lt; <a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(conn.second); i++)</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;                                    {</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;                                        <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> bit = sigmap(conn.second[i]);</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;                                        <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> tplbit(tpl-&gt;wire(conn.first), i);</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                                        <span class="keywordflow">if</span> (bit.<a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">wire</a> == <span class="keyword">nullptr</span>)</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                                        {</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                                            <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> oldbit = port_new2old_map.at(tplbit);</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                                            port_connmap.at(oldbit) = bit;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                                        }</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                                        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (cellbits_to_tplbits.count(bit))</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                                        {</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                                            <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> oldbit = port_new2old_map.at(tplbit);</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                                            port_connmap.at(oldbit) = cellbits_to_tplbits[bit];</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                        }</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;                                        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                                            cellbits_to_tplbits[bit] = tplbit;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;                                    }</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                <a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> port_conn;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;                                <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : port_connmap) {</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                                    port_conn.first.append_bit(it.first);</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                                    port_conn.second.append_bit(it.second);</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;                                }</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                                tpl-&gt;connect(port_conn);</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;                                tpl-&gt;check();</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                                <span class="keywordflow">goto</span> restart_eval_cmd_string;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;                            }</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                            <span class="keywordflow">if</span> (cmd_string.rfind(<span class="stringliteral">&quot;RECURSION; &quot;</span>, 0) == 0)</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;                            {</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;                                cmd_string = cmd_string.substr(strlen(<span class="stringliteral">&quot;RECURSION; &quot;</span>));</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;                                <span class="keywordflow">while</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8">techmap_module</a>(map, tpl, map, handled_cells, celltypeMap, <span class="keyword">true</span>)) { }</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;                                <span class="keywordflow">goto</span> restart_eval_cmd_string;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                            }</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                            <a class="code" href="../../d9/d43/structPass.html#a06706709686305908e5ad64b79f29c73">Pass::call_on_module</a>(map, tpl, cmd_string);</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(!strncmp(q, <span class="stringliteral">&quot;_TECHMAP_DO_&quot;</span>, 12));</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                            std::string new_name = data.wire-&gt;name.substr(0, q-p) + <span class="stringliteral">&quot;_TECHMAP_DONE_&quot;</span> + data.wire-&gt;name.substr(q-p+12);</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                            <span class="keywordflow">while</span> (tpl-&gt;wires_.count(new_name))</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                                new_name += <span class="stringliteral">&quot;_&quot;</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                            tpl-&gt;rename(data.wire-&gt;name, new_name);</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                            keep_running = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                        }</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                    }</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                    <a class="code" href="../../df/d86/structTechmapWorker.html#abaf7a7a562b2ceac4e957369e2adc845">TechmapWires</a> twd = <a class="code" href="../../df/d86/structTechmapWorker.html#a7446bfe5ecb13c5558c8b68328559b23">techmap_find_special_wires</a>(tpl);</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : twd) {</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                        <span class="keywordflow">if</span> (it.first != <span class="stringliteral">&quot;_TECHMAP_FAIL_&quot;</span> &amp;&amp; it.first.substr(0, 12) != <span class="stringliteral">&quot;_TECHMAP_DO_&quot;</span> &amp;&amp; it.first.substr(0, 14) != <span class="stringliteral">&quot;_TECHMAP_DONE_&quot;</span>)</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                            <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Techmap yielded unknown config wire %s.\n&quot;</span>, it.first.c_str());</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                        <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a>[tpl])</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : it.second)</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                                <span class="keywordflow">if</span> (!it2.value.is_fully_const())</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                                    <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Techmap yielded config wire %s with non-const value %s.\n&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(it2.wire-&gt;name), <a class="code" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a>(it2.value));</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                        techmap_wire_names.erase(it.first);</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                    }</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : techmap_wire_names)</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                        <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Techmap special wire %s disappeared. This is considered a fatal error.\n&quot;</span>, <a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(it));</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a897c45077ed841796b78f765e560b708">recursive_mode</a>) {</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;                        <span class="keywordflow">if</span> (log_continue) {</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;                            <a class="code" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a>(<span class="stringliteral">&quot;Continuing TECHMAP pass.\n&quot;</span>);</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                            log_continue = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                        }</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;                        <span class="keywordflow">while</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8">techmap_module</a>(map, tpl, map, handled_cells, celltypeMap, <span class="keyword">true</span>)) { }</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;                    }</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;                }</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">techmap_do_cache</a>.at(tpl) == <span class="keyword">false</span>)</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                    <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                <span class="keywordflow">if</span> (log_continue) {</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a>(<span class="stringliteral">&quot;Continuing TECHMAP pass.\n&quot;</span>);</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                    log_continue = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                }</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#ab81179410462d8b796f3e3ff92641e62">extern_mode</a> &amp;&amp; !in_recursion)</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                {</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                    std::string m_name = <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$extern:%s&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(tpl));</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                    <span class="keywordflow">if</span> (!design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#ac23ab5cd74bb47a74a086b65af5fcb5b">module</a>(m_name))</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                    {</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                        <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *m = design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#aed16bed80223c100059436102b62c74b">addModule</a>(m_name);</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                        tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4">cloneInto</a>(m);</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                        <span class="keywordflow">for</span> (<span class="keyword">auto</span> cell : m-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">cells</a>()) {</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                            <span class="keywordflow">if</span> (cell-&gt;type.substr(0, 2) == <span class="stringliteral">&quot;\\$&quot;</span>)</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                                cell-&gt;type = cell-&gt;type.substr(1);</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                        }</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                        <a class="code" href="../../df/d86/structTechmapWorker.html#af0f5c612fc378c139067915752e3832c">module_queue</a>.insert(m);</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                    }</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;%s %s.%s to imported %s.\n&quot;</span>, mapmsg_prefix.c_str(), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(module), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(m_name));</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                    cell-&gt;type = m_name;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                    cell-&gt;parameters.clear();</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                }</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                {</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;%s %s.%s using %s.\n&quot;</span>, mapmsg_prefix.c_str(), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(module), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(tpl));</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                    <a class="code" href="../../df/d86/structTechmapWorker.html#a16c426df603a5d603903463358fb916b">techmap_module_worker</a>(design, module, cell, tpl);</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                    cell = <a class="code" href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                }</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                did_something = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                mapped_cell = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;            }</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a9a6a948cc6360853858b11a004ae20d2">assert_mode</a> &amp;&amp; !mapped_cell)</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;(ASSERT MODE) Failed to map cell %s.%s (%s).\n&quot;</span>, <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(module), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell), <a class="code" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a>(cell-&gt;type));</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;            handled_cells.insert(cell);</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        }</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;        <span class="keywordflow">if</span> (log_continue) {</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a>(<span class="stringliteral">&quot;Continuing TECHMAP pass.\n&quot;</span>);</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;            log_continue = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;        }</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a>;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_a31aff0bb01f4c8af6a8eba0b94c3786b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b">RTLIL::Design::selected</a></div><div class="ttdeci">bool selected(T1 *module) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00551">rtlil.h:551</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html_ae7b76704347b4d9c70a5f58cd2c8b0f5"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html#ae7b76704347b4d9c70a5f58cd2c8b0f5">RTLIL::SigBit::wire</a></div><div class="ttdeci">RTLIL::Wire * wire</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00907">rtlil.h:907</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a436b5151a735bcdb34aa1ebc34f5a3b4"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4">RTLIL::Module::cloneInto</a></div><div class="ttdeci">void cloneInto(RTLIL::Module *new_mod) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01022">rtlil.cc:1022</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a897c45077ed841796b78f765e560b708"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a897c45077ed841796b78f765e560b708">TechmapWorker::recursive_mode</a></div><div class="ttdeci">bool recursive_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00082">techmap.cc:82</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a387d7de6d9289f7c150e025b7ff34475">RTLIL::Sz</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00033">rtlil.h:33</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a0645dfddb688b47d2572df2531aed7ae"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae">RTLIL::Module::wire</a></div><div class="ttdeci">RTLIL::Wire * wire(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00637">rtlil.h:637</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00501">rtlil.h:501</a></div></div>
<div class="ttc" id="structTechmapWorker_html_af0f5c612fc378c139067915752e3832c"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#af0f5c612fc378c139067915752e3832c">TechmapWorker::module_queue</a></div><div class="ttdeci">std::set&lt; RTLIL::Module *, RTLIL::IdString::compare_ptr_by_name&lt; RTLIL::Module &gt; &gt; module_queue</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00070">techmap.cc:70</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structTopoSort_html_ad1de9d7ee2bfe9c3588fc604365373e9"><div class="ttname"><a href="../../df/df3/structTopoSort.html#ad1de9d7ee2bfe9c3588fc604365373e9">TopoSort::sort</a></div><div class="ttdeci">bool sort()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00194">utils.h:194</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structTopoSort_html_ae53233c995ef2b62b751eb030d5a1eef"><div class="ttname"><a href="../../df/df3/structTopoSort.html#ae53233c995ef2b62b751eb030d5a1eef">TopoSort::node</a></div><div class="ttdeci">void node(T n)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00145">utils.h:145</a></div></div>
<div class="ttc" id="log_8cc_html_a4a4c59ccc32dd43c3d0f481af23dcf52"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52">log_header</a></div><div class="ttdeci">void log_header(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00188">log.cc:188</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a256de0679eb07e30d28cdc404a813b8c"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a256de0679eb07e30d28cdc404a813b8c">RTLIL::IdString::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00223">rtlil.h:223</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_adbd069b267f2c5e7480549661933d7e9"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9">RTLIL::SigSpec::as_const</a></div><div class="ttdeci">RTLIL::Const as_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02857">rtlil.cc:2857</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a1a451219d7b86378e6cd8d1b34c540e4"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a1a451219d7b86378e6cd8d1b34c540e4">TechmapWorker::techmap_do_cache</a></div><div class="ttdeci">std::map&lt; RTLIL::Module *, bool &gt; techmap_do_cache</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00069">techmap.cc:69</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_ae35046a10e61b1b18f154b365ab74c69"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69">RTLIL::SigSpec::as_bool</a></div><div class="ttdeci">bool as_bool() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02818">rtlil.cc:2818</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a5caa40a54737cffe9b5856eb9deaef4b"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a5caa40a54737cffe9b5856eb9deaef4b">RTLIL::unescape_id</a></div><div class="ttdeci">static std::string unescape_id(std::string str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00257">rtlil.h:257</a></div></div>
<div class="ttc" id="log_8cc_html_a750cfed6c58b0dae503c2a6762c92a86"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86">log_signal</a></div><div class="ttdeci">const char * log_signal(const RTLIL::SigSpec &amp;sig, bool autoint)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00269">log.cc:269</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a85aae265a986dca690abc67a142fa7a2"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a85aae265a986dca690abc67a142fa7a2">TechmapWorker::techmap_cache</a></div><div class="ttdeci">std::map&lt; std::pair&lt; RTLIL::IdString, std::map&lt; RTLIL::IdString, RTLIL::Const &gt; &gt;, RTLIL::Module * &gt; techmap_cache</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00068">techmap.cc:68</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a77eef216a437c42740e17840fa984ba2"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">RTLIL::Wire::port_input</a></div><div class="ttdeci">bool port_input</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a697793fbbaafe6bc4f712cb3fbb78a97"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a697793fbbaafe6bc4f712cb3fbb78a97">TechmapWorker::simplemap_mappers</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, void(*)(RTLIL::Module *, RTLIL::Cell *)&gt; simplemap_mappers</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00067">techmap.cc:67</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="abc_8cc_html_a550cbb7dc5b7c8608f818e8cf882f31a"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00094">abc.cc:94</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a83a35ad12eeb4ab079961ce324e1b717"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a83a35ad12eeb4ab079961ce324e1b717">RTLIL::Module::avail_parameters</a></div><div class="ttdeci">std::set&lt; RTLIL::IdString &gt; avail_parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00600">rtlil.h:600</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a8b2cf8236e1887b5eedc625ec46d14eb"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">RTLIL::Wire::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a81254dcd78f798f7dfc67085f267e097"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a81254dcd78f798f7dfc67085f267e097">RTLIL::Cell::type</a></div><div class="ttdeci">RTLIL::IdString type</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00854">rtlil.h:854</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a8ff9c978238066e416a750ed6456b366">RTLIL::Sx</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00032">rtlil.h:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_add3e7c1368759c8312b2e729f8ea26ab"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#add3e7c1368759c8312b2e729f8ea26ab">RTLIL::Module::check</a></div><div class="ttdeci">virtual void check()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00948">rtlil.cc:948</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00582">rtlil.h:582</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a544ba859d815e7aaa5558ba7b92107b1">RTLIL::S1</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00031">rtlil.h:31</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_abd2b73cc756a65b5af1174ca0c54ffa2"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#abd2b73cc756a65b5af1174ca0c54ffa2">RTLIL::Module::derive</a></div><div class="ttdeci">virtual RTLIL::IdString derive(RTLIL::Design *design, std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00467">rtlil.cc:467</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_abc6e83a9c737ca0c613cf19879da0e5c"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">RTLIL::Wire::port_output</a></div><div class="ttdeci">bool port_output</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a110ac897af320226e9b8e273944aa057"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">TechmapWorker::flatten_mode</a></div><div class="ttdeci">bool flatten_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00081">techmap.cc:81</a></div></div>
<div class="ttc" id="opt__const_8cc_html_a0d4d1c88a764dbb77fe4a3a8dbc882e3"><div class="ttname"><a href="../../d5/d72/opt__const_8cc.html#a0d4d1c88a764dbb77fe4a3a8dbc882e3">did_something</a></div><div class="ttdeci">USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN bool did_something</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d72/opt__const_8cc_source.html#l00032">opt_const.cc:32</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structTechmapWorker_html_abaf7a7a562b2ceac4e957369e2adc845"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#abaf7a7a562b2ceac4e957369e2adc845">TechmapWorker::TechmapWires</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; TechmapWireData &gt; &gt; TechmapWires</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00077">techmap.cc:77</a></div></div>
<div class="ttc" id="structTechmapWorker_html_ac363b4a444a0980f069c314721b73db8"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8">TechmapWorker::techmap_module</a></div><div class="ttdeci">bool techmap_module(RTLIL::Design *design, RTLIL::Module *module, RTLIL::Design *map, std::set&lt; RTLIL::Cell * &gt; &amp;handled_cells, const std::map&lt; RTLIL::IdString, std::set&lt; RTLIL::IdString, RTLIL::sort_by_id_str &gt;&gt; &amp;celltypeMap, bool in_recursion)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00271">techmap.cc:271</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="namespaceVERILOG__FRONTEND_html_a5603e43076a7c23341472ae8408c9f23"><div class="ttname"><a href="../../d4/d56/namespaceVERILOG__FRONTEND.html#a5603e43076a7c23341472ae8408c9f23">VERILOG_FRONTEND::port_counter</a></div><div class="ttdeci">int port_counter</div><div class="ttdef"><b>Definition:</b> <a href="../../da/ddf/verilog__parser_8tab_8cc_source.html#l00086">verilog_parser.tab.cc:86</a></div></div>
<div class="ttc" id="structTopoSort_html_a32e0337dc7531c4c40859e2082356fb5"><div class="ttname"><a href="../../df/df3/structTopoSort.html#a32e0337dc7531c4c40859e2082356fb5">TopoSort::edge</a></div><div class="ttdeci">void edge(T left, T right)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00151">utils.h:151</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a220868878ef4843df2790fd124b9cd05"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a220868878ef4843df2790fd124b9cd05">RTLIL::SigSpec::begin</a></div><div class="ttdeci">RTLIL::SigSpecIterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01024">rtlil.h:1024</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_abd789aaa08fa4fabb04d7df14ba52b56"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56">RTLIL::Module::fixup_ports</a></div><div class="ttdeci">void fixup_ports()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01312">rtlil.cc:1312</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_affb6be514bcd0dd530279d57a2fe0207"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207">RTLIL::SigSpec::is_fully_const</a></div><div class="ttdeci">bool is_fully_const() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02763">rtlil.cc:2763</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a9a6a948cc6360853858b11a004ae20d2"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a9a6a948cc6360853858b11a004ae20d2">TechmapWorker::assert_mode</a></div><div class="ttdeci">bool assert_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00080">techmap.cc:80</a></div></div>
<div class="ttc" id="structSigMap_html"><div class="ttname"><a href="../../d0/dbf/structSigMap.html">SigMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00212">sigtools.h:212</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a920874fc9edac59ebe44ac0775a517cd"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a></div><div class="ttdeci">static const char * id2cstr(const RTLIL::IdString &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00267">rtlil.h:267</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a72cb468d2f0bb654a833263a6d828732"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72cb468d2f0bb654a833263a6d828732">RTLIL::SigSpec::remove_const</a></div><div class="ttdeci">void remove_const()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l02464">rtlil.cc:2464</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_aed16bed80223c100059436102b62c74b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#aed16bed80223c100059436102b62c74b">RTLIL::Design::addModule</a></div><div class="ttdeci">RTLIL::Module * addModule(RTLIL::IdString name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00270">rtlil.cc:270</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_ac23ab5cd74bb47a74a086b65af5fcb5b"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#ac23ab5cd74bb47a74a086b65af5fcb5b">RTLIL::Design::module</a></div><div class="ttdeci">RTLIL::Module * module(RTLIL::IdString name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l00254">rtlil.cc:254</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a57b60c312397a5fb92741b2dd63e9a5d"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d">RTLIL::Module::cells</a></div><div class="ttdeci">RTLIL::ObjRange&lt; RTLIL::Cell * &gt; cells()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00641">rtlil.h:641</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_affc1882231aaeabe17e10bb91fdfaed7"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#affc1882231aaeabe17e10bb91fdfaed7">RTLIL::Design::modules_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Module * &gt; modules_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00507">rtlil.h:507</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
<div class="ttc" id="NumberlikeArray_8hh_html_a070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="../../d3/d9d/NumberlikeArray_8hh.html#a070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9d/NumberlikeArray_8hh_source.html#l00006">NumberlikeArray.hh:6</a></div></div>
<div class="ttc" id="structPass_html_a06706709686305908e5ad64b79f29c73"><div class="ttname"><a href="../../d9/d43/structPass.html#a06706709686305908e5ad64b79f29c73">Pass::call_on_module</a></div><div class="ttdeci">static void call_on_module(RTLIL::Design *design, RTLIL::Module *module, std::string command)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d22/register_8cc_source.html#l00240">register.cc:240</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structTopoSort_html_a3d6ec5b91726d3ad09b6e92a08df6f48"><div class="ttname"><a href="../../df/df3/structTopoSort.html#a3d6ec5b91726d3ad09b6e92a08df6f48">TopoSort::sorted</a></div><div class="ttdeci">std::vector&lt; T &gt; sorted</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00137">utils.h:137</a></div></div>
<div class="ttc" id="sha1_8cpp_html_afd6b87572914723bc6f531873250aeeb"><div class="ttname"><a href="../../d8/d7a/sha1_8cpp.html#afd6b87572914723bc6f531873250aeeb">sha1</a></div><div class="ttdeci">std::string sha1(const std::string &amp;string)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d7a/sha1_8cpp_source.html#l00270">sha1.cpp:270</a></div></div>
<div class="ttc" id="structTechmapWorker_html_ab81179410462d8b796f3e3ff92641e62"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#ab81179410462d8b796f3e3ff92641e62">TechmapWorker::extern_mode</a></div><div class="ttdeci">bool extern_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00079">techmap.cc:79</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html_ae5e5cbf7769988072459931e2c902132"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html#ae5e5cbf7769988072459931e2c902132">RTLIL::Const::bits</a></div><div class="ttdeci">std::vector&lt; RTLIL::State &gt; bits</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00438">rtlil.h:438</a></div></div>
<div class="ttc" id="structTopoSort_html"><div class="ttname"><a href="../../df/df3/structTopoSort.html">TopoSort</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d60/utils_8h_source.html#l00132">utils.h:132</a></div></div>
<div class="ttc" id="techmap_8cc_html_a3ac5e759af6d46ce557310228a448dc7"><div class="ttname"><a href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7">maccmap</a></div><div class="ttdeci">void maccmap(RTLIL::Module *module, RTLIL::Cell *cell, bool unmap=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d89/maccmap_8cc_source.html#l00265">maccmap.cc:265</a></div></div>
<div class="ttc" id="structRTLIL_1_1Const_html"><div class="ttname"><a href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00435">rtlil.h:435</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a1f1c0ef93c752f1acc3fada5df7d05a3"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a1f1c0ef93c752f1acc3fada5df7d05a3">RTLIL::Cell::connections_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; connections_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00855">rtlil.h:855</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
<div class="ttc" id="structTechmapWorker_html_aaa8fc6e1677c115ed907844eb6077aa2"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#aaa8fc6e1677c115ed907844eb6077aa2">TechmapWorker::constmap_tpl_name</a></div><div class="ttdeci">std::string constmap_tpl_name(SigMap &amp;sigmap, RTLIL::Module *tpl, RTLIL::Cell *cell, bool verbose)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00094">techmap.cc:94</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a16c426df603a5d603903463358fb916b"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a16c426df603a5d603903463358fb916b">TechmapWorker::techmap_module_worker</a></div><div class="ttdeci">void techmap_module_worker(RTLIL::Design *design, RTLIL::Module *module, RTLIL::Cell *cell, RTLIL::Module *tpl)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00156">techmap.cc:156</a></div></div>
<div class="ttc" id="log_8cc_html_ae3fbeca33c15c48f406bbd5680014c68"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68">log_id</a></div><div class="ttdeci">const char * log_id(RTLIL::IdString str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00283">log.cc:283</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a52b6496c80b984dc0b03cc61de3c7621"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a52b6496c80b984dc0b03cc61de3c7621">RTLIL::SigSpec::end</a></div><div class="ttdeci">RTLIL::SigSpecIterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01025">rtlil.h:1025</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a7446bfe5ecb13c5558c8b68328559b23"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a7446bfe5ecb13c5558c8b68328559b23">TechmapWorker::techmap_find_special_wires</a></div><div class="ttdeci">TechmapWires techmap_find_special_wires(RTLIL::Module *module)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00121">techmap.cc:121</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d86/structTechmapWorker_ac363b4a444a0980f069c314721b73db8_cgraph.png" border="0" usemap="#df/d86/structTechmapWorker_ac363b4a444a0980f069c314721b73db8_cgraph" alt=""/></div>
<map name="df/d86/structTechmapWorker_ac363b4a444a0980f069c314721b73db8_cgraph" id="df/d86/structTechmapWorker_ac363b4a444a0980f069c314721b73db8_cgraph">
<area shape="rect" id="node2" href="../../d1/d01/structRTLIL_1_1Design.html#a31aff0bb01f4c8af6a8eba0b94c3786b" title="RTLIL::Design::selected" alt="" coords="237,12,397,39"/><area shape="rect" id="node4" href="../../d7/d6c/structRTLIL_1_1Module.html#a57b60c312397a5fb92741b2dd63e9a5d" title="RTLIL::Module::cells" alt="" coords="247,63,387,89"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="503,1265,575,1292"/><area shape="rect" id="node7" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="942,1265,981,1292"/><area shape="rect" id="node8" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="727,1468,783,1495"/><area shape="rect" id="node9" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="889,1443,1034,1469"/><area shape="rect" id="node10" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a72cb468d2f0bb654a833263a6d828732" title="RTLIL::SigSpec::remove\l_const" alt="" coords="236,266,399,307"/><area shape="rect" id="node11" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="721,565,789,592"/><area shape="rect" id="node13" href="../../d7/d6c/structRTLIL_1_1Module.html#a0645dfddb688b47d2572df2531aed7ae" title="RTLIL::Module::wire" alt="" coords="249,433,386,460"/><area shape="rect" id="node14" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a220868878ef4843df2790fd124b9cd05" title="RTLIL::SigSpec::begin" alt="" coords="242,484,393,511"/><area shape="rect" id="node15" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a52b6496c80b984dc0b03cc61de3c7621" title="RTLIL::SigSpec::end" alt="" coords="247,535,388,561"/><area shape="rect" id="node16" href="../../df/df3/structTopoSort.html#ae53233c995ef2b62b751eb030d5a1eef" title="TopoSort::node" alt="" coords="484,189,593,216"/><area shape="rect" id="node17" href="../../df/df3/structTopoSort.html#a32e0337dc7531c4c40859e2082356fb5" title="TopoSort::edge" alt="" coords="263,164,372,191"/><area shape="rect" id="node18" href="../../df/df3/structTopoSort.html#ad1de9d7ee2bfe9c3588fc604365373e9" title="TopoSort::sort" alt="" coords="266,636,369,663"/><area shape="rect" id="node20" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343" title="RTLIL::Module::cell" alt="" coords="251,737,384,764"/><area shape="rect" id="node21" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="932,1759,991,1785"/><area shape="rect" id="node23" href="../../d4/dc1/log_8cc.html#a750cfed6c58b0dae503c2a6762c92a86" title="log_signal" alt="" coords="499,1725,579,1752"/><area shape="rect" id="node25" href="../../d8/d7a/sha1_8cpp.html#afd6b87572914723bc6f531873250aeeb" title="sha1" alt="" coords="513,1864,564,1891"/><area shape="rect" id="node28" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="461,759,617,785"/><area shape="rect" id="node29" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="459,809,619,836"/><area shape="rect" id="node30" href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56" title="RTLIL::Module::fixup\l_ports" alt="" coords="469,693,608,734"/><area shape="rect" id="node33" href="../../d7/d6c/structRTLIL_1_1Module.html#add3e7c1368759c8312b2e729f8ea26ab" title="RTLIL::Module::check" alt="" coords="465,113,613,140"/><area shape="rect" id="node34" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="461,961,617,988"/><area shape="rect" id="node35" href="../../db/d3b/techmap_8cc.html#a3ac5e759af6d46ce557310228a448dc7" title="maccmap" alt="" coords="278,940,357,967"/><area shape="rect" id="node36" href="../../d9/d43/structPass.html#a06706709686305908e5ad64b79f29c73" title="Pass::call_on_module" alt="" coords="465,1215,613,1241"/><area shape="rect" id="node37" href="../../d8/df7/structRTLIL_1_1IdString.html#a256de0679eb07e30d28cdc404a813b8c" title="RTLIL::IdString::clear" alt="" coords="245,1311,389,1337"/><area shape="rect" id="node38" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd" title="RTLIL::id2cstr" alt="" coords="487,1316,591,1343"/><area shape="rect" id="node39" href="../../d3/dc3/namespaceRTLIL.html#a5caa40a54737cffe9b5856eb9deaef4b" title="RTLIL::unescape_id" alt="" coords="248,1412,387,1439"/><area shape="rect" id="node40" href="../../dd/d74/structRTLIL_1_1SigSpec.html#adbd069b267f2c5e7480549661933d7e9" title="RTLIL::SigSpec::as\l_const" alt="" coords="471,467,606,509"/><area shape="rect" id="node41" href="../../d7/d6c/structRTLIL_1_1Module.html#abd2b73cc756a65b5af1174ca0c54ffa2" title="RTLIL::Module::derive" alt="" coords="243,1209,391,1236"/><area shape="rect" id="node42" href="../../d1/d01/structRTLIL_1_1Design.html#ac23ab5cd74bb47a74a086b65af5fcb5b" title="RTLIL::Design::module" alt="" coords="241,1564,394,1591"/><area shape="rect" id="node43" href="../../df/d86/structTechmapWorker.html#aaa8fc6e1677c115ed907844eb6077aa2" title="TechmapWorker::constmap\l_tpl_name" alt="" coords="227,1615,407,1657"/><area shape="rect" id="node44" href="../../df/d86/structTechmapWorker.html#a7446bfe5ecb13c5558c8b68328559b23" title="TechmapWorker::techmap\l_find_special_wires" alt="" coords="231,1681,404,1722"/><area shape="rect" id="node45" href="../../dd/d74/structRTLIL_1_1SigSpec.html#affb6be514bcd0dd530279d57a2fe0207" title="RTLIL::SigSpec::is\l_fully_const" alt="" coords="252,1746,383,1787"/><area shape="rect" id="node46" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ae35046a10e61b1b18f154b365ab74c69" title="RTLIL::SigSpec::as_bool" alt="" coords="456,404,621,431"/><area shape="rect" id="node47" href="../../d1/d01/structRTLIL_1_1Design.html#aed16bed80223c100059436102b62c74b" title="RTLIL::Design::addModule" alt="" coords="230,1863,405,1889"/><area shape="rect" id="node48" href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4" title="RTLIL::Module::cloneInto" alt="" coords="234,839,401,865"/><area shape="rect" id="node49" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52" title="log_header" alt="" coords="275,1964,360,1991"/><area shape="rect" id="node50" href="../../df/d86/structTechmapWorker.html#a16c426df603a5d603903463358fb916b" title="TechmapWorker::techmap\l_module_worker" alt="" coords="231,1042,404,1083"/><area shape="rect" id="node3" href="../../d1/d01/structRTLIL_1_1Design.html#ac0d72a83fb1f702641e342fda3097552" title="RTLIL::Design::selected\l_module" alt="" coords="459,5,619,46"/><area shape="rect" id="node6" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="715,1265,794,1292"/><area shape="rect" id="node12" href="../../d7/d21/testsuite_8cc.html#a1276410a0ea6543cba9a2848dafcfa9a" title="check" alt="" coords="510,273,567,300"/><area shape="rect" id="node19" href="../../df/df3/structTopoSort.html#aabd72807addbf6165ac66b11d9d31dc8" title="TopoSort::sort_worker" alt="" coords="464,641,613,668"/><area shape="rect" id="node22" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1083,1759,1149,1785"/><area shape="rect" id="node24" href="../../d5/d25/namespaceILANG__BACKEND.html#ae3133a9ab2619ff10a74ebff9d1b4d36" title="ILANG_BACKEND::dump\l_sigspec" alt="" coords="669,1722,840,1763"/><area shape="rect" id="node26" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="703,1851,806,1877"/><area shape="rect" id="node27" href="../../d9/d84/classSHA1.html#a89ba0f16575431b0942cbbcfb29107db" title="SHA1::final" alt="" coords="711,1901,798,1928"/><area shape="rect" id="node31" href="../../d6/d0b/namespaceMinisat.html#a1810c0444f62172970ee3ca403ec5882" title="Minisat::sort" alt="" coords="709,725,801,752"/><area shape="rect" id="node32" href="../../d4/d08/rtlil_8cc.html#a7120a6868df66f3396515e2bff094f79" title="fixup_ports_compare" alt="" coords="684,675,825,701"/></map>
</div>
</p>

<p><div id="dynsection-5" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-5-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-5-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-5-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d86/structTechmapWorker_ac363b4a444a0980f069c314721b73db8_icgraph.png" border="0" usemap="#df/d86/structTechmapWorker_ac363b4a444a0980f069c314721b73db8_icgraph" alt=""/></div>
<map name="df/d86/structTechmapWorker_ac363b4a444a0980f069c314721b73db8_icgraph" id="df/d86/structTechmapWorker_ac363b4a444a0980f069c314721b73db8_icgraph">
<area shape="rect" id="node2" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="227,5,384,32"/><area shape="rect" id="node3" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="234,56,377,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a16c426df603a5d603903463358fb916b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void TechmapWorker::techmap_module_worker </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d1/d01/structRTLIL_1_1Design.html">RTLIL::Design</a> *&#160;</td>
          <td class="paramname"><em>design</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>module</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *&#160;</td>
          <td class="paramname"><em>cell</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a> *&#160;</td>
          <td class="paramname"><em>tpl</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00156">156</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    {</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">memories</a>.size() != 0)</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Technology map yielded memories -&gt; this is not supported.\n&quot;</span>);</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>.size() != 0) {</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;            <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;Technology map yielded processes:\n&quot;</span>);</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>)</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a>(<span class="stringliteral">&quot;  %s&quot;</span>,<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a>(it.first));</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a6f48379301d9593fa93a41188c8269eb">autoproc_mode</a>) {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                <a class="code" href="../../d9/d43/structPass.html#a06706709686305908e5ad64b79f29c73">Pass::call_on_module</a>(tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">design</a>, tpl, <span class="stringliteral">&quot;proc&quot;</span>);</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(<a class="code" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a>(tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">processes</a>) == 0);</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Technology map yielded processes -&gt; this is not supported (use -autoproc to run &#39;proc&#39; automatically).\n&quot;</span>);</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        }</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        std::string orig_cell_name;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">flatten_mode</a>)</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                <span class="keywordflow">if</span> (it.first == <span class="stringliteral">&quot;\\_TECHMAP_REPLACE_&quot;</span>) {</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                    orig_cell_name = cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>();</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                    module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec">rename</a>(cell, <a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$techmap%d&quot;</span>, <a class="code" href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a>++) + cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>());</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                    <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                }</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        std::map&lt;RTLIL::IdString, RTLIL::IdString&gt; positional_ports;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>) {</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;            <span class="keywordflow">if</span> (it.second-&gt;port_id &gt; 0)</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                positional_ports[<a class="code" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a>(<span class="stringliteral">&quot;$%d&quot;</span>, it.second-&gt;port_id)] = it.first;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;            std::string w_name = it.second-&gt;name.str();</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            <a class="code" href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be">apply_prefix</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>(), w_name);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(w_name, it.second);</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;            w-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">port_input</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;            w-&gt;port_output = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            w-&gt;port_id = 0;</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;            <span class="keywordflow">if</span> (it.second-&gt;get_bool_attribute(<span class="stringliteral">&quot;\\_techmap_special_&quot;</span>))</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                w-&gt;attributes.clear();</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#ab15fdc1079f793e0fa71a1b65950855e">select</a>(module, w);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        }</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <a class="code" href="../../d0/dbf/structSigMap.html">SigMap</a> port_signal_map;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">connections</a>()) {</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;            <a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> portname = it.first;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;            <span class="keywordflow">if</span> (positional_ports.count(portname) &gt; 0)</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                portname = positional_ports.at(portname);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            <span class="keywordflow">if</span> (tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.count(portname) == 0 || tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.at(portname)-&gt;port_id == 0) {</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                <span class="keywordflow">if</span> (portname.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4">substr</a>(0, 1) == <span class="stringliteral">&quot;$&quot;</span>)</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                    <a class="code" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a>(<span class="stringliteral">&quot;Can&#39;t map port `%s&#39; of cell `%s&#39; to template `%s&#39;!\n&quot;</span>, portname.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>(), tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">c_str</a>());</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            }</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            <a class="code" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *w = tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">wires_</a>.at(portname);</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> c;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;            <span class="keywordflow">if</span> (w-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>) {</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                c.first = it.second;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                c.second = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(w);</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                <a class="code" href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be">apply_prefix</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>(), c.second, <a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                c.first = <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(w);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                c.second = it.second;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                <a class="code" href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be">apply_prefix</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>(), c.first, <a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>);</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            }</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;            <span class="keywordflow">if</span> (c.second.size() &gt; c.first.size())</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                c.second.remove(c.first.size(), c.second.size() - c.first.size());</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;            <span class="keywordflow">if</span> (c.second.size() &lt; c.first.size())</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;                c.second.append(<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a>(<a class="code" href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::State::S0</a>, c.first.size() - c.second.size()));</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;            <a class="code" href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a>(c.first.size() == c.second.size());</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">flatten_mode</a>) {</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                <span class="comment">// more conservative approach:</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                <span class="comment">// connect internal and external wires</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(c);</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                <span class="comment">// approach that yields nicer outputs:</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                <span class="comment">// replace internal wires that are connected to external wires</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                <span class="keywordflow">if</span> (w-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">port_output</a>)</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                    port_signal_map.<a class="code" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">add</a>(c.second, c.first);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                <span class="keywordflow">else</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                    port_signal_map.<a class="code" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">add</a>(c.first, c.second);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            }</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        }</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">cells_</a>)</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        {</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;            std::string c_name = it.second-&gt;name.str();</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">flatten_mode</a> &amp;&amp; c_name == <span class="stringliteral">&quot;\\_TECHMAP_REPLACE_&quot;</span>)</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                c_name = orig_cell_name;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                <a class="code" href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be">apply_prefix</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>(), c_name);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *c = module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(c_name, it.second);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            design-&gt;<a class="code" href="../../d1/d01/structRTLIL_1_1Design.html#ab15fdc1079f793e0fa71a1b65950855e">select</a>(module, c);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">flatten_mode</a> &amp;&amp; c-&gt;type.substr(0, 2) == <span class="stringliteral">&quot;\\$&quot;</span>)</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                c-&gt;type = c-&gt;type.substr(1);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it2 : c-&gt;connections_) {</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                <a class="code" href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be">apply_prefix</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>(), it2.second, <a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                port_signal_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(it2.second);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;            }</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        }</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;it : tpl-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">connections</a>()) {</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            <a class="code" href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a> c = it;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            <a class="code" href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be">apply_prefix</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>(), c.first, <a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>);</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;            <a class="code" href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be">apply_prefix</a>(cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">name</a>.<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">str</a>(), c.second, <a class="code" href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a>);</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            port_signal_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(c.first);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            port_signal_map.<a class="code" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">apply</a>(c.second);</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;            module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">connect</a>(c);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        }</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        module-&gt;<a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">remove</a>(cell);</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    }</div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a7bfe582986df40d056142ceb673240fa"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa">RTLIL::IdString::c_str</a></div><div class="ttdeci">const char * c_str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00178">rtlil.h:178</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_abe954d84d173aa85d6bf7820c1ee2040"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040">RTLIL::IdString::str</a></div><div class="ttdeci">std::string str() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00182">rtlil.h:182</a></div></div>
<div class="ttc" id="techmap_8cc_html_a5688eeee81e28485063865403d09d8be"><div class="ttname"><a href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be">apply_prefix</a></div><div class="ttdeci">YOSYS_NAMESPACE_END USING_YOSYS_NAMESPACE PRIVATE_NAMESPACE_BEGIN void apply_prefix(std::string prefix, std::string &amp;id)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00044">techmap.cc:44</a></div></div>
<div class="ttc" id="yosys_8cc_html_aceb8a688942094270607ba575ade4bca"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca">stringf</a></div><div class="ttdeci">std::string stringf(const char *fmt,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00058">yosys.cc:58</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aa093cc84407f5e461655a356b1b0f6e9"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9">RTLIL::Module::connections</a></div><div class="ttdeci">const std::vector&lt; RTLIL::SigSig &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01307">rtlil.cc:1307</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a59052ebf5a8a4dfe4b6a285b5434d7e0a271f8689cfebbe75b99818707362447e">RTLIL::S0</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00030">rtlil.h:30</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1cf860158070cebc13ae256738711751"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1cf860158070cebc13ae256738711751">RTLIL::Module::wires_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Wire * &gt; wires_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00595">rtlil.h:595</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a3c6d20a76986252f64b42d84ec453d22"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a3c6d20a76986252f64b42d84ec453d22">RTLIL::Cell::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00853">rtlil.h:853</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a77eef216a437c42740e17840fa984ba2"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a77eef216a437c42740e17840fa984ba2">RTLIL::Wire::port_input</a></div><div class="ttdeci">bool port_input</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a8ab3d0765815d534439e924a38f14432"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a8ab3d0765815d534439e924a38f14432">RTLIL::Module::memories</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Memory * &gt; memories</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00601">rtlil.h:601</a></div></div>
<div class="ttc" id="log_8cc_html_a01de98826735d07d7d41604a2ced9a64"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64">log_error</a></div><div class="ttdeci">void log_error(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00204">log.cc:204</a></div></div>
<div class="ttc" id="abc_8cc_html_a550cbb7dc5b7c8608f818e8cf882f31a"><div class="ttname"><a href="../../d0/dde/abc_8cc.html#a550cbb7dc5b7c8608f818e8cf882f31a">module</a></div><div class="ttdeci">RTLIL::Module * module</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/dde/abc_8cc_source.html#l00094">abc.cc:94</a></div></div>
<div class="ttc" id="structRTLIL_1_1Design_html_ab15fdc1079f793e0fa71a1b65950855e"><div class="ttname"><a href="../../d1/d01/structRTLIL_1_1Design.html#ab15fdc1079f793e0fa71a1b65950855e">RTLIL::Design::select</a></div><div class="ttdeci">void select(T1 *module, T2 *member)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00559">rtlil.h:559</a></div></div>
<div class="ttc" id="structSigMap_html_a738d7b0e076b09f842f1bde2275aaba1"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1">SigMap::apply</a></div><div class="ttdeci">void apply(RTLIL::SigBit &amp;bit) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00383">sigtools.h:383</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_abc6e83a9c737ca0c613cf19879da0e5c"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#abc6e83a9c737ca0c613cf19879da0e5c">RTLIL::Wire::port_output</a></div><div class="ttdeci">bool port_output</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00827">rtlil.h:827</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a110ac897af320226e9b8e273944aa057"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a110ac897af320226e9b8e273944aa057">TechmapWorker::flatten_mode</a></div><div class="ttdeci">bool flatten_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00081">techmap.cc:81</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00811">rtlil.h:811</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_ab79bcacb14f3fe41c2350cfa6882956c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c">RTLIL::Module::connect</a></div><div class="ttdeci">void connect(const RTLIL::SigSig &amp;conn)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01278">rtlil.cc:1278</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="yosys_8cc_html_a5b55d619b7ad65835292ad444c784eb8"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8">GetSize</a></div><div class="ttdeci">int GetSize(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00334">yosys.cc:334</a></div></div>
<div class="ttc" id="log_8h_html_a917f0fce5a828f10e533bff1e02cb68f"><div class="ttname"><a href="../../d7/d7f/log_8h.html#a917f0fce5a828f10e533bff1e02cb68f">log_assert</a></div><div class="ttdeci">#define log_assert(_assert_expr_)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d7f/log_8h_source.html#l00085">log.h:85</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec8d4a1a8c3f3573492e90b6e2f5fb64"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec8d4a1a8c3f3573492e90b6e2f5fb64">RTLIL::Module::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00599">rtlil.h:599</a></div></div>
<div class="ttc" id="structSigMap_html"><div class="ttname"><a href="../../d0/dbf/structSigMap.html">SigMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00212">sigtools.h:212</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_a920874fc9edac59ebe44ac0775a517cd"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd">RTLIL::id2cstr</a></div><div class="ttdeci">static const char * id2cstr(const RTLIL::IdString &amp;str)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00267">rtlil.h:267</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_af55a9fd32752e514ca1adfe8d3b5e271"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#af55a9fd32752e514ca1adfe8d3b5e271">RTLIL::Module::processes</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Process * &gt; processes</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00602">rtlil.h:602</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html_a027939234ae831a0135748917d1ca1d4"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4">RTLIL::IdString::substr</a></div><div class="ttdeci">std::string substr(size_t pos=0, size_t len=std::string::npos) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00208">rtlil.h:208</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1b3a28907248e2a82f097b4e275b9583"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1b3a28907248e2a82f097b4e275b9583">RTLIL::Module::cells_</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Cell * &gt; cells_</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00596">rtlil.h:596</a></div></div>
<div class="ttc" id="structPass_html_a06706709686305908e5ad64b79f29c73"><div class="ttname"><a href="../../d9/d43/structPass.html#a06706709686305908e5ad64b79f29c73">Pass::call_on_module</a></div><div class="ttdeci">static void call_on_module(RTLIL::Design *design, RTLIL::Module *module, std::string command)</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d22/register_8cc_source.html#l00240">register.cc:240</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6aa6e393124a0d917c4f1d1a432e4438"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438">RTLIL::Module::remove</a></div><div class="ttdeci">void remove(const std::set&lt; RTLIL::Wire * &gt; &amp;wires)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01158">rtlil.cc:1158</a></div></div>
<div class="ttc" id="log_8cc_html_a5ed8e2adc6340d877478a62cc1d448c9"><div class="ttname"><a href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9">log</a></div><div class="ttdeci">void log(const char *format,...)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dc1/log_8cc_source.html#l00180">log.cc:180</a></div></div>
<div class="ttc" id="structSigMap_html_a6ed3611c9fddcbbd9013b7e012368118"><div class="ttname"><a href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118">SigMap::add</a></div><div class="ttdeci">void add(RTLIL::SigSpec from, RTLIL::SigSpec to)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d98/sigtools_8h_source.html#l00347">sigtools.h:347</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a47011b4cf5005e505ef21d1a43115bc0"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a47011b4cf5005e505ef21d1a43115bc0">RTLIL::Module::design</a></div><div class="ttdeci">RTLIL::Design * design</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00589">rtlil.h:589</a></div></div>
<div class="ttc" id="namespaceRTLIL_html_ab5cacf2e3a347813fe72208c9ee52b7d"><div class="ttname"><a href="../../d3/dc3/namespaceRTLIL.html#ab5cacf2e3a347813fe72208c9ee52b7d">RTLIL::SigSig</a></div><div class="ttdeci">std::pair&lt; SigSpec, SigSpec &gt; SigSig</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00071">rtlil.h:71</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a6eba6dfa5a38ad99056c945dcd794873"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873">RTLIL::Cell::connections</a></div><div class="ttdeci">const std::map&lt; RTLIL::IdString, RTLIL::SigSpec &gt; &amp; connections() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01814">rtlil.cc:1814</a></div></div>
<div class="ttc" id="yosys_8cc_html_aa5be8a502eaaa25be332334ed0252543"><div class="ttname"><a href="../../da/daf/yosys_8cc.html#aa5be8a502eaaa25be332334ed0252543">autoidx</a></div><div class="ttdeci">YOSYS_NAMESPACE_BEGIN int autoidx</div><div class="ttdef"><b>Definition:</b> <a href="../../da/daf/yosys_8cc_source.html#l00051">yosys.cc:51</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a496d8aa3a3bf1624b360de5b06083dec"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec">RTLIL::Module::rename</a></div><div class="ttdeci">void rename(RTLIL::Wire *wire, RTLIL::IdString new_name)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01185">rtlil.cc:1185</a></div></div>
<div class="ttc" id="structTechmapWorker_html_a6f48379301d9593fa93a41188c8269eb"><div class="ttname"><a href="../../df/d86/structTechmapWorker.html#a6f48379301d9593fa93a41188c8269eb">TechmapWorker::autoproc_mode</a></div><div class="ttdeci">bool autoproc_mode</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d3b/techmap_8cc_source.html#l00083">techmap.cc:83</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-6" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-6-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-6-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-6-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d86/structTechmapWorker_a16c426df603a5d603903463358fb916b_cgraph.png" border="0" usemap="#df/d86/structTechmapWorker_a16c426df603a5d603903463358fb916b_cgraph" alt=""/></div>
<map name="df/d86/structTechmapWorker_a16c426df603a5d603903463358fb916b_cgraph" id="df/d86/structTechmapWorker_a16c426df603a5d603903463358fb916b_cgraph">
<area shape="rect" id="node2" href="../../d4/dc1/log_8cc.html#a01de98826735d07d7d41604a2ced9a64" title="log_error" alt="" coords="704,245,776,272"/><area shape="rect" id="node4" href="../../d4/dc1/log_8cc.html#a5ed8e2adc6340d877478a62cc1d448c9" title="log" alt="" coords="1165,220,1203,247"/><area shape="rect" id="node8" href="../../da/daf/yosys_8cc.html#a5b55d619b7ad65835292ad444c784eb8" title="GetSize" alt="" coords="1383,499,1451,525"/><area shape="rect" id="node10" href="../../da/daf/yosys_8cc.html#aceb8a688942094270607ba575ade4bca" title="stringf" alt="" coords="1388,144,1447,171"/><area shape="rect" id="node12" href="../../d3/dc3/namespaceRTLIL.html#a920874fc9edac59ebe44ac0775a517cd" title="RTLIL::id2cstr" alt="" coords="267,752,371,779"/><area shape="rect" id="node14" href="../../d8/df7/structRTLIL_1_1IdString.html#a7bfe582986df40d056142ceb673240fa" title="RTLIL::IdString::c_str" alt="" coords="667,803,813,829"/><area shape="rect" id="node15" href="../../d9/d43/structPass.html#a06706709686305908e5ad64b79f29c73" title="Pass::call_on_module" alt="" coords="245,372,393,399"/><area shape="rect" id="node16" href="../../d8/df7/structRTLIL_1_1IdString.html#abe954d84d173aa85d6bf7820c1ee2040" title="RTLIL::IdString::str" alt="" coords="473,423,604,449"/><area shape="rect" id="node26" href="../../d7/d6c/structRTLIL_1_1Module.html#a496d8aa3a3bf1624b360de5b06083dec" title="RTLIL::Module::rename" alt="" coords="241,904,397,931"/><area shape="rect" id="node27" href="../../db/d3b/techmap_8cc.html#a5688eeee81e28485063865403d09d8be" title="apply_prefix" alt="" coords="274,803,363,829"/><area shape="rect" id="node29" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e" title="RTLIL::Module::addWire" alt="" coords="239,955,399,981"/><area shape="rect" id="node30" href="../../d1/d01/structRTLIL_1_1Design.html#ab15fdc1079f793e0fa71a1b65950855e" title="RTLIL::Design::select" alt="" coords="245,1005,392,1032"/><area shape="rect" id="node32" href="../../d6/db5/structRTLIL_1_1Cell.html#a6eba6dfa5a38ad99056c945dcd794873" title="RTLIL::Cell::connections" alt="" coords="237,1056,400,1083"/><area shape="rect" id="node33" href="../../d8/df7/structRTLIL_1_1IdString.html#a027939234ae831a0135748917d1ca1d4" title="RTLIL::IdString::substr" alt="" coords="463,879,615,905"/><area shape="rect" id="node34" href="../../d7/d6c/structRTLIL_1_1Module.html#ab79bcacb14f3fe41c2350cfa6882956c" title="RTLIL::Module::connect" alt="" coords="239,1107,398,1133"/><area shape="rect" id="node35" href="../../d0/dbf/structSigMap.html#a6ed3611c9fddcbbd9013b7e012368118" title="SigMap::add" alt="" coords="272,625,365,652"/><area shape="rect" id="node39" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676" title="RTLIL::Module::addCell" alt="" coords="241,1157,397,1184"/><area shape="rect" id="node40" href="../../d0/dbf/structSigMap.html#a738d7b0e076b09f842f1bde2275aaba1" title="SigMap::apply" alt="" coords="267,1208,370,1235"/><area shape="rect" id="node42" href="../../d7/d6c/structRTLIL_1_1Module.html#aa093cc84407f5e461655a356b1b0f6e9" title="RTLIL::Module::connections" alt="" coords="227,1259,410,1285"/><area shape="rect" id="node43" href="../../d7/d6c/structRTLIL_1_1Module.html#a6aa6e393124a0d917c4f1d1a432e4438" title="RTLIL::Module::remove" alt="" coords="241,1309,397,1336"/><area shape="rect" id="node3" href="../../d4/dc1/log_8cc.html#a25b6c81d25f95461e4d756a6785c9798" title="logv_error" alt="" coords="1017,347,1095,373"/><area shape="rect" id="node5" href="../../d4/dc1/log_8cc.html#abf46ede721abf1f05ae40747367cf29d" title="logv" alt="" coords="1270,220,1317,247"/><area shape="rect" id="node11" href="../../d4/dc1/log_8cc.html#a4a5e317aa2251f3492aba63a872fc09b" title="log_flush" alt="" coords="1147,296,1221,323"/><area shape="rect" id="node6" href="../../da/daf/yosys_8cc.html#a687c8064bd85bf7488be2e8c83f073e7" title="vstringf" alt="" coords="1518,169,1583,196"/><area shape="rect" id="node9" href="../../d9/d84/classSHA1.html#aec3a46058baf8b4169389c89e3a0a2f4" title="SHA1::update" alt="" coords="1366,245,1469,272"/><area shape="rect" id="node7" href="../../dd/dd4/ilang__parser_8tab_8cc.html#af07d89f5ceaea0c7c8252cc41fd75f37" title="free" alt="" coords="1633,169,1677,196"/><area shape="rect" id="node13" href="../../d4/dc1/log_8cc.html#ae3fbeca33c15c48f406bbd5680014c68" title="log_id" alt="" coords="511,777,567,804"/><area shape="rect" id="node17" href="../../d9/d43/structPass.html#a4588237cba735e3cdc75250d12bab98c" title="Pass::call" alt="" coords="499,372,578,399"/><area shape="rect" id="node18" href="../../d3/d6b/preproc_8cc.html#a37a04d228fd419391980a969f5b3afab" title="next_token" alt="" coords="697,397,783,424"/><area shape="rect" id="node21" href="../../d4/dc1/log_8cc.html#a4a4c59ccc32dd43c3d0f481af23dcf52" title="log_header" alt="" coords="697,296,783,323"/><area shape="rect" id="node24" href="../../da/daf/yosys_8cc.html#a69986b22f50a9fc29cc1b6ca50c0ab8c" title="run_command" alt="" coords="688,448,792,475"/><area shape="rect" id="node25" href="../../d4/dc1/log_8cc.html#aa6cbc6e6d02870d3c7df51803f14f1c4" title="log_cmd_error" alt="" coords="861,347,965,373"/><area shape="rect" id="node19" href="../../d3/d6b/preproc_8cc.html#a0a12500875048b1188ddeb052003e300" title="next_char" alt="" coords="874,397,953,424"/><area shape="rect" id="node20" href="../../d3/d6b/preproc_8cc.html#a16f566be9fd7c1bbe82245fbbb6a77a7" title="return_char" alt="" coords="870,448,957,475"/><area shape="rect" id="node22" href="../../d4/dc1/log_8cc.html#acab879647fe94feabb05c97d1ca4ec5f" title="logv_header" alt="" coords="867,195,959,221"/><area shape="rect" id="node23" href="../../d4/dc1/log_8cc.html#a56889fadb925801a3ba25be960dfe0bd" title="log_spacer" alt="" coords="1013,195,1099,221"/><area shape="rect" id="node28" href="../../d7/d1b/verilog__backend_8cc.html#a64ab94bde941c75b44ab5302b79dd739" title="id" alt="" coords="519,828,558,855"/><area shape="rect" id="node31" href="../../d2/dd8/structRTLIL_1_1Selection.html#a4ffd1a9b0b1a1ff6bc4a5c93ba1dc343" title="RTLIL::Selection::select" alt="" coords="459,1005,619,1032"/><area shape="rect" id="node36" href="../../d0/dbf/structSigMap.html#a9ece31598206f65aa071a1830a0ded54" title="SigMap::register_bit" alt="" coords="471,524,607,551"/><area shape="rect" id="node37" href="../../d0/dbf/structSigMap.html#a39e73745516fad540c4d6d125e012e72" title="SigMap::merge_bit" alt="" coords="474,575,603,601"/><area shape="rect" id="node38" href="../../d0/dbf/structSigMap.html#a17dd8c78694a26df35398565146e3bca" title="SigMap::set_bit" alt="" coords="483,625,594,652"/><area shape="rect" id="node41" href="../../d0/dbf/structSigMap.html#a17c1e00474e24e1b6befdfa9570a96bd" title="SigMap::map_bit" alt="" coords="479,1208,598,1235"/></map>
</div>
</p>

<p><div id="dynsection-7" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-7-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-7-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-7-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../df/d86/structTechmapWorker_a16c426df603a5d603903463358fb916b_icgraph.png" border="0" usemap="#df/d86/structTechmapWorker_a16c426df603a5d603903463358fb916b_icgraph" alt=""/></div>
<map name="df/d86/structTechmapWorker_a16c426df603a5d603903463358fb916b_icgraph" id="df/d86/structTechmapWorker_a16c426df603a5d603903463358fb916b_icgraph">
<area shape="rect" id="node2" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="227,23,400,65"/><area shape="rect" id="node3" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="448,5,605,32"/><area shape="rect" id="node4" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="455,56,598,83"/></map>
</div>
</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a9a6a948cc6360853858b11a004ae20d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TechmapWorker::assert_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00080">80</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a6f48379301d9593fa93a41188c8269eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TechmapWorker::autoproc_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00083">83</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ab81179410462d8b796f3e3ff92641e62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TechmapWorker::extern_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00079">79</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a110ac897af320226e9b8e273944aa057"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TechmapWorker::flatten_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00081">81</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<a class="anchor" id="af0f5c612fc378c139067915752e3832c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::set&lt;<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>*, <a class="el" href="../../d3/d46/structRTLIL_1_1IdString_1_1compare__ptr__by__name.html">RTLIL::IdString::compare_ptr_by_name</a>&lt;<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>&gt; &gt; TechmapWorker::module_queue</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00070">70</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a897c45077ed841796b78f765e560b708"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool TechmapWorker::recursive_mode</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00082">82</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a697793fbbaafe6bc4f712cb3fbb78a97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, void(*)(<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>*, <a class="el" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>*)&gt; TechmapWorker::simplemap_mappers</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00067">67</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a85aae265a986dca690abc67a142fa7a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;std::pair&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, std::map&lt;<a class="el" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a>, <a class="el" href="../../d8/db7/structRTLIL_1_1Const.html">RTLIL::Const</a>&gt; &gt;, <a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>*&gt; TechmapWorker::techmap_cache</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00068">68</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a1a451219d7b86378e6cd8d1b34c540e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;<a class="el" href="../../d7/d6c/structRTLIL_1_1Module.html">RTLIL::Module</a>*, bool&gt; TechmapWorker::techmap_do_cache</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../db/d3b/techmap_8cc_source.html#l00069">69</a> of file <a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../db/d3b/techmap_8cc_source.html">techmap.cc</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../df/d86/structTechmapWorker.html">TechmapWorker</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:20 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
