<root><simulation><result_generated_time />2023-05-17 18:40:48<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 25, 'OX': 25, 'IY': 75, 'IX': 75, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69120000<total_data_size_element />{'W': 110592, 'I': 2880000, 'O': 15000}<total_data_reuse />{'W': 625, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_16', 'K_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [16, 1, 1], 'O': [48, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 24)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 24)], [('K', 2)]], [[], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('K', 24)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('OX', 5), ('OX', 5), ('OY', 5)], [('FX', 3), ('FY', 3), ('C', 32)], []]<I />[[], [('OY', 5), ('OX', 5), ('OX', 5), ('OY', 5), ('FX', 3), ('FY', 3), ('C', 32)], []]<O />[[], [('OY', 5), ('OX', 5), ('OX', 5), ('OY', 5), ('FX', 3), ('FY', 3), ('C', 32)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 625, 1, 1], 'I': [48.0, 1.0, 1.0, 1.0], 'O': [16.0, 1, 288, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 1769472, 1769472], 'I': [8, 23040000, 23040000], 'O': [8, 240000, 240000], 'O_partial': [8, 240000, 0], 'O_final': [0, 0, 240000]}<actual_mem_utilization_individual />{'W': [0.02, 0.05, 0.0], 'I': [0.02, 0.69, 0.0], 'O': [0.02, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.75, 0.0], 'I': [0.02, 0.75, 0.0], 'O': [0.02, 0.75, 0.0]}<effective_mem_size_bit />{'W': [8, 589824, 1769472], 'I': [8, 720000, 23040000], 'O': [8, 240000, 240000], 'O_partial': [8, 240000, 0], 'O_final': [0, 0, 240000]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 16, 1, 1], 'O': [768, 48, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [16, 16, 1, 1], 'O': [48, 48, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [48.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[110592, 110592], [110592, 110592], [110592, 0]]<I />[[2880000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(4305000, 4320000), (4320000, 4305000)], [(4305000, 4320000), (15000, 0)], [(0, 15000), (0, 0)]]<O_partial />[[(4305000, 4320000), (4320000, 4305000)], [(4305000, 4320000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15000, 0)], [(0, 15000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[13824, 13824], [1728, 1728], [432, 0]]<I />[[360000, 360000], [45000, 45000], [11250, 0]]<O />[[(538125, 540000), (540000, 538125)], [(67266, 67500), (234, 0)], [(0, 59), (0, 0)]]<O_partial />[([538125, 540000], [540000, 538125]), ([67266, 67500], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [234, 0]), ([0, 59], [0, 0])]</mem_access_count_word><mac_count><active />69120000<idle />23040000</mac_count></basic_info><energy><total_energy />152287612.5<mem_energy_breakdown><W />[9.7, 342.5, 575.4]<I />[252.2, 8918.4, 14983.3]<O />[755.3, 13377.6, 78.0]</mem_energy_breakdown><MAC_energy><active_MAC />151096320.0<idle_MAC />1152000.0<total />152248320.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5821<utilization_without_data_loading />0.7359<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.7762<mac_utilize_temporal_without_data_loading />0.9812</mac_array_utilization><latency><latency_cycle_with_data_loading />231901<latency_cycle_without_data_loading />183444<ideal_computing_cycle />180000<data_loading><load_cycle_total />48457<load_cycle_individual />{'W': [12, 3456, 0], 'I': [1, 45000, 0]}<load_cycle_combined />{'W': 3456, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />3444<mem_stall_cycle_individual />{'W': [[-179999], [-179375, -175931], [-180000, -180000]], 'I': [[-179999], [-179999, -179999], [-180000, -180000]], 'O': [[-180000], [-180000, 0], [-179531, -179883]]}<mem_stall_cycle_shared />{'W': [[-179999], [-179375, 3444], [0, 0]], 'I': [[-179999], [-179999, 3444], [0, 0]], 'O': [[-180000], [-180000, 0], [-179531, -179883]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 1769472, 1769472], 'I': [8, 23040000, 23040000], 'O': [8, 240000, 240000], 'O_partial': [8, 240000, 0], 'O_final': [0, 0, 240000]}<data_size_each_level_total />{'W': [6144, 1769472, 1769472], 'I': [128, 23040000, 23040000], 'O': [384, 240000, 240000]}<loop_cycles_each_level />{'W': [625, 180000, 180000], 'I': [1, 180000, 180000], 'O': [1, 180000, 180000]}<top_ir_loop_size />{'W': [625, 1, 1], 'I': [1, 1, 1], 'O': [1, 288, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [9.8, 9.8], [9.8, 9.8]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [384.0, 1.3], [1.3, 1.3]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [6144.0, 9.8], [9.8, 9.8]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 128.0]], 'O': [[8.0, 8.0], [384.0, 384.0], [384.0, 1.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [9.8, 9.8], [9.8, 0]], 'I': [[8.0, 8.0], [128.0, 128.0], [128.0, 0]], 'O': [[8.0, 8.0], [384.0, 1.3], [1.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [523.2, 521.8], [137.8, 1.3]], 'I': [[8.0, 8.0], [523.2, 521.8], [137.8, 1.3]], 'O': [[8.0, 8.0], [523.2, 521.8], [137.8, 1.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 180000], [625, 625, 288], [180000, 180000, 1]], 'I': [[1, 1, 180000], [1, 1, 180000], [180000, 180000, 1]], 'O': [[1, 1, 180000], [1, 1, 180000], [180000, 180000, 1]]}<trans_time_real />{'W': [[0, 1, 180000], [[0, 625, 288], [12, 625, 288]], [[3456, 180000, 1], [864, 180000, 1]]], 'I': [[0, 1, 180000], [[0, 1, 180000], [0, 1, 180000]], [[45000, 180000, 1], [11250, 180000, 1]]], 'O': [[0, 1, 180000], [[0, 1, 180000], [1, 1, 180000]], [[469, 180000, 1], [117, 180000, 1]]]}<single_stall_cycle />{'W': [[-1], [-625, -613], [-176544, -179136]], 'I': [[-1], [-1, -1], [-135000, -168750]], 'O': [[-1], [-1, 0], [-179531, -179883]]}<single_stall_count />{'W': [179999, 287, 0], 'I': [179999, 179999, 0], 'O': [180000, 180000, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [469, 0]}, 1: {'W': [3444, 0], 'I': [0, 0], 'O': [180000, 469]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-180000, -180000], [-179531, -180000]], 1: [[3444, -180000], [0, -179531]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>