{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748409478970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748409478976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 28 13:17:58 2025 " "Processing started: Wed May 28 13:17:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748409478976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409478976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_4063_Digital_Filter -c Project_4063_Digital_Filter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4063_Digital_Filter -c Project_4063_Digital_Filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409478976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748409479578 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748409479578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wilbur_uart/rx_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file wilbur_uart/rx_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rx_buffer " "Found entity 1: rx_buffer" {  } { { "Wilbur_UART/rx_buffer.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/rx_buffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_tx.sv(4) " "Verilog HDL Declaration information at uart_tx.sv(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "Wilbur_UART/uart_tx.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/uart_tx.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748409490073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wilbur_uart/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file wilbur_uart/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "Wilbur_UART/uart_tx.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/uart_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_rx.sv(5) " "Verilog HDL Declaration information at uart_rx.sv(5): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "Wilbur_UART/uart_rx.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/uart_rx.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748409490078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wilbur_uart/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file wilbur_uart/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "Wilbur_UART/uart_rx.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wilbur_uart/uart_block.sv 1 1 " "Found 1 design units, including 1 entities, in source file wilbur_uart/uart_block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_block " "Found entity 1: uart_block" {  } { { "Wilbur_UART/uart_block.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/uart_block.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ned_filter/filter_selector.sv 1 1 " "Found 1 design units, including 1 entities, in source file ned_filter/filter_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filter_selector " "Found entity 1: filter_selector" {  } { { "Ned_Filter/filter_selector.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/filter_selector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ned_filter/signalsender.sv 1 1 " "Found 1 design units, including 1 entities, in source file ned_filter/signalsender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignalSender " "Found entity 1: SignalSender" {  } { { "Ned_Filter/SignalSender.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/SignalSender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ned_filter/signalbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ned_filter/signalbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignalBuffer " "Found entity 1: SignalBuffer" {  } { { "Ned_Filter/SignalBuffer.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/SignalBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490096 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "moving_avg_filter_51tap.sv(14) " "Verilog HDL information at moving_avg_filter_51tap.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "Ned_Filter/moving_avg_filter_51tap.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/moving_avg_filter_51tap.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748409490100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ned_filter/moving_avg_filter_51tap.sv 1 1 " "Found 1 design units, including 1 entities, in source file ned_filter/moving_avg_filter_51tap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moving_avg_filter_51tap " "Found entity 1: moving_avg_filter_51tap" {  } { { "Ned_Filter/moving_avg_filter_51tap.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/moving_avg_filter_51tap.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fir_lowpass.sv(29) " "Verilog HDL information at fir_lowpass.sv(29): always construct contains both blocking and non-blocking assignments" {  } { { "Ned_Filter/fir_lowpass.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/fir_lowpass.sv" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748409490104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ned_filter/fir_lowpass.sv 1 1 " "Found 1 design units, including 1 entities, in source file ned_filter/fir_lowpass.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fir_lowpass_filter " "Found entity 1: fir_lowpass_filter" {  } { { "Ned_Filter/fir_lowpass.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/fir_lowpass.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490105 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "waveform_converter.sv(17) " "Verilog HDL information at waveform_converter.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "Khor_LUT/waveform_converter.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Khor_LUT/waveform_converter.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1748409490109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "khor_lut/waveform_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file khor_lut/waveform_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveform_converter " "Found entity 1: waveform_converter" {  } { { "Khor_LUT/waveform_converter.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Khor_LUT/waveform_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/project_4063_digital_filter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/project_4063_digital_filter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_4063_Digital_Filter " "Found entity 1: Project_4063_Digital_Filter" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_clk-SYN " "Found design unit 1: pll_clk-SYN" {  } { { "pll_clk.vhd" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/pll_clk.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490516 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "pll_clk.vhd" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/pll_clk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ned_filter/filters.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ned_filter/filters.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Filters " "Found entity 1: Filters" {  } { { "Ned_Filter/Filters.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/Filters.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wilbur_uart/uart_txrx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file wilbur_uart/uart_txrx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TXRX " "Found entity 1: UART_TXRX" {  } { { "Wilbur_UART/UART_TXRX.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Wilbur_UART/UART_TXRX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748409490522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409490522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_4063_Digital_Filter " "Elaborating entity \"Project_4063_Digital_Filter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748409490561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_converter waveform_converter:inst1 " "Elaborating entity \"waveform_converter\" for hierarchy \"waveform_converter:inst1\"" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "inst1" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { { 40 752 1064 184 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409490565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 waveform_converter.sv(39) " "Verilog HDL assignment warning at waveform_converter.sv(39): truncated value with size 32 to match size of target (8)" {  } { { "Khor_LUT/waveform_converter.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Khor_LUT/waveform_converter.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748409490636 "|Project_4063_Digital_Filter|waveform_converter:inst1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "waveform_converter.sv(23) " "Verilog HDL Case Statement information at waveform_converter.sv(23): all case item expressions in this case statement are onehot" {  } { { "Khor_LUT/waveform_converter.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Khor_LUT/waveform_converter.sv" 23 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748409490636 "|Project_4063_Digital_Filter|waveform_converter:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filters Filters:inst4 " "Elaborating entity \"Filters\" for hierarchy \"Filters:inst4\"" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "inst4" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { { 72 320 640 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409490639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_selector Filters:inst4\|filter_selector:filter_sel_inst " "Elaborating entity \"filter_selector\" for hierarchy \"Filters:inst4\|filter_selector:filter_sel_inst\"" {  } { { "Ned_Filter/Filters.bdf" "filter_sel_inst" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/Filters.bdf" { { -16 704 952 128 "filter_sel_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409490651 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "filter_selector.sv(12) " "Verilog HDL Case Statement information at filter_selector.sv(12): all case item expressions in this case statement are onehot" {  } { { "Ned_Filter/filter_selector.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/filter_selector.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748409490667 "|Project_4063_Digital_Filter|Filters:inst4|filter_selector:filter_sel_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_lowpass_filter Filters:inst4\|fir_lowpass_filter:firfilt_inst " "Elaborating entity \"fir_lowpass_filter\" for hierarchy \"Filters:inst4\|fir_lowpass_filter:firfilt_inst\"" {  } { { "Ned_Filter/Filters.bdf" "firfilt_inst" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/Filters.bdf" { { -16 376 640 96 "firfilt_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409490670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moving_avg_filter_51tap Filters:inst4\|moving_avg_filter_51tap:mafilt_inst " "Elaborating entity \"moving_avg_filter_51tap\" for hierarchy \"Filters:inst4\|moving_avg_filter_51tap:mafilt_inst\"" {  } { { "Ned_Filter/Filters.bdf" "mafilt_inst" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/Filters.bdf" { { 240 376 640 352 "mafilt_inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409491003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 moving_avg_filter_51tap.sv(27) " "Verilog HDL assignment warning at moving_avg_filter_51tap.sv(27): truncated value with size 32 to match size of target (8)" {  } { { "Ned_Filter/moving_avg_filter_51tap.sv" "" { Text "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/Ned_Filter/moving_avg_filter_51tap.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748409491125 "|Project_4063_Digital_Filter|Filters:inst4|moving_avg_filter_51tap:mafilt_inst"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/output_files/Project_4063_Digital_Filter.map.smsg " "Generated suppressed messages file C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/output_files/Project_4063_Digital_Filter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409494988 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748409495099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748409495099 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "busClk " "No output dependent on input pin \"busClk\"" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { { -16 -416 -240 0 "busClk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748409495136 "|Project_4063_Digital_Filter|busClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_Filter\[1\] " "No output dependent on input pin \"control_Filter\[1\]\"" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { { 384 96 272 400 "control_Filter" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748409495136 "|Project_4063_Digital_Filter|control_Filter[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_Filter\[0\] " "No output dependent on input pin \"control_Filter\[0\]\"" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { { 384 96 272 400 "control_Filter" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748409495136 "|Project_4063_Digital_Filter|control_Filter[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_wave\[3\] " "No output dependent on input pin \"control_wave\[3\]\"" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { { 384 528 704 400 "control_wave" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748409495136 "|Project_4063_Digital_Filter|control_wave[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_wave\[2\] " "No output dependent on input pin \"control_wave\[2\]\"" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { { 384 528 704 400 "control_wave" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748409495136 "|Project_4063_Digital_Filter|control_wave[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_wave\[1\] " "No output dependent on input pin \"control_wave\[1\]\"" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { { 384 528 704 400 "control_wave" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748409495136 "|Project_4063_Digital_Filter|control_wave[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_wave\[0\] " "No output dependent on input pin \"control_wave\[0\]\"" {  } { { "rtl/Project_4063_Digital_Filter.bdf" "" { Schematic "C:/Users/Ned/Documents/ECE4063/4063_Project_Digital_Filter/Quartus/rtl/Project_4063_Digital_Filter.bdf" { { 384 528 704 400 "control_wave" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748409495136 "|Project_4063_Digital_Filter|control_wave[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748409495136 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748409495137 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748409495137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748409495137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5074 " "Peak virtual memory: 5074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748409495166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 28 13:18:15 2025 " "Processing ended: Wed May 28 13:18:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748409495166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748409495166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748409495166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748409495166 ""}
