Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "Z:/ElevatorV5/Elevator/Elevator_Control_Test_isim_beh.exe" -prj "Z:/ElevatorV5/Elevator/Elevator_Control_Test_beh.prj" "work.Elevator_Control_Test" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "Z:/ElevatorV5/Elevator/up_counter_4_bit.vhd" into library work
Parsing VHDL file "Z:/ElevatorV5/Elevator/components.vhd" into library work
Parsing VHDL file "Z:/ElevatorV5/Elevator/clock_divider.vhd" into library work
Parsing VHDL file "Z:/ElevatorV5/Elevator/binary_to_bcd_converter.vhd" into library work
Parsing VHDL file "Z:/ElevatorV5/Elevator/BCD_Decoder_7Seg.vhd" into library work
Parsing VHDL file "Z:/ElevatorV5/Elevator/Timer.vhd" into library work
Parsing VHDL file "Z:/ElevatorV5/Elevator/FloorDisplay.vhd" into library work
Parsing VHDL file "Z:/ElevatorV5/Elevator/ElevatorEncoder.vhd" into library work
Parsing VHDL file "Z:/ElevatorV5/Elevator/Elevator_Control.vhd" into library work
Parsing VHDL file "Z:/ElevatorV5/Elevator/Elevator_Control_Test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package components
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity binary_to_bcd_converter [binary_to_bcd_converter_default]
Compiling architecture behavioral of entity BCD_Decoder_7Seg [bcd_decoder_7seg_default]
Compiling architecture binary_to_7seg of entity FloorDisplay [floordisplay_default]
Compiling architecture behavioral of entity clock_divider [\clock_divider(100000000,1000000...]
Compiling architecture behavioral of entity up_counter_4_bit [up_counter_4_bit_default]
Compiling architecture behavioral of entity Timer [timer_default]
Compiling architecture encoder of entity enc_16_4 [enc_16_4_default]
Compiling architecture behavioral of entity Elevator_Control [elevator_control_default]
Compiling architecture behavior of entity elevator_control_test
Time Resolution for simulation is 1ps.
Compiled 23 VHDL Units
Built simulation executable Z:/ElevatorV5/Elevator/Elevator_Control_Test_isim_beh.exe
Fuse Memory Usage: 37108 KB
Fuse CPU Usage: 811 ms
