// Seed: 2847354486
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  assign id_1 = id_2;
  generate
    for (id_3 = 1; 1; id_2 = 1) begin : LABEL_0
      tri  id_4;
      wire id_5;
      always begin : LABEL_0
        @(id_2, posedge id_4 or 1);
      end
      wire id_6;
    end
    wire id_7;
  endgenerate
  wire id_8;
  wor id_9;
  string id_10;
  string id_11;
  wire id_12;
  assign id_9 = id_2;
  assign id_2 = 1;
  wire id_13;
  id_14 :
  assert property (@({id_11, id_10}) "")
  else;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always id_12 = 1;
  module_0 modCall_1 (id_6);
  wire id_17 = 1;
endmodule
