module  _8_to_1_MUX (a,b,c,d,e,f,g,h, sel, d_out);
	input [31:0] a,b,c,d,e,f,g,h;
	input [2:0] sel;
	output reg [31:0] d_out;
	
	
	always @(sel, a,b,c,d,e,f,g,h) 
		begin
			
			3'b000: d_out = 8'b00000001;
			3'b001: d_out = 8'b00000010;
			3'b010: d_out = 8'b00000100;
			3'b011: d_out = 8'b00001000;
			3'b100: d_out = 8'b00010000;
			3'b101: d_out = 8'b00100000;
			3'b110: d_out = 8'b01000000;
			3'b111: d_out = 8'b10000000;
			
			default : d_out = 8'hx;
		endcase
	end
endmodule
