===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.1861 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2414 ( 15.0%)    0.2414 ( 20.4%)  FIR Parser
    0.6866 ( 42.6%)    0.4284 ( 36.1%)  'firrtl.circuit' Pipeline
    0.0928 (  5.8%)    0.0509 (  4.3%)    'firrtl.module' Pipeline
    0.0928 (  5.8%)    0.0509 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0101 (  0.6%)    0.0101 (  0.9%)    InferWidths
    0.0939 (  5.8%)    0.0939 (  7.9%)    LowerFIRRTLTypes
    0.4552 ( 28.3%)    0.2389 ( 20.1%)    'firrtl.module' Pipeline
    0.0715 (  4.4%)    0.0400 (  3.4%)      ExpandWhens
    0.3837 ( 23.8%)    0.1988 ( 16.8%)      Canonicalizer
    0.0344 (  2.1%)    0.0344 (  2.9%)    IMConstProp
    0.0024 (  0.2%)    0.0024 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1477 (  9.2%)    0.1477 ( 12.4%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3076 ( 19.1%)    0.1614 ( 13.6%)  'hw.module' Pipeline
    0.0060 (  0.4%)    0.0042 (  0.4%)    HWCleanup
    0.1438 (  8.9%)    0.0739 (  6.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1577 (  9.8%)    0.0833 (  7.0%)    Canonicalizer
    0.0208 (  1.3%)    0.0208 (  1.8%)  HWLegalizeNames
    0.0445 (  2.8%)    0.0245 (  2.1%)  'hw.module' Pipeline
    0.0445 (  2.8%)    0.0245 (  2.1%)    PrettifyVerilog
    0.1612 ( 10.0%)    0.1612 ( 13.6%)  Output
    0.0007 (  0.0%)    0.0007 (  0.1%)  Rest
    1.6106 (100.0%)    1.1861 (100.0%)  Total

{
  totalTime: 1.195,
  maxMemory: 83677184
}
