Fitter report for ES_mini_project_TRDB_D5M_LT24
Wed Jan 04 19:43:17 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Jan 04 19:43:17 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; ES_mini_project_TRDB_D5M_LT24               ;
; Top-level Entity Name           ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 7,719 / 15,880 ( 49 % )                     ;
; Total registers                 ; 11562                                       ;
; Total pins                      ; 207 / 314 ( 66 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,130,752 / 2,764,800 ( 41 % )              ;
; Total RAM Blocks                ; 146 / 270 ( 54 % )                          ;
; Total DSP Blocks                ; 4 / 84 ( 5 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 5 ( 20 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.8%      ;
;     Processor 3            ;   7.3%      ;
;     Processor 4            ;   7.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; I/O Assignment Warnings                                     ;
+----------------------+--------------------------------------+
; Pin Name             ; Reason                               ;
+----------------------+--------------------------------------+
; HPS_DDR3_ADDR[0]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]    ; Missing slew rate                    ;
; HPS_DDR3_BA[0]       ; Missing slew rate                    ;
; HPS_DDR3_BA[1]       ; Missing slew rate                    ;
; HPS_DDR3_BA[2]       ; Missing slew rate                    ;
; HPS_DDR3_CAS_N       ; Missing slew rate                    ;
; HPS_DDR3_CKE         ; Missing slew rate                    ;
; HPS_DDR3_CS_N        ; Missing slew rate                    ;
; HPS_DDR3_ODT         ; Missing slew rate                    ;
; HPS_DDR3_RAS_N       ; Missing slew rate                    ;
; HPS_DDR3_RESET_N     ; Missing slew rate                    ;
; HPS_DDR3_WE_N        ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK     ; Missing drive strength and slew rate ;
; HPS_ENET_MDC         ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0]  ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1]  ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2]  ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3]  ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN       ; Missing drive strength and slew rate ;
; HPS_SD_CLK           ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK         ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI        ; Missing drive strength and slew rate ;
; HPS_UART_TX          ; Missing drive strength and slew rate ;
; HPS_USB_STP          ; Missing drive strength and slew rate ;
; ADC_CONVST           ; Missing drive strength and slew rate ;
; ADC_SCK              ; Missing drive strength and slew rate ;
; ADC_SDI              ; Missing drive strength and slew rate ;
; LED[0]               ; Missing drive strength and slew rate ;
; LED[1]               ; Missing drive strength and slew rate ;
; LED[2]               ; Missing drive strength and slew rate ;
; LED[3]               ; Missing drive strength and slew rate ;
; LED[4]               ; Missing drive strength and slew rate ;
; LED[5]               ; Missing drive strength and slew rate ;
; LED[6]               ; Missing drive strength and slew rate ;
; LED[7]               ; Missing drive strength and slew rate ;
; GPIO_0_LT24_ADC_CS_N ; Missing drive strength and slew rate ;
; GPIO_0_LT24_ADC_DCLK ; Missing drive strength and slew rate ;
; GPIO_0_LT24_ADC_DIN  ; Missing drive strength and slew rate ;
; GPIO_0_LT24_CS_N     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[0]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[1]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[2]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[3]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[4]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[5]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[6]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[7]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[8]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[9]     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[10]    ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[11]    ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[12]    ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[13]    ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[14]    ; Missing drive strength and slew rate ;
; GPIO_0_LT24_D[15]    ; Missing drive strength and slew rate ;
; GPIO_0_LT24_LCD_ON   ; Missing drive strength and slew rate ;
; GPIO_0_LT24_RD_N     ; Missing drive strength and slew rate ;
; GPIO_0_LT24_RESET_N  ; Missing drive strength and slew rate ;
; GPIO_0_LT24_RS       ; Missing drive strength and slew rate ;
; GPIO_0_LT24_WR_N     ; Missing drive strength and slew rate ;
; GPIO_1_D5M_RESET_N   ; Missing drive strength and slew rate ;
; GPIO_1_D5M_TRIGGER   ; Missing drive strength and slew rate ;
; GPIO_1_D5M_XCLKIN    ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N       ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N       ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO        ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT      ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK        ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT        ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK        ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT        ; Missing drive strength and slew rate ;
; HPS_KEY_N            ; Missing drive strength and slew rate ;
; HPS_LED              ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO         ; Missing drive strength and slew rate ;
; HPS_SD_CMD           ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]       ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]       ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]       ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]       ; Missing drive strength and slew rate ;
; HPS_SPIM_SS          ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]      ; Missing drive strength and slew rate ;
; ARDUINO_IO[0]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[1]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[2]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[3]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[4]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[5]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[6]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[7]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[8]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[9]        ; Missing drive strength and slew rate ;
; ARDUINO_IO[10]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[11]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[12]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[13]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[14]       ; Missing drive strength and slew rate ;
; ARDUINO_IO[15]       ; Missing drive strength and slew rate ;
; ARDUINO_RESET_N      ; Missing drive strength and slew rate ;
; GPIO_1_D5M_SCLK      ; Missing drive strength and slew rate ;
; GPIO_1_D5M_SDATA     ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]     ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]    ; Missing location assignment          ;
; HPS_DDR3_BA[0]       ; Missing location assignment          ;
; HPS_DDR3_BA[1]       ; Missing location assignment          ;
; HPS_DDR3_BA[2]       ; Missing location assignment          ;
; HPS_DDR3_CAS_N       ; Missing location assignment          ;
; HPS_DDR3_CK_N        ; Missing location assignment          ;
; HPS_DDR3_CK_P        ; Missing location assignment          ;
; HPS_DDR3_CKE         ; Missing location assignment          ;
; HPS_DDR3_CS_N        ; Missing location assignment          ;
; HPS_DDR3_DM[0]       ; Missing location assignment          ;
; HPS_DDR3_DM[1]       ; Missing location assignment          ;
; HPS_DDR3_DM[2]       ; Missing location assignment          ;
; HPS_DDR3_DM[3]       ; Missing location assignment          ;
; HPS_DDR3_ODT         ; Missing location assignment          ;
; HPS_DDR3_RAS_N       ; Missing location assignment          ;
; HPS_DDR3_RESET_N     ; Missing location assignment          ;
; HPS_DDR3_WE_N        ; Missing location assignment          ;
; HPS_DDR3_DQ[0]       ; Missing location assignment          ;
; HPS_DDR3_DQ[1]       ; Missing location assignment          ;
; HPS_DDR3_DQ[2]       ; Missing location assignment          ;
; HPS_DDR3_DQ[3]       ; Missing location assignment          ;
; HPS_DDR3_DQ[4]       ; Missing location assignment          ;
; HPS_DDR3_DQ[5]       ; Missing location assignment          ;
; HPS_DDR3_DQ[6]       ; Missing location assignment          ;
; HPS_DDR3_DQ[7]       ; Missing location assignment          ;
; HPS_DDR3_DQ[8]       ; Missing location assignment          ;
; HPS_DDR3_DQ[9]       ; Missing location assignment          ;
; HPS_DDR3_DQ[10]      ; Missing location assignment          ;
; HPS_DDR3_DQ[11]      ; Missing location assignment          ;
; HPS_DDR3_DQ[12]      ; Missing location assignment          ;
; HPS_DDR3_DQ[13]      ; Missing location assignment          ;
; HPS_DDR3_DQ[14]      ; Missing location assignment          ;
; HPS_DDR3_DQ[15]      ; Missing location assignment          ;
; HPS_DDR3_DQ[16]      ; Missing location assignment          ;
; HPS_DDR3_DQ[17]      ; Missing location assignment          ;
; HPS_DDR3_DQ[18]      ; Missing location assignment          ;
; HPS_DDR3_DQ[19]      ; Missing location assignment          ;
; HPS_DDR3_DQ[20]      ; Missing location assignment          ;
; HPS_DDR3_DQ[21]      ; Missing location assignment          ;
; HPS_DDR3_DQ[22]      ; Missing location assignment          ;
; HPS_DDR3_DQ[23]      ; Missing location assignment          ;
; HPS_DDR3_DQ[24]      ; Missing location assignment          ;
; HPS_DDR3_DQ[25]      ; Missing location assignment          ;
; HPS_DDR3_DQ[26]      ; Missing location assignment          ;
; HPS_DDR3_DQ[27]      ; Missing location assignment          ;
; HPS_DDR3_DQ[28]      ; Missing location assignment          ;
; HPS_DDR3_DQ[29]      ; Missing location assignment          ;
; HPS_DDR3_DQ[30]      ; Missing location assignment          ;
; HPS_DDR3_DQ[31]      ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]    ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]    ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]    ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]    ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]    ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]    ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]    ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]    ; Missing location assignment          ;
; HPS_DDR3_RZQ         ; Missing location assignment          ;
+----------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                               ; Destination Port         ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                       ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                 ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                 ; CLKOUT                   ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i184:auto_generated|ram_block1a0                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[0]                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|q_b[1]                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                          ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; AX                       ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                     ; Q                        ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                 ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0] ; RESULTA                  ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[9]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|DJQV8196[9]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[6]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721|DJQV8196[6]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~DUPLICATE                                                      ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~DUPLICATE                             ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]~DUPLICATE                             ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE                                                                                                                                                             ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                                                   ;                          ;                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|AS_AM_Length[6]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|AS_AM_Length[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[5]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[18]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[18]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[22]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[22]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[23]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[24]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[24]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[25]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[25]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[26]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[26]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegStartAddress[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegStartAddress[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegStartAddress[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegStartAddress[3]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegStartAddress[6]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegStartAddress[6]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegStart                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegStart~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_idc:wrptr_g1p|counter10a[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_idc:wrptr_g1p|counter10a[0]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_idc:wrptr_g1p|counter10a[1]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_idc:wrptr_g1p|counter10a[1]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_idc:wrptr_g1p|counter10a[3]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_idc:wrptr_g1p|counter10a[3]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_idc:wrptr_g1p|counter10a[6]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_idc:wrptr_g1p|counter10a[6]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|wrptr_g[8]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_config[3]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_config[3]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_config[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_config[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_config[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_config[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_counter[6]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_counter[8]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_counter[9]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_counter[9]~DUPLICATE                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_config[4]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_config[4]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_config[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_config[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_config[9]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_config[9]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_config[10]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_config[10]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[1]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[2]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[7]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[8]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[2]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[5]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[7]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_frame_blank_config[0]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_frame_blank_config[0]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_frame_blank_config[6]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_frame_blank_config[6]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_frame_blank_counter[3]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_frame_blank_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_config[2]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_config[2]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_config[6]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_config[6]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_config[10]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_config[10]~DUPLICATE                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|rst2~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|av_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_controller_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_controller_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_controller_0_avalon_slave_0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_fill_active~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_done                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_addr_done~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[0]                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_exc_allowed                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_exc_allowed~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[23]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[23]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_inst_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[13]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[14]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[14]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_baddr[17]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_byte_en[2]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_byte_en[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_byte_en[3]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_byte_en[3]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_st_data[12]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_st_data[12]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_st_data[21]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_st_data[21]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[11]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[22]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[24]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[8]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[11]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[21]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[21]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[23]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_bht_data[1]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_bht_data[1]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_rot                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_rot~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_shift_rot_right~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_extra_pc[4]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_extra_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_extra_pc[6]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_extra_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[3]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[5]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[6]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[6]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[10]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_iw[10]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_pc[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_pc[20]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src1[9]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src1[14]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src1[25]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[2]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[4]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_pc[26]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[6]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[6]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[12]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[12]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[15]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[20]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_alu_result[20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc_plus_one[6]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc_plus_one[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc_plus_one[14]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc_plus_one[14]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc_plus_one[17]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_pc_plus_one[17]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_rot_mask[2]                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_rot_mask[2]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_rot_sel_fill0                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_rot_sel_fill0~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|clr_break_line~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_line_field[5]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_line_field[5]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_tag_field[12]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_tag_field[12]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_tag_field[14]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_tag_field[14]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_dp_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[12]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[15]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_tag[15]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~DUPLICATE                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]~DUPLICATE                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~DUPLICATE                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|write~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated|address_reg_a[1]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                    ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------------------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value                   ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------------------------+----------------------------+
; Location                    ;                                             ;              ; ARDUINO_IO_0                                                                                 ; PIN_AG13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_1                                                                                 ; PIN_AF13                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_10                                                                                ; PIN_AF15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_11                                                                                ; PIN_AG16                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_12                                                                                ; PIN_AH11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_13                                                                                ; PIN_AH12                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_14                                                                                ; PIN_AH9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_15                                                                                ; PIN_AG11                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_2                                                                                 ; PIN_AG10                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_3                                                                                 ; PIN_AG9                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_4                                                                                 ; PIN_U14                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_5                                                                                 ; PIN_U13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_6                                                                                 ; PIN_AG8                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_7                                                                                 ; PIN_AH8                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_8                                                                                 ; PIN_AF17                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; ARDUINO_IO_9                                                                                 ; PIN_AE15                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_0                                                                              ; PIN_Y5                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_1                                                                              ; PIN_Y4                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_10                                                                             ; PIN_AG6                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_11                                                                             ; PIN_AF5                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_12                                                                             ; PIN_AE4                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_13                                                                             ; PIN_T13                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_14                                                                             ; PIN_T11                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_15                                                                             ; PIN_AE7                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_2                                                                              ; PIN_W8                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_3                                                                              ; PIN_AB4                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_4                                                                              ; PIN_AH6                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_5                                                                              ; PIN_AH4                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_6                                                                              ; PIN_AG5                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_7                                                                              ; PIN_AH3                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_8                                                                              ; PIN_AH2                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_0_LT24_D_9                                                                              ; PIN_AF4                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_0                                                                               ; PIN_AG18                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_1                                                                               ; PIN_AC23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_10                                                                              ; PIN_AH27                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_11                                                                              ; PIN_AG28                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_2                                                                               ; PIN_AF20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_3                                                                               ; PIN_AG19                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_4                                                                               ; PIN_AG20                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_5                                                                               ; PIN_AF21                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_6                                                                               ; PIN_AE22                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_7                                                                               ; PIN_AF23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_8                                                                               ; PIN_AH24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; GPIO_1_D5M_D_9                                                                               ; PIN_AG26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY_N_0                                                                                      ; PIN_AH17                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; KEY_N_1                                                                                      ; PIN_AH16                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; LED_0                                                                                        ; PIN_W15                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LED_1                                                                                        ; PIN_AA24                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; LED_2                                                                                        ; PIN_V16                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LED_3                                                                                        ; PIN_V15                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LED_4                                                                                        ; PIN_AF26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; LED_5                                                                                        ; PIN_AE26                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; LED_6                                                                                        ; PIN_Y16                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; LED_7                                                                                        ; PIN_AA23                        ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_0                                                                                         ; PIN_L10                         ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_1                                                                                         ; PIN_L9                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_2                                                                                         ; PIN_H6                          ; QSF Assignment             ;
; Location                    ;                                             ;              ; SW_3                                                                                         ; PIN_H5                          ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_0                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_1                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_10                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_11                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_12                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_13                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_14                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_15                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_2                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_3                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_4                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_5                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_6                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_7                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_8                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; ARDUINO_IO_9                                                                                 ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_0                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_1                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_10                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_11                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_12                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_13                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_14                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_15                                                                             ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_2                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_3                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_4                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_5                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_6                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_7                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_8                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_0_LT24_D_9                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_0                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_1                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_10                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_11                                                                              ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_2                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_3                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_4                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_5                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_6                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_7                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_8                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; GPIO_1_D5M_D_9                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_0                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_1                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_10                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_11                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_12                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_13                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_14                                                                             ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_2                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_3                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_4                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_5                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_6                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_7                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_8                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_ADDR_9                                                                              ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_BA_0                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_BA_1                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_BA_2                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DM_0                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DM_1                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DM_2                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DM_3                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQS_N_0                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQS_N_1                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQS_N_2                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQS_N_3                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQS_P_0                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQS_P_1                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQS_P_2                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQS_P_3                                                                             ; DIFFERENTIAL 1.5-V SSTL CLASS I ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_0                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_1                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_10                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_11                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_12                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_13                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_14                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_15                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_16                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_17                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_18                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_19                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_2                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_20                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_21                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_22                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_23                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_24                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_25                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_26                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_27                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_28                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_29                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_3                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_30                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_31                                                                               ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_4                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_5                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_6                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_7                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_8                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_DDR3_DQ_9                                                                                ; SSTL-15 CLASS I                 ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_ENET_RX_DATA_0                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_ENET_RX_DATA_1                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_ENET_RX_DATA_2                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_ENET_RX_DATA_3                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_ENET_TX_DATA_0                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_ENET_TX_DATA_1                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_ENET_TX_DATA_2                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_ENET_TX_DATA_3                                                                           ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_SD_DATA_0                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_SD_DATA_1                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_SD_DATA_2                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_SD_DATA_3                                                                                ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_USB_DATA_0                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_USB_DATA_1                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_USB_DATA_2                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_USB_DATA_3                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_USB_DATA_4                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_USB_DATA_5                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_USB_DATA_6                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; HPS_USB_DATA_7                                                                               ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; KEY_N_0                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; KEY_N_1                                                                                      ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; LED_0                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; LED_1                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; LED_2                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; LED_3                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; LED_4                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; LED_5                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; LED_6                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; LED_7                                                                                        ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; SW_0                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; SW_1                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; SW_2                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; I/O Standard                ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; SW_3                                                                                         ; 3.3-V LVTTL                     ; QSF Assignment             ;
; PLL Compensation Mode       ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                          ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                             ; QSF Assignment             ;
; Global Signal               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level        ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                             ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on                              ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 21449 ) ; 0.00 % ( 0 / 21449 )       ; 0.00 % ( 0 / 21449 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 21449 ) ; 0.00 % ( 0 / 21449 )       ; 0.00 % ( 0 / 21449 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                               ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                  ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                           ;
; pzdyqx:nabboc                         ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                                             ;
; sld_hub:auto_hub                      ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                          ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0                                                                            ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                            ;
+---------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                            ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                        ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                   ; 0.00 % ( 0 / 19698 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                         ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                      ; 0.00 % ( 0 / 257 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0        ; 0.00 % ( 0 / 476 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_hps_0_hps_io_border:border ; 0.00 % ( 0 / 826 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst        ; 0.00 % ( 0 / 26 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+---------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7,719 / 15,880        ; 49 %  ;
; ALMs needed [=A-B+C]                                        ; 7,719                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 9,352 / 15,880        ; 59 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,498                 ;       ;
;         [b] ALMs used for LUT logic                         ; 3,853                 ;       ;
;         [c] ALMs used for registers                         ; 3,001                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,908 / 15,880        ; 12 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 275 / 15,880          ; 2 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 199                   ;       ;
;         [c] Due to LAB input limits                         ; 76                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,340 / 1,588         ; 84 %  ;
;     -- Logic LABs                                           ; 1,340                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 8,699                 ;       ;
;     -- 7 input functions                                    ; 42                    ;       ;
;     -- 6 input functions                                    ; 5,764                 ;       ;
;     -- 5 input functions                                    ; 682                   ;       ;
;     -- 4 input functions                                    ; 608                   ;       ;
;     -- <=3 input functions                                  ; 1,603                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,625                 ;       ;
; Dedicated logic registers                                   ; 11,336                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 10,997 / 31,760       ; 35 %  ;
;         -- Secondary logic registers                        ; 339 / 31,760          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 11,157                ;       ;
;         -- Routing optimization registers                   ; 179                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 207 / 314             ; 66 %  ;
;     -- Clock pins                                           ; 5 / 6                 ; 83 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 5                     ;       ;
; M10K blocks                                                 ; 146 / 270             ; 54 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,130,752 / 2,764,800 ; 41 %  ;
; Total block memory implementation bits                      ; 1,495,040 / 2,764,800 ; 54 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 4 / 84                ; 5 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 5                 ; 20 %  ;
; Global clocks                                               ; 5 / 16                ; 31 %  ;
; Quadrant clocks                                             ; 0 / 72                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 35.0% / 34.6% / 36.4% ;       ;
; Peak interconnect usage (total/H/V)                         ; 60.4% / 61.9% / 61.3% ;       ;
; Maximum fan-out                                             ; 8417                  ;       ;
; Highest non-global fan-out                                  ; 7680                  ;       ;
; Total fan-out                                               ; 105412                ;       ;
; Average fan-out                                             ; 4.40                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; soc_system_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 8236 / 15880 ( 52 % )  ; 65 / 15880 ( < 1 % ) ; 102 / 15880 ( < 1 % ) ; 157 / 15880 ( < 1 % )          ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 8236                   ; 65                   ; 102                   ; 157                            ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8981 / 15880 ( 57 % )  ; 72 / 15880 ( < 1 % ) ; 109 / 15880 ( < 1 % ) ; 192 / 15880 ( 1 % )            ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 2391                   ; 14                   ; 35                    ; 58                             ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 3709                   ; 37                   ; 51                    ; 58                             ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 2881                   ; 21                   ; 23                    ; 76                             ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1019 / 15880 ( 6 % )   ; 7 / 15880 ( < 1 % )  ; 8 / 15880 ( < 1 % )   ; 35 / 15880 ( < 1 % )           ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 274 / 15880 ( 2 % )    ; 0 / 15880 ( 0 % )    ; 1 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )              ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 198                    ; 0                    ; 1                     ; 0                              ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 76                     ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                   ; Low                            ; Low                                   ; Low                            ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 1293 / 1588 ( 81 % )   ; 10 / 1588 ( < 1 % )  ; 15 / 1588 ( < 1 % )   ; 23 / 1588 ( 1 % )              ; 0 / 1588 ( 0 % )                      ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 1293                   ; 10                   ; 15                    ; 23                             ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 8266                   ; 94                   ; 141                   ; 198                            ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 36                     ; 3                    ; 3                     ; 0                              ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 5666                   ; 13                   ; 29                    ; 56                             ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 618                    ; 15                   ; 27                    ; 22                             ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 545                    ; 18                   ; 24                    ; 21                             ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 1401                   ; 45                   ; 58                    ; 99                             ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 2447                   ; 34                   ; 38                    ; 106                            ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
;         -- Primary logic registers                          ; 10544 / 31760 ( 33 % ) ; 70 / 31760 ( < 1 % ) ; 116 / 31760 ( < 1 % ) ; 267 / 31760 ( < 1 % )          ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 308 / 31760 ( < 1 % )  ; 9 / 31760 ( < 1 % )  ; 6 / 31760 ( < 1 % )   ; 16 / 31760 ( < 1 % )           ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                       ;                                ;                                       ;                                ;
;         -- Design implementation registers                  ; 10691                  ; 72                   ; 116                   ; 278                            ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 161                    ; 7                    ; 6                     ; 5                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
; I/O pins                                                    ; 135                    ; 0                    ; 0                     ; 0                              ; 71                                    ; 1                              ;
; I/O registers                                               ; 50                     ; 0                    ; 0                     ; 0                              ; 176                                   ; 0                              ;
; Total block memory bits                                     ; 1130624                ; 0                    ; 0                     ; 128                            ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 1484800                ; 0                    ; 0                     ; 10240                          ; 0                                     ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 145 / 270 ( 53 % )     ; 0 / 270 ( 0 % )      ; 0 / 270 ( 0 % )       ; 1 / 270 ( < 1 % )              ; 0 / 270 ( 0 % )                       ; 0 / 270 ( 0 % )                ;
; DSP block                                                   ; 4 / 84 ( 4 % )         ; 0 / 84 ( 0 % )       ; 0 / 84 ( 0 % )        ; 0 / 84 ( 0 % )                 ; 0 / 84 ( 0 % )                        ; 0 / 84 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                        ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )      ; 0 / 110 ( 0 % )      ; 0 / 110 ( 0 % )       ; 0 / 110 ( 0 % )                ; 0 / 110 ( 0 % )                       ; 4 / 110 ( 3 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )          ; 0 / 3 ( 0 % )        ; 0 / 3 ( 0 % )         ; 0 / 3 ( 0 % )                  ; 1 / 3 ( 33 % )                        ; 0 / 3 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 992 ( 0 % )        ; 0 / 992 ( 0 % )      ; 0 / 992 ( 0 % )       ; 0 / 992 ( 0 % )                ; 186 / 992 ( 18 % )                    ; 0 / 992 ( 0 % )                ;
; Double data rate I/O input circuitry                        ; 0 / 304 ( 0 % )        ; 0 / 304 ( 0 % )      ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )                ; 32 / 304 ( 10 % )                     ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 304 ( 0 % )        ; 0 / 304 ( 0 % )      ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )                ; 66 / 304 ( 21 % )                     ; 0 / 304 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 320 ( 0 % )        ; 0 / 320 ( 0 % )      ; 0 / 320 ( 0 % )       ; 0 / 320 ( 0 % )                ; 40 / 320 ( 12 % )                     ; 0 / 320 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 7 ( 0 % )          ; 0 / 7 ( 0 % )        ; 0 / 7 ( 0 % )         ; 0 / 7 ( 0 % )                  ; 2 / 7 ( 28 % )                        ; 0 / 7 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 16 ( 0 % )         ; 0 / 16 ( 0 % )       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 16 ( 0 % )         ; 0 / 16 ( 0 % )       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 976 ( 0 % )        ; 0 / 976 ( 0 % )      ; 0 / 976 ( 0 % )       ; 0 / 976 ( 0 % )                ; 124 / 976 ( 12 % )                    ; 0 / 976 ( 0 % )                ;
; Pin configuration                                           ; 0 / 256 ( 0 % )        ; 0 / 256 ( 0 % )      ; 0 / 256 ( 0 % )       ; 0 / 256 ( 0 % )                ; 40 / 256 ( 15 % )                     ; 0 / 256 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 16 ( 0 % )         ; 0 / 16 ( 0 % )       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 304 ( 0 % )        ; 0 / 304 ( 0 % )      ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )                ; 5 / 304 ( 1 % )                       ; 0 / 304 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )                 ; 6 / 36 ( 16 % )                       ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 112 ( 0 % )        ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ; 26 / 112 ( 23 % )                     ; 0 / 112 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 304 ( 0 % )        ; 0 / 304 ( 0 % )      ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )                ; 32 / 304 ( 10 % )                     ; 0 / 304 ( 0 % )                ;
; LFIFO                                                       ; 0 / 16 ( 0 % )         ; 0 / 16 ( 0 % )       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 2 / 4 ( 50 % )                        ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 1 / 1 ( 100 % )                       ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )          ; 0 / 5 ( 0 % )        ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                  ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 304 ( 0 % )        ; 0 / 304 ( 0 % )      ; 0 / 304 ( 0 % )       ; 0 / 304 ( 0 % )                ; 32 / 304 ( 10 % )                     ; 0 / 304 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                        ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )         ; 0 / 45 ( 0 % )       ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )                 ; 0 / 45 ( 0 % )                        ; 1 / 45 ( 2 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )          ; 0 / 5 ( 0 % )        ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                  ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )          ; 0 / 5 ( 0 % )        ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                  ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; VFIFO                                                       ; 0 / 16 ( 0 % )         ; 0 / 16 ( 0 % )       ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ; 4 / 16 ( 25 % )                       ; 0 / 16 ( 0 % )                 ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Connections                                                 ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Input Connections                                    ; 11365                  ; 68                   ; 195                   ; 526                            ; 76                                    ; 78                             ;
;     -- Registered Input Connections                         ; 10915                  ; 33                   ; 130                   ; 306                            ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 120                    ; 5                    ; 458                   ; 34                             ; 101                                   ; 11590                          ;
;     -- Registered Output Connections                        ; 42                     ; 4                    ; 458                   ; 0                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Internal Connections                                        ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Total Connections                                    ; 101968                 ; 591                  ; 1524                  ; 1989                           ; 5203                                  ; 11714                          ;
;     -- Registered Connections                               ; 39996                  ; 356                  ; 1165                  ; 971                            ; 100                                   ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; External Connections                                        ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Top                                                  ; 40                     ; 1                    ; 218                   ; 2                              ; 49                                    ; 11175                          ;
;     -- pzdyqx:nabboc                                        ; 1                      ; 0                    ; 37                    ; 0                              ; 0                                     ; 35                             ;
;     -- sld_hub:auto_hub                                     ; 218                    ; 37                   ; 28                    ; 203                            ; 0                                     ; 167                            ;
;     -- sld_signaltap:auto_signaltap_0                       ; 2                      ; 0                    ; 203                   ; 64                             ; 0                                     ; 291                            ;
;     -- soc_system_hps_0_hps_io_border:border                ; 49                     ; 0                    ; 0                     ; 0                              ; 128                                   ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 11175                  ; 35                   ; 167                   ; 291                            ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Partition Interface                                         ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Input Ports                                          ; 93                     ; 11                   ; 144                   ; 71                             ; 12                                    ; 82                             ;
;     -- Output Ports                                         ; 90                     ; 4                    ; 161                   ; 17                             ; 44                                    ; 46                             ;
;     -- Bidir Ports                                          ; 84                     ; 0                    ; 0                     ; 0                              ; 64                                    ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Registered Ports                                            ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 2                    ; 3                     ; 8                              ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 3                    ; 88                    ; 3                              ; 0                                     ; 0                              ;
;                                                             ;                        ;                      ;                       ;                                ;                                       ;                                ;
; Port Connectivity                                           ;                        ;                      ;                       ;                                ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                    ; 3                     ; 16                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                    ; 53                    ; 2                              ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                     ; 16                             ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                     ; 1                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                    ; 113                   ; 4                              ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                     ; 0                              ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 2                    ; 118                   ; 18                             ; 0                                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                    ; 98                    ; 5                              ; 0                                     ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+-----------------------+--------------------------------+---------------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                 ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_SDO                  ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50             ; V11   ; 3B       ; 15           ; 0            ; 0            ; 2960                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK2_50             ; Y13   ; 4A       ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK3_50             ; E11   ; 8A       ; 15           ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_0_LT24_ADC_BUSY     ; W12   ; 3B       ; 21           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_0_LT24_ADC_DOUT     ; AF7   ; 3B       ; 17           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_0_LT24_ADC_PENIRQ_N ; V12   ; 3B       ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[0]          ; AG18  ; 4A       ; 50           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[10]         ; AH27  ; 4A       ; 65           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[11]         ; AG28  ; 4A       ; 65           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[1]          ; AC23  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[2]          ; AF20  ; 4A       ; 53           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[3]          ; AG19  ; 4A       ; 51           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[4]          ; AG20  ; 4A       ; 53           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[5]          ; AF21  ; 4A       ; 55           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[6]          ; AE22  ; 4A       ; 57           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[7]          ; AF23  ; 4A       ; 59           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[8]          ; AH24  ; 4A       ; 61           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_D[9]          ; AG26  ; 4A       ; 62           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_FVAL          ; AD19  ; 4A       ; 48           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_LVAL          ; AF18  ; 4A       ; 48           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_PIXCLK        ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; GPIO_1_D5M_STROBE        ; AE19  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ             ; D25   ; 6A       ; 68           ; 60           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK          ; J12   ; 7B       ; 47           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0]      ; A14   ; 7B       ; 49           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1]      ; A11   ; 7B       ; 47           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2]      ; C15   ; 7B       ; 46           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3]      ; A9    ; 7B       ; 46           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV           ; J13   ; 7B       ; 47           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO            ; B19   ; 7A       ; 52           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX              ; A22   ; 7A       ; 60           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT           ; G4    ; 7D       ; 32           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR              ; E5    ; 7D       ; 29           ; 61           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT              ; D5    ; 7D       ; 29           ; 61           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[0]                 ; AH17  ; 4A       ; 46           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY_N[1]                 ; AH16  ; 4A       ; 46           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]                    ; L10   ; 8A       ; 4            ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]                    ; L9    ; 8A       ; 4            ; 61           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]                    ; H6    ; 8A       ; 4            ; 61           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]                    ; H5    ; 8A       ; 4            ; 61           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+--------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                 ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_CONVST           ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCK              ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SDI              ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_ADC_CS_N ; AF11  ; 3B       ; 17           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_ADC_DCLK ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_ADC_DIN  ; AF8   ; 3B       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_CS_N     ; AF6   ; 3B       ; 15           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[0]     ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[10]    ; AG6   ; 3B       ; 17           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[11]    ; AF5   ; 3B       ; 15           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[12]    ; AE4   ; 3B       ; 10           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[13]    ; T13   ; 3B       ; 18           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[14]    ; T11   ; 3B       ; 12           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[15]    ; AE7   ; 3B       ; 12           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[1]     ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[2]     ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[3]     ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[4]     ; AH6   ; 3B       ; 21           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[5]     ; AH4   ; 3B       ; 19           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[6]     ; AG5   ; 3B       ; 19           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[7]     ; AH3   ; 3B       ; 18           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[8]     ; AH2   ; 3B       ; 18           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_D[9]     ; AF4   ; 3B       ; 10           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_LCD_ON   ; AE12  ; 3B       ; 19           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_RD_N     ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_RESET_N  ; AE11  ; 3B       ; 14           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_RS       ; AH5   ; 3B       ; 21           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_0_LT24_WR_N     ; T12   ; 3B       ; 18           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1_D5M_RESET_N   ; AF25  ; 4A       ; 65           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1_D5M_TRIGGER   ; AG23  ; 4A       ; 59           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; GPIO_1_D5M_XCLKIN    ; AG24  ; 4A       ; 61           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]     ; C28   ; 6A       ; 68           ; 51           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]    ; A24   ; 6A       ; 68           ; 58           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]    ; B24   ; 6A       ; 68           ; 58           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]    ; D24   ; 6A       ; 68           ; 59           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]    ; C24   ; 6A       ; 68           ; 59           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]    ; G23   ; 6A       ; 68           ; 60           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]     ; B28   ; 6A       ; 68           ; 51           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]     ; E26   ; 6A       ; 68           ; 52           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]     ; D26   ; 6A       ; 68           ; 52           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]     ; J21   ; 6A       ; 68           ; 52           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]     ; J20   ; 6A       ; 68           ; 52           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]     ; C26   ; 6A       ; 68           ; 53           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]     ; B26   ; 6A       ; 68           ; 53           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]     ; F26   ; 6A       ; 68           ; 58           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]     ; F25   ; 6A       ; 68           ; 58           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]       ; A27   ; 6A       ; 68           ; 54           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]       ; H25   ; 6A       ; 68           ; 54           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]       ; G25   ; 6A       ; 68           ; 54           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N       ; A26   ; 6A       ; 68           ; 57           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE         ; L28   ; 6A       ; 68           ; 37           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N        ; N20   ; 6A       ; 68           ; 53           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P        ; N21   ; 6A       ; 68           ; 53           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N        ; L21   ; 6A       ; 68           ; 59           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]       ; G28   ; 6A       ; 68           ; 43           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]       ; P28   ; 6A       ; 68           ; 36           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]       ; W28   ; 6B       ; 68           ; 29           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]       ; AB28  ; 6B       ; 68           ; 22           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT         ; D28   ; 6A       ; 68           ; 45           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N       ; A25   ; 6A       ; 68           ; 57           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N     ; V28   ; 6B       ; 68           ; 31           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N        ; E25   ; 6A       ; 68           ; 60           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK     ; J15   ; 7B       ; 51           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC         ; A13   ; 7B       ; 49           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0]  ; A16   ; 7B       ; 51           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1]  ; J14   ; 7B       ; 51           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2]  ; A15   ; 7B       ; 51           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3]  ; D17   ; 7B       ; 49           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN       ; A12   ; 7B       ; 47           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK           ; B8    ; 7C       ; 37           ; 61           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK         ; C19   ; 7A       ; 55           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI        ; B16   ; 7A       ; 52           ; 61           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX          ; B21   ; 7A       ; 60           ; 61           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP          ; C5    ; 7D       ; 32           ; 61           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]               ; W15   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]               ; AA24  ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]               ; V16   ; 5A       ; 68           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]               ; V15   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]               ; AF26  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]               ; AE26  ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]               ; Y16   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]               ; AA23  ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARDUINO_IO[0]     ; AG13  ; 4A       ; 32           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[10]    ; AF15  ; 4A       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[11]    ; AG16  ; 4A       ; 40           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[12]    ; AH11  ; 4A       ; 38           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[13]    ; AH12  ; 4A       ; 40           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[14]    ; AH9   ; 4A       ; 36           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[15]    ; AG11  ; 4A       ; 38           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[1]     ; AF13  ; 4A       ; 32           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[2]     ; AG10  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[3]     ; AG9   ; 4A       ; 34           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[4]     ; U14   ; 4A       ; 34           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[5]     ; U13   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[6]     ; AG8   ; 4A       ; 32           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[7]     ; AH8   ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[8]     ; AF17  ; 4A       ; 40           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_IO[9]     ; AE15  ; 4A       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; ARDUINO_RESET_N   ; AH7   ; 4A       ; 32           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1_D5M_SCLK   ; AE24  ; 4A       ; 62           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; GPIO_1_D5M_SDATA  ; AE20  ; 4A       ; 51           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_CONV_USB_N    ; C6    ; 7D       ; 32           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 68           ; 45           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 68           ; 38           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 68           ; 31           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 68           ; 24           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 68           ; 45           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 68           ; 38           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 68           ; 31           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 68           ; 24           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 68           ; 46           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 68           ; 39           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 68           ; 38           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 68           ; 37           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 68           ; 37           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 68           ; 37           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 68           ; 36           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 68           ; 32           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 68           ; 32           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 68           ; 32           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 68           ; 31           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 68           ; 46           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 68           ; 30           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 68           ; 30           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 68           ; 30           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 68           ; 29           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 68           ; 25           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 68           ; 25           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 68           ; 25           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 68           ; 24           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 68           ; 23           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 68           ; 23           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 68           ; 46           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 68           ; 23           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 68           ; 22           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 68           ; 45           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 68           ; 44           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 68           ; 44           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 68           ; 44           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 68           ; 43           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 68           ; 39           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 68           ; 39           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; B14   ; 7B       ; 43           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E16   ; 7B       ; 49           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; A17   ; 7A       ; 55           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C0_SCLK     ; C18   ; 7A       ; 57           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; HPS_I2C0_SDAT     ; A19   ; 7A       ; 58           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SCLK     ; K18   ; 7A       ; 58           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; A21   ; 7A       ; 60           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[32]                                                                                                                                                                                                                                        ;
; HPS_KEY_N         ; J18   ; 7A       ; 58           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A20   ; 7A       ; 58           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; H13   ; 7C       ; 39           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; D14   ; 7C       ; 40           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; C13   ; 7C       ; 40           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; B6    ; 7C       ; 40           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; B11   ; 7C       ; 37           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; B9    ; 7C       ; 37           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; C16   ; 7A       ; 52           ; 61           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_USB_DATA[0]   ; C10   ; 7D       ; 34           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; F5    ; 7D       ; 34           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; C9    ; 7D       ; 34           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; C4    ; 7D       ; 33           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; C8    ; 7D       ; 33           ; 61           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; D4    ; 7D       ; 33           ; 61           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; C7    ; 7D       ; 33           ; 61           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; F4    ; 7D       ; 32           ; 61           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 10 / 16 ( 63 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 23 / 32 ( 72 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 41 / 68 ( 60 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 13 / 19 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 5 / 13 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 337        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 335        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 333        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 331        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 329        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 321        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; HPS_I2C0_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 313        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 311        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 309        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 281        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 279        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 275        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 211        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; GPIO_0_LT24_D[3]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 32         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; ADC_SDI                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; GPIO_1_D5M_D[1]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; ADC_SDO                         ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; GPIO_1_D5M_FVAL                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; GPIO_0_LT24_D[12]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; GPIO_0_LT24_D[15]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; GPIO_0_LT24_RESET_N             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 81         ; 3B             ; GPIO_0_LT24_LCD_ON              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; ARDUINO_IO[9]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; GPIO_1_D5M_STROBE               ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ; 129        ; 4A             ; GPIO_1_D5M_SDATA                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; GPIO_1_D5M_D[6]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; GPIO_1_D5M_SCLK                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; GPIO_0_LT24_D[9]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 69         ; 3B             ; GPIO_0_LT24_D[11]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 67         ; 3B             ; GPIO_0_LT24_CS_N                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 72         ; 3B             ; GPIO_0_LT24_ADC_DOUT            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 59         ; 3B             ; GPIO_0_LT24_ADC_DIN             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; GPIO_0_LT24_ADC_CS_N            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; ARDUINO_IO[1]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; ARDUINO_IO[10]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; ARDUINO_IO[8]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 120        ; 4A             ; GPIO_1_D5M_LVAL                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; GPIO_1_D5M_D[2]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 135        ; 4A             ; GPIO_1_D5M_D[5]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; GPIO_1_D5M_D[7]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; GPIO_1_D5M_RESET_N              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 166        ; 5A             ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; GPIO_0_LT24_D[6]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 70         ; 3B             ; GPIO_0_LT24_D[10]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; ARDUINO_IO[6]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG9      ; 93         ; 4A             ; ARDUINO_IO[3]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG10     ; 96         ; 4A             ; ARDUINO_IO[2]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 101        ; 4A             ; ARDUINO_IO[15]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; ARDUINO_IO[0]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; ARDUINO_IO[11]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; GPIO_1_D5M_D[0]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ; 128        ; 4A             ; GPIO_1_D5M_D[3]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG20     ; 131        ; 4A             ; GPIO_1_D5M_D[4]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; GPIO_1_D5M_TRIGGER              ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ; 149        ; 4A             ; GPIO_1_D5M_XCLKIN               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; GPIO_1_D5M_D[9]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; GPIO_1_D5M_D[11]                ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 75         ; 3B             ; GPIO_0_LT24_D[8]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 77         ; 3B             ; GPIO_0_LT24_D[7]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 78         ; 3B             ; GPIO_0_LT24_D[5]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 83         ; 3B             ; GPIO_0_LT24_RS                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 85         ; 3B             ; GPIO_0_LT24_D[4]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 86         ; 4A             ; ARDUINO_RESET_N                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 91         ; 4A             ; ARDUINO_IO[7]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 94         ; 4A             ; ARDUINO_IO[14]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; ARDUINO_IO[12]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH12     ; 104        ; 4A             ; ARDUINO_IO[13]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; KEY_N[1]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 117        ; 4A             ; KEY_N[0]                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; GPIO_1_D5M_D[8]                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; GPIO_1_D5M_D[10]                ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 363        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 375        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 373        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 371        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 369        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 367        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 365        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 326        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; HPS_I2C0_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 323        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 377        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 293        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 269        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 257        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 255        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 267        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 366        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 282        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 247        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H6       ; 421        ; 8A             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 336        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 330        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 328        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; HPS_KEY_N                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 266        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 258        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 260        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 252        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 243        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 241        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 250        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ; 420        ; 8A             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 236        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 235        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 270        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 228        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 226        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 220        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 218        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 233        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 254        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 240        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 238        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 210        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 212        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 219        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; GPIO_0_LT24_RD_N                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; GPIO_0_LT24_D[14]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 74         ; 3B             ; GPIO_0_LT24_WR_N                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 76         ; 3B             ; GPIO_0_LT24_D[13]               ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 222        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 208        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; ADC_CONVST                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; ARDUINO_IO[5]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U14      ; 92         ; 4A             ; ARDUINO_IO[4]                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; ADC_SCK                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 68         ; 3B             ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 84         ; 3B             ; GPIO_0_LT24_ADC_PENIRQ_N        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 179        ; 5A             ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 223        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; GPIO_0_LT24_D[2]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; GPIO_0_LT24_ADC_BUSY            ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; GPIO_0_LT24_D[1]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 41         ; 3A             ; GPIO_0_LT24_D[0]                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 38         ; 3A             ; GPIO_0_LT24_ADC_DCLK            ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 28         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; GPIO_1_D5M_PIXCLK               ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 175        ; 5A             ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X68_Y61_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------+---------------------------+
;                                                                                                            ;                           ;
+------------------------------------------------------------------------------------------------------------+---------------------------+
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                           ;
;     -- PLL Type                                                                                            ; Integer PLL               ;
;     -- PLL Location                                                                                        ; FRACTIONALPLL_X0_Y1_N0    ;
;     -- PLL Feedback clock type                                                                             ; none                      ;
;     -- PLL Bandwidth                                                                                       ; Auto                      ;
;         -- PLL Bandwidth Range                                                                             ; 600000 to 300000 Hz       ;
;     -- Reference Clock Frequency                                                                           ; 50.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                          ; Dedicated Pin             ;
;     -- PLL VCO Frequency                                                                                   ; 887.5 MHz                 ;
;     -- PLL Operation Mode                                                                                  ; Direct                    ;
;     -- PLL Freq Min Lock                                                                                   ; 33.802817 MHz             ;
;     -- PLL Freq Max Lock                                                                                   ; 90.140845 MHz             ;
;     -- PLL Enable                                                                                          ; On                        ;
;     -- PLL Fractional Division                                                                             ; N/A                       ;
;     -- M Counter                                                                                           ; 71                        ;
;     -- N Counter                                                                                           ; 4                         ;
;     -- PLL Refclk Select                                                                                   ;                           ;
;             -- PLL Refclk Select Location                                                                  ; PLLREFCLKSELECT_X0_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                          ; clk_0                     ;
;             -- PLL Reference Clock Input 1 source                                                          ; ref_clk1                  ;
;             -- ADJPLLIN source                                                                             ; N/A                       ;
;             -- CORECLKIN source                                                                            ; N/A                       ;
;             -- IQTXRXCLKIN source                                                                          ; N/A                       ;
;             -- PLLIQCLKIN source                                                                           ; N/A                       ;
;             -- RXIQCLKIN source                                                                            ; N/A                       ;
;             -- CLKIN(0) source                                                                             ; FPGA_CLK1_50~input        ;
;             -- CLKIN(1) source                                                                             ; N/A                       ;
;             -- CLKIN(2) source                                                                             ; N/A                       ;
;             -- CLKIN(3) source                                                                             ; N/A                       ;
;     -- PLL Output Counter                                                                                  ;                           ;
;         -- soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                           ;
;             -- Output Clock Frequency                                                                      ; 18.489583 MHz             ;
;             -- Output Clock Location                                                                       ; PLLOUTPUTCOUNTER_X0_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                      ; Off                       ;
;             -- Duty Cycle                                                                                  ; 50.0000                   ;
;             -- Phase Shift                                                                                 ; 0.000000 degrees          ;
;             -- C Counter                                                                                   ; 48                        ;
;             -- C Counter PH Mux PRST                                                                       ; 0                         ;
;             -- C Counter PRST                                                                              ; 1                         ;
;                                                                                                            ;                           ;
+------------------------------------------------------------------------------------------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level                                                                                                   ; 7718.7 (0.8)         ; 9351.8 (1.0)                     ; 1907.6 (0.3)                                      ; 274.5 (0.0)                      ; 0.0 (0.0)            ; 8699 (2)            ; 11336 (0)                 ; 226 (226)     ; 1130752           ; 146   ; 4          ; 207  ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level                                                                                                                                                                                                                                                                                                                                                                                                                               ; DE0_Nano_SoC_TRDB_D5M_LT24_top_level               ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 61.5 (0.0)           ; 71.5 (0.0)                       ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx                                             ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 61.5 (6.3)           ; 71.5 (7.7)                       ; 10.0 (1.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 79 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                    ; pzdyqx_impl                                        ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 28.0 (11.8)          ; 34.0 (15.3)                      ; 6.0 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                      ; GHVD5181                                           ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 16.2 (16.2)          ; 18.7 (18.7)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                    ; LQYT7093                                           ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                  ; KIFI3548                                           ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 10.9 (10.9)          ; 13.5 (13.5)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                  ; LQYT7093                                           ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                  ; PUDL0439                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 98.5 (0.5)           ; 108.5 (0.5)                      ; 10.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 141 (1)             ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                            ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 98.0 (0.0)           ; 108.0 (0.0)                      ; 10.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 140 (0)             ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                        ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 98.0 (0.0)           ; 108.0 (0.0)                      ; 10.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 140 (0)             ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 98.0 (2.3)           ; 108.0 (4.0)                      ; 10.5 (1.8)                                        ; 0.5 (0.2)                        ; 0.0 (0.0)            ; 140 (2)             ; 122 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                            ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 95.7 (0.0)           ; 104.0 (0.0)                      ; 8.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 138 (0)             ; 114 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                  ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 95.7 (74.0)          ; 104.0 (81.5)                     ; 8.7 (7.8)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 138 (100)           ; 114 (81)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                       ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 11.3 (11.3)          ; 12.0 (12.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                         ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.3 (10.3)          ; 10.5 (10.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                     ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 149.0 (0.6)          ; 191.0 (1.7)                      ; 42.0 (1.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 198 (2)             ; 283 (2)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                ; sld_signaltap                                      ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 148.4 (0.0)          ; 189.3 (0.0)                      ; 40.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 196 (0)             ; 281 (0)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap_impl                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 148.4 (47.2)         ; 189.3 (54.6)                     ; 40.9 (7.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 196 (68)            ; 281 (79)                  ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                   ; sld_signaltap_implb                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 7.8 (7.2)            ; 20.5 (19.7)                      ; 12.7 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                    ; altdpram                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.7 (0.0)            ; 0.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                                ; lpm_decode                                         ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                      ; decode_vnf                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                |altsyncram_i184:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i184:auto_generated                                                                                                                                                                                                                                    ; altsyncram_i184                                    ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 1.5 (1.5)            ; 3.3 (3.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                    ; lpm_shiftreg                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 8.7 (8.7)            ; 9.0 (9.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                      ; lpm_shiftreg                                       ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 3.5 (3.5)            ; 7.3 (7.3)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                           ; serial_crc_16                                      ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 34.3 (34.3)          ; 41.5 (41.5)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (59)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                        ; sld_buffer_manager                                 ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4.6 (0.3)            ; 10.1 (0.3)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 22 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                       ; sld_ela_control                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                               ; lpm_shiftreg                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0.8 (0.0)            ; 2.8 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                                                                                ; sld_ela_basic_multi_level_trigger                  ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                     ; lpm_shiftreg                                       ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 0.8 (0.0)            ; 1.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                                                                                 ; sld_mbpmg                                          ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                           ; sld_sbpmg                                          ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1.7 (0.5)            ; 5.2 (0.5)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                         ; sld_ela_trigger_flow_mgr                           ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 1.0 (1.0)            ; 4.7 (4.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                       ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 26.2 (2.8)           ; 27.0 (3.5)                       ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (6)              ; 43 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                  ; sld_offload_buffer_mgr                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                                 ; lpm_counter                                        ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                                                                                         ; cntr_4vi                                           ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                       ; lpm_counter                                        ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                                                                                               ; cntr_09i                                           ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                          ; lpm_counter                                        ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                  ; cntr_kri                                           ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 7.3 (7.3)            ; 7.5 (7.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                 ; lpm_shiftreg                                       ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                               ; lpm_shiftreg                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 14.7 (14.7)          ; 16.0 (16.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                             ; sld_rom_sr                                         ; work         ;
;    |soc_system:u0|                                                                                                                      ; 7409.0 (0.0)         ; 8979.8 (0.0)                     ; 1844.9 (0.0)                                      ; 274.0 (0.0)                      ; 0.0 (0.0)            ; 8264 (0)            ; 10852 (0)                 ; 0 (0)         ; 1130624           ; 145   ; 4          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                                                                 ; soc_system                                         ; soc_system   ;
;       |Top_Camera_Controller:camera_controller_0|                                                                                       ; 5489.4 (0.5)         ; 6799.9 (0.5)                     ; 1558.5 (0.0)                                      ; 248.0 (0.0)                      ; 0.0 (0.0)            ; 5370 (1)            ; 8096 (0)                  ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0                                                                                                                                                                                                                                                                                                                                                                       ; Top_Camera_Controller                              ; soc_system   ;
;          |Avalon_master:low_Avalon_Master|                                                                                              ; 64.5 (64.5)          ; 68.9 (68.9)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 149 (149)           ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_master:low_Avalon_Master                                                                                                                                                                                                                                                                                                                                       ; Avalon_master                                      ; work         ;
;          |Avalon_slave:low_Avalon_Slave|                                                                                                ; 84.5 (84.5)          ; 104.9 (104.9)                    ; 20.3 (20.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (90)             ; 181 (181)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave                                                                                                                                                                                                                                                                                                                                         ; Avalon_slave                                       ; work         ;
;          |Camera_Interface:low_Camera_Interface|                                                                                        ; 5275.7 (5275.7)      ; 6539.2 (6539.2)                  ; 1511.5 (1511.5)                                   ; 248.0 (248.0)                    ; 0.0 (0.0)            ; 5025 (5025)         ; 7738 (7738)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface                                                                                                                                                                                                                                                                                                                                 ; Camera_Interface                                   ; work         ;
;          |FIFO:low_FIFO|                                                                                                                ; 64.2 (0.0)           ; 86.5 (0.0)                       ; 22.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 140 (0)                   ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO                                                                                                                                                                                                                                                                                                                                                         ; FIFO                                               ; work         ;
;             |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                                         ; 64.2 (0.0)           ; 86.5 (0.0)                       ; 22.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (0)             ; 140 (0)                   ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                                                                                                       ; dcfifo_mixed_widths                                ; work         ;
;                |dcfifo_v9q1:auto_generated|                                                                                             ; 64.2 (15.9)          ; 86.5 (25.0)                      ; 22.3 (9.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (27)            ; 140 (32)                  ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated                                                                                                                                                                                                                                                                            ; dcfifo_v9q1                                        ; work         ;
;                   |a_gray2bin_oab:rdptr_g_gray2bin|                                                                                     ; 2.3 (2.3)            ; 2.9 (2.9)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                                                                                                                                                                            ; a_gray2bin_oab                                     ; work         ;
;                   |a_gray2bin_oab:rs_dgwp_gray2bin|                                                                                     ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                                                                                                                                                                            ; a_gray2bin_oab                                     ; work         ;
;                   |a_gray2bin_oab:wrptr_g_gray2bin|                                                                                     ; 2.3 (2.3)            ; 3.1 (3.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                                                                                                                                                                            ; a_gray2bin_oab                                     ; work         ;
;                   |a_gray2bin_oab:ws_dgrp_gray2bin|                                                                                     ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                                                                                                                                                                            ; a_gray2bin_oab                                     ; work         ;
;                   |a_graycounter_idc:wrptr_g1p|                                                                                         ; 9.5 (9.5)            ; 11.2 (11.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_idc:wrptr_g1p                                                                                                                                                                                                                                                ; a_graycounter_idc                                  ; work         ;
;                   |a_graycounter_nv6:rdptr_g1p|                                                                                         ; 10.4 (10.4)          ; 10.9 (10.9)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                                                                                                                                                                                ; a_graycounter_nv6                                  ; work         ;
;                   |alt_synch_pipe_8pl:rs_dgwp|                                                                                          ; 2.6 (0.0)            ; 6.5 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                                                                 ; alt_synch_pipe_8pl                                 ; work         ;
;                      |dffpipe_pe9:dffpipe13|                                                                                            ; 2.6 (2.6)            ; 6.5 (6.5)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                                                           ; dffpipe_pe9                                        ; work         ;
;                   |alt_synch_pipe_9pl:ws_dgrp|                                                                                          ; 2.0 (0.0)            ; 6.3 (0.0)                        ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                                                                 ; alt_synch_pipe_9pl                                 ; work         ;
;                      |dffpipe_re9:dffpipe17|                                                                                            ; 2.0 (2.0)            ; 6.3 (6.3)                        ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe17                                                                                                                                                                                                                           ; dffpipe_re9                                        ; work         ;
;                   |altsyncram_bk71:fifo_ram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|altsyncram_bk71:fifo_ram                                                                                                                                                                                                                                                   ; altsyncram_bk71                                    ; work         ;
;                   |cmpr_906:rdempty_eq_comp|                                                                                            ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|cmpr_906:rdempty_eq_comp                                                                                                                                                                                                                                                   ; cmpr_906                                           ; work         ;
;                   |cmpr_906:wrfull_eq_comp|                                                                                             ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                                                                                                                                                                    ; cmpr_906                                           ; work         ;
;                   |cntr_nsd:cntr_b|                                                                                                     ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|cntr_nsd:cntr_b                                                                                                                                                                                                                                                            ; cntr_nsd                                           ; work         ;
;                   |dffpipe_oe9:rs_brp|                                                                                                  ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                                                                         ; dffpipe_oe9                                        ; work         ;
;                   |dffpipe_oe9:rs_bwp|                                                                                                  ; 2.3 (2.3)            ; 2.9 (2.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                                                                         ; dffpipe_oe9                                        ; work         ;
;                   |dffpipe_oe9:ws_brp|                                                                                                  ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                         ; dffpipe_oe9                                        ; work         ;
;                   |dffpipe_qe9:ws_bwp|                                                                                                  ; 2.7 (2.7)            ; 2.9 (2.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|dffpipe_qe9:ws_bwp                                                                                                                                                                                                                                                         ; dffpipe_qe9                                        ; work         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3.3 (3.0)            ; 8.8 (5.7)                        ; 5.5 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                            ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 0.3 (0.3)            ; 1.7 (1.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                          ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; soc_system   ;
;       |altera_reset_controller:rst_controller_003|                                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                            ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                          ; soc_system   ;
;       |cmos_sensor_output_generator:cmos_sensor_output_generator_0|                                                                     ; 129.8 (129.8)        ; 145.9 (145.9)                    ; 16.1 (16.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 222 (222)           ; 175 (175)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0                                                                                                                                                                                                                                                                                                                                                     ; cmos_sensor_output_generator                       ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                          ; soc_system_hps_0                                   ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                         ; soc_system_hps_0_fpga_interfaces                   ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                           ; soc_system_hps_0_hps_io                            ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border                     ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                            ; hps_sdram                                          ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                             ; altera_mem_if_dll_cyclonev                         ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                       ; altera_mem_if_hard_memory_controller_top_cyclonev  ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                             ; altera_mem_if_oct_cyclonev                         ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                            ; hps_sdram_p0                                       ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                       ; hps_sdram_p0_acv_hard_memphy                       ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                ; hps_sdram_p0_acv_hard_io_pads                      ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                             ; hps_sdram_p0_acv_hard_addr_cmd_pads                ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                        ; altddio_out                                        ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                            ; ddio_out_uqe                                       ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                             ; hps_sdram_p0_acv_ldc                               ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                              ; hps_sdram_p0_acv_ldc                               ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                               ; hps_sdram_p0_clock_pair_generator                  ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                      ; hps_sdram_p0_generic_ddio                          ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                         ; hps_sdram_p0_generic_ddio                          ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                          ; hps_sdram_p0_generic_ddio                          ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                      ; hps_sdram_p0_generic_ddio                          ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                              ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev        ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                              ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev        ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                              ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev        ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                 ; hps_sdram_p0_altdqdqs                              ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                     ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev        ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                       ; hps_sdram_p0_acv_ldc                               ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                          ; hps_sdram_pll                                      ; soc_system   ;
;       |soc_system_jtag_uart_0:jtag_uart_0|                                                                                              ; 65.5 (16.0)          ; 74.3 (18.3)                      ; 8.8 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (34)            ; 111 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                              ; soc_system_jtag_uart_0                             ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|                                                                   ; 25.7 (25.7)          ; 31.0 (31.0)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                   ; alt_jtag_atlantic                                  ; work         ;
;          |soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|                                                          ; 11.6 (0.0)           ; 12.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart_0_scfifo_r                    ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 11.6 (0.0)           ; 12.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 11.6 (0.0)           ; 12.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                        ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 11.6 (0.0)           ; 12.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 21 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 5.6 (2.6)            ; 6.0 (3.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 9 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                           ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                           ; work         ;
;          |soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|                                                          ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart_0_scfifo_w                    ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                             ; scfifo                                             ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_3291                                        ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 12.3 (0.0)           ; 13.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5771                                      ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 6.3 (3.3)            ; 7.0 (4.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                     ; a_fefifo_7cf                                       ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                ; cntr_vg7                                           ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                     ; altsyncram_7pu1                                    ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                       ; cntr_jgb                                           ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                             ; cntr_jgb                                           ; work         ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 421.2 (0.0)          ; 464.6 (0.0)                      ; 43.9 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 728 (0)             ; 470 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_0                       ; soc_system   ;
;          |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|                                                  ; 3.3 (3.3)            ; 4.1 (4.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                              ; soc_system   ;
;          |altera_avalon_sc_fifo:camera_controller_0_avalon_slave_0_agent_rsp_fifo|                                                      ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:camera_controller_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                              ; soc_system   ;
;          |altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rdata_fifo|                                           ; 9.5 (9.5)            ; 13.0 (13.0)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; soc_system   ;
;          |altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|                                             ; 4.3 (4.3)            ; 4.4 (4.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                              ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                              ; soc_system   ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 4.6 (4.6)            ; 4.7 (4.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                              ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 4.8 (4.8)            ; 5.3 (5.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                              ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 11.2 (0.0)           ; 17.3 (0.0)                       ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                 ; altera_avalon_st_handshake_clock_crosser           ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 11.2 (10.2)          ; 17.3 (16.3)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 42 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                        ; altera_avalon_st_clock_crosser                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                   ; altera_std_synchronizer_nocut                      ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 12.2 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                             ; altera_avalon_st_handshake_clock_crosser           ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 12.2 (11.0)          ; 12.3 (11.0)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 30 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                    ; altera_avalon_st_clock_crosser                     ; soc_system   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; soc_system   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                               ; altera_std_synchronizer_nocut                      ; soc_system   ;
;          |altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|                                             ; 156.8 (0.0)          ; 164.4 (0.0)                      ; 7.8 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 243 (0)             ; 142 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter                                                                                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                        ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 156.8 (139.5)        ; 164.4 (146.5)                    ; 7.8 (7.2)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 243 (214)           ; 142 (142)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                 ; altera_merlin_burst_adapter_13_1                   ; soc_system   ;
;                |altera_merlin_burst_adapter_min:the_min|                                                                                ; 17.3 (11.3)          ; 17.9 (11.6)                      ; 0.6 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                                                                         ; altera_merlin_burst_adapter_min                    ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:ab_sub|                                                                       ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                                                                           ; altera_merlin_burst_adapter_subtractor             ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract                                                                ; altera_merlin_burst_adapter_adder                  ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                       ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                           ; altera_merlin_burst_adapter_subtractor             ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                                ; altera_merlin_burst_adapter_adder                  ; soc_system   ;
;                   |altera_merlin_burst_adapter_subtractor:da_sub|                                                                       ; 2.0 (0.0)            ; 2.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                           ; altera_merlin_burst_adapter_subtractor             ; soc_system   ;
;                      |altera_merlin_burst_adapter_adder:subtract|                                                                       ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                ; altera_merlin_burst_adapter_adder                  ; soc_system   ;
;          |altera_merlin_master_agent:camera_controller_0_avalon_master_agent|                                                           ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:camera_controller_0_avalon_master_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_master_agent                         ; soc_system   ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                         ; soc_system   ;
;          |altera_merlin_master_translator:camera_controller_0_avalon_master_translator|                                                 ; 33.3 (33.3)          ; 33.3 (33.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_controller_0_avalon_master_translator                                                                                                                                                                                                                                                                                     ; altera_merlin_master_translator                    ; soc_system   ;
;          |altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|                                                       ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                          ; soc_system   ;
;          |altera_merlin_slave_agent:camera_controller_0_avalon_slave_0_agent|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:camera_controller_0_avalon_slave_0_agent                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                          ; soc_system   ;
;          |altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|                                                  ; 1.0 (0.3)            ; 1.2 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                          ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cmos_sensor_output_generator_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                   ; soc_system   ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                          ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                          ; soc_system   ;
;          |altera_merlin_slave_translator:camera_controller_0_avalon_slave_0_translator|                                                 ; 18.8 (18.8)          ; 19.5 (19.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_controller_0_avalon_slave_0_translator                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                     ; soc_system   ;
;          |altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator|                                        ; 3.2 (3.2)            ; 8.2 (8.2)                        ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cmos_sensor_output_generator_0_avalon_slave_translator                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                     ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 8.2 (8.2)            ; 8.3 (8.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                     ; soc_system   ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 5.2 (5.2)            ; 13.3 (13.3)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                     ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 11.0 (11.0)          ; 11.3 (11.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                   ; altera_merlin_traffic_limiter                      ; soc_system   ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 3.3 (3.3)            ; 4.3 (4.3)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                            ; altera_merlin_traffic_limiter                      ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 7.2 (7.2)            ; 8.8 (8.8)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_0_cmd_demux_001         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                     ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                         ; soc_system_mm_interconnect_0_cmd_demux_002         ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 16.7 (14.3)          ; 16.6 (14.3)                      ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 50 (45)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                     ; soc_system_mm_interconnect_0_cmd_mux               ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                             ; 16.2 (14.6)          ; 16.9 (15.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (49)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_0_cmd_mux               ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                             ; 26.2 (24.5)          ; 28.7 (27.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (54)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_0_cmd_mux               ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                    ; altera_merlin_arbitrator                           ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_001:router_001|                                                                           ; 5.0 (5.0)            ; 6.3 (6.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                               ; soc_system_mm_interconnect_0_router_001            ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_002:router_002|                                                                           ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                               ; soc_system_mm_interconnect_0_router_002            ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                 ; soc_system_mm_interconnect_0_rsp_demux             ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_0_rsp_demux             ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_0_rsp_demux             ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 36.8 (36.8)          ; 39.6 (39.6)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_0_rsp_mux_001           ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                             ; soc_system_mm_interconnect_0_rsp_mux_002           ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 179.3 (0.0)          ; 182.2 (0.0)                      ; 4.8 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 232 (0)             ; 186 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1                       ; soc_system   ;
;          |altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|                                                                   ; 75.0 (75.0)          ; 75.7 (75.7)                      ; 2.7 (2.7)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                              ; soc_system   ;
;          |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|                                                     ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                         ; soc_system   ;
;          |altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|                                           ; 82.7 (82.7)          ; 83.2 (83.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (162)           ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                                                                                                                                                                                                                                               ; altera_merlin_master_translator                    ; soc_system   ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                                                                        ; 19.5 (2.0)           ; 20.8 (2.2)                       ; 1.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (4)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_agent                          ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 17.5 (17.5)          ; 18.7 (18.7)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                              ; altera_merlin_burst_uncompressor                   ; soc_system   ;
;       |soc_system_nios2_gen2_0:nios2_gen2_0|                                                                                            ; 1082.4 (10.6)        ; 1264.5 (11.2)                    ; 203.5 (0.6)                                       ; 21.4 (0.0)                       ; 0.0 (0.0)            ; 1547 (1)            ; 1789 (39)                 ; 0 (0)         ; 64640             ; 13    ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                            ; soc_system_nios2_gen2_0                            ; soc_system   ;
;          |soc_system_nios2_gen2_0_cpu:cpu|                                                                                              ; 1071.8 (943.4)       ; 1253.3 (1096.7)                  ; 202.9 (174.7)                                     ; 21.4 (21.4)                      ; 0.0 (0.0)            ; 1546 (1374)         ; 1750 (1473)               ; 0 (0)         ; 64640             ; 13    ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; soc_system_nios2_gen2_0_cpu                        ; soc_system   ;
;             |soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                     ; soc_system_nios2_gen2_0_cpu_bht_module             ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                         ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                            ; altsyncram_pdj1                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                             ; soc_system_nios2_gen2_0_cpu_dc_data_module         ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                    ; altsyncram_4kl1                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                               ; soc_system_nios2_gen2_0_cpu_dc_tag_module          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                         ; work         ;
;                   |altsyncram_5pi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated                                                                                                                                                                                                      ; altsyncram_5pi1                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                         ; soc_system_nios2_gen2_0_cpu_dc_victim_module       ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                         ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                ; altsyncram_baj1                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                             ; soc_system_nios2_gen2_0_cpu_ic_data_module         ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                    ; altsyncram_spj1                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                               ; soc_system_nios2_gen2_0_cpu_ic_tag_module          ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                         ; work         ;
;                   |altsyncram_tgj1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3200              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated                                                                                                                                                                                                      ; altsyncram_tgj1                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                            ; soc_system_nios2_gen2_0_cpu_mult_cell              ; soc_system   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                         ; altera_mult_add                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                            ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                         ; altera_mult_add                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                            ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                         ; altera_mult_add                                    ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                     ; altera_mult_add_37p2                               ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                            ; work         ;
;             |soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|                                           ; 128.4 (29.8)         ; 156.6 (31.1)                     ; 28.2 (1.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 172 (5)             ; 277 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                            ; soc_system_nios2_gen2_0_cpu_nios2_oci              ; soc_system   ;
;                |soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|                    ; 38.9 (0.0)           ; 53.3 (0.0)                       ; 14.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                        ; soc_system_nios2_gen2_0_cpu_debug_slave_wrapper    ; soc_system   ;
;                   |sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy|                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                             ; work         ;
;                   |soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|                   ; 4.6 (4.2)            ; 18.4 (17.1)                      ; 13.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; soc_system_nios2_gen2_0_cpu_debug_slave_sysclk     ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                            ; work         ;
;                   |soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|                         ; 32.8 (31.8)          ; 33.5 (32.2)                      ; 0.7 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck                                                            ; soc_system_nios2_gen2_0_cpu_debug_slave_tck        ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                            ; work         ;
;                |soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|                          ; 3.8 (3.8)            ; 4.4 (4.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                              ; soc_system_nios2_gen2_0_cpu_nios2_avalon_reg       ; soc_system   ;
;                |soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|                            ; 0.8 (0.8)            ; 12.2 (12.2)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                ; soc_system_nios2_gen2_0_cpu_nios2_oci_break        ; soc_system   ;
;                |soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|                            ; 5.2 (5.0)            ; 5.6 (5.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 10 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                ; soc_system_nios2_gen2_0_cpu_nios2_oci_debug        ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                            ; work         ;
;                |soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|                                  ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 86 (86)             ; 54 (54)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                      ; soc_system_nios2_gen2_0_cpu_nios2_ocimem           ; soc_system   ;
;                   |soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module   ; soc_system   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                         ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                             ; soc_system_nios2_gen2_0_cpu_register_bank_a_module ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                    ; altsyncram_voi1                                    ; work         ;
;             |soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                             ; soc_system_nios2_gen2_0_cpu_register_bank_b_module ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                         ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                    ; altsyncram_voi1                                    ; work         ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 36.8 (0.3)           ; 35.2 (0.3)                       ; 0.3 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 37 (1)              ; 3 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                    ; soc_system_onchip_memory2_0                        ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36.5 (0.0)           ; 34.8 (0.0)                       ; 0.3 (0.0)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 3 (0)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                          ; altsyncram                                         ; work         ;
;             |altsyncram_4oj1:auto_generated|                                                                                            ; 36.5 (0.5)           ; 34.8 (0.8)                       ; 0.3 (0.3)                                         ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 3 (3)                     ; 0 (0)         ; 1048576           ; 128   ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated                                                                                                                                                                                                                                                                                                           ; altsyncram_4oj1                                    ; work         ;
;                |decode_8la:decode3|                                                                                                     ; 2.3 (2.3)            ; 2.7 (2.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                        ; decode_8la                                         ; work         ;
;                |mux_5hb:mux2|                                                                                                           ; 33.3 (33.3)          ; 31.3 (31.3)                      ; 0.0 (0.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                              ; mux_5hb                                            ; work         ;
;       |soc_system_pll_0:pll_0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                          ; soc_system_pll_0                                   ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                  ; altera_pll                                         ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                           ;
+--------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                     ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; HPS_DDR3_ADDR[0]         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]         ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]         ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]         ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]         ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]         ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]         ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]         ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]         ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]        ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]        ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]        ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]        ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]           ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]           ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]           ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N           ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N            ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P            ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE             ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N            ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]           ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]           ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]           ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]           ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT             ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N           ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N            ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3]      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK             ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI            ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_CONVST               ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SCK                  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDI                  ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ADC_SDO                  ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK2_50             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50             ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY_N[0]                 ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY_N[1]                 ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; LED[0]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]                   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SW[0]                    ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]                    ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]                    ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]                    ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_0_LT24_ADC_BUSY     ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_0_LT24_ADC_CS_N     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_ADC_DCLK     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_ADC_DIN      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_ADC_DOUT     ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_0_LT24_ADC_PENIRQ_N ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_0_LT24_CS_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[0]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[1]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[2]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[3]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[4]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[5]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[6]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[7]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[8]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[9]         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[10]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[11]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[12]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[13]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[14]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_D[15]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_LCD_ON       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_RD_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_RESET_N      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_RS           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0_LT24_WR_N         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[0]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[1]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[2]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[3]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[4]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[5]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[6]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[7]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[8]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[9]          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[10]         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_D[11]         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_FVAL          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_LVAL          ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_PIXCLK        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_RESET_N       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D5M_STROBE        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; GPIO_1_D5M_TRIGGER       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D5M_XCLKIN        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]           ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]           ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]           ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]           ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]           ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]           ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]           ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]           ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]           ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]           ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]          ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (4)   ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]          ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]          ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]          ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]          ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]          ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]          ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]          ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]          ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]          ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (8)   ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]          ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]          ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]        ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]        ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]        ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]        ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]        ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]        ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]        ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]        ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT            ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY_N                ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED                  ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD               ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS              ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[0]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[1]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[2]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[3]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[4]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[5]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[6]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[7]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[8]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[9]            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[10]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[11]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[12]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[13]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[14]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_IO[15]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ARDUINO_RESET_N          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D5M_SCLK          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1_D5M_SDATA         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50             ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0]      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1]      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2]      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3]      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT           ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ             ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+--------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ADC_SDO                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; KEY_N[0]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY_N[1]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; GPIO_0_LT24_ADC_BUSY                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO_0_LT24_ADC_DOUT                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; GPIO_0_LT24_ADC_PENIRQ_N                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; GPIO_1_D5M_D[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[8]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[9]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_D[10]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_1_D5M_D[11]                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; GPIO_1_D5M_FVAL                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_LVAL                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_PIXCLK                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; GPIO_1_D5M_STROBE                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_KEY_N                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ARDUINO_IO[0]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[1]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[2]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[3]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[4]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[5]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[6]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[7]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[8]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[9]                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; ARDUINO_IO[10]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[11]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[12]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[13]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[14]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_IO[15]                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; ARDUINO_RESET_N                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_SCLK                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; GPIO_1_D5M_SDATA                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                            ; Location                              ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_V11                               ; 2949    ; Clock                                              ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y3_N3                         ; 416     ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y3_N3                         ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y32_N9                    ; 18      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                                                             ; FF_X18_Y36_N59                        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                                                             ; FF_X18_Y36_N41                        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                                                             ; FF_X17_Y36_N56                        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                                                             ; FF_X17_Y36_N38                        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                                                             ; FF_X14_Y36_N38                        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                                                             ; FF_X10_Y36_N8                         ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                                                             ; FF_X10_Y36_N26                        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                                                             ; FF_X4_Y32_N38                         ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                                                          ; FF_X4_Y32_N44                         ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|\BWHK8171:14:QXXQ6833_1                                                                                                                                                                                                                                                                ; LABCELL_X18_Y36_N57                   ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X6_Y31_N24                   ; 13      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X6_Y31_N57                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                                                           ; FF_X3_Y31_N25                         ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                                          ; FF_X2_Y31_N14                         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y31_N54                   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X2_Y31_N51                    ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y31_N24                   ; 5       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X2_Y31_N0                     ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X2_Y31_N57                    ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                        ; FF_X2_Y35_N38                         ; 91      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                                           ; LABCELL_X4_Y33_N51                    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                             ; LABCELL_X4_Y33_N0                     ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                ; FF_X1_Y34_N50                         ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                ; LABCELL_X1_Y34_N18                    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                ; MLABCELL_X3_Y35_N15                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12                                                               ; MLABCELL_X3_Y35_N12                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~15                                                               ; MLABCELL_X3_Y35_N48                   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                                                                  ; FF_X3_Y34_N26                         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                                                                  ; FF_X3_Y34_N38                         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                                                                  ; LABCELL_X4_Y33_N27                    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                                                                  ; LABCELL_X1_Y34_N36                    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~4                                                                  ; LABCELL_X4_Y34_N54                    ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1                                                   ; LABCELL_X4_Y33_N54                    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                     ; LABCELL_X4_Y33_N6                     ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                         ; LABCELL_X2_Y35_N12                    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~10                                                        ; MLABCELL_X3_Y35_N36                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~13                                                        ; LABCELL_X2_Y35_N15                    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~2                                           ; LABCELL_X4_Y33_N45                    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~0                                      ; LABCELL_X4_Y33_N48                    ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                             ; FF_X2_Y33_N47                         ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                            ; FF_X3_Y33_N38                         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                             ; FF_X4_Y33_N35                         ; 88      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                             ; FF_X2_Y35_N29                         ; 80      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                      ; MLABCELL_X3_Y33_N39                   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                            ; FF_X3_Y33_N50                         ; 89      ; Async. clear, Clock enable                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                          ; LABCELL_X4_Y33_N57                    ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                                           ; LABCELL_X10_Y32_N24                   ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                                           ; LABCELL_X10_Y32_N45                   ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                                            ; FF_X6_Y35_N11                         ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                         ; FF_X9_Y32_N55                         ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y34_N18                    ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                                        ; LABCELL_X9_Y32_N30                    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y33_N33                   ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                         ; LABCELL_X10_Y36_N3                    ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                                           ; FF_X6_Y33_N41                         ; 99      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                                                 ; MLABCELL_X6_Y33_N33                   ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]~1                                                                                                                                                                                                                                  ; MLABCELL_X8_Y32_N24                   ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]~1                                                                                                                                                                                                                             ; LABCELL_X10_Y32_N3                    ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~0                                                                                                                                                                                                                      ; LABCELL_X9_Y32_N18                    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                                       ; LABCELL_X9_Y32_N6                     ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                                      ; LABCELL_X10_Y34_N3                    ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                                                                                                           ; LABCELL_X7_Y35_N27                    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                                                 ; LABCELL_X9_Y32_N12                    ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                                                     ; LABCELL_X7_Y35_N45                    ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                                        ; MLABCELL_X6_Y35_N51                   ; 1       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                                              ; MLABCELL_X6_Y35_N42                   ; 1       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                                           ; LABCELL_X7_Y35_N33                    ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                                              ; LABCELL_X7_Y35_N48                    ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~5                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y35_N51                   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~1                                                                                                                                                                                                                                             ; MLABCELL_X8_Y35_N39                   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y32_N0                    ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                                                       ; MLABCELL_X8_Y33_N57                   ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]~0                                                                                                                                                                                                                                                               ; LABCELL_X10_Y36_N36                   ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y32_N33                   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y33_N15                   ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_master:low_Avalon_Master|Equal1~19                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y41_N33                   ; 30      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_master:low_Avalon_Master|iRegBurstCount[4]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y40_N39                   ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_master:low_Avalon_Master|iRegBurstCount[4]~1                                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y40_N54                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_master:low_Avalon_Master|iRegCounterAddress[31]~0                                                                                                                                                                                                                                                                                ; LABCELL_X21_Y40_N24                   ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegBufferAddress[0]~2                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y41_N0                    ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegBufferAddress[24]~10                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y41_N42                   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegLength[31]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y42_N6                    ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegStartAddress[31]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y42_N45                   ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegStart[0]~0                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y42_N12                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|iRegStatus[7]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y42_N21                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|nextBuffer[1]~2                                                                                                                                                                                                                                                                                           ; MLABCELL_X19_Y42_N0                   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|CountColumns~0                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y13_N57                   ; 1       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|NewFrame~0                                                                                                                                                                                                                                                                                        ; LABCELL_X30_Y15_N18                   ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|TransferData~0                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y15_N15                   ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegBlue[11]~1                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y15_N18                   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[2]~0                                                                                                                                                                                                                                                                            ; LABCELL_X28_Y11_N48                   ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[2]~1                                                                                                                                                                                                                                                                            ; LABCELL_X28_Y12_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y8_N39                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1001                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y5_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1003                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y9_N3                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1005                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y9_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1007                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y10_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1009                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y14_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~101                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y7_N45                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1011                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y17_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1013                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y17_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1015                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y16_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1017                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y12_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1019                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y16_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1021                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y16_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1023                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y16_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1025                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y22_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1027                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y20_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1029                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y19_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~103                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y10_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1031                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y15_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1033                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y13_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1035                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y14_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1037                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y20_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1039                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y26_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1041                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y19_N3                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1043                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y24_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1045                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y20_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1047                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y22_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1049                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y24_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~105                                                                                                                                                                                                                                                                                    ; LABCELL_X54_Y4_N39                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1051                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y20_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1053                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y22_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1055                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y26_N15                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1057                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y23_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1059                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y26_N24                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1061                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y21_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1063                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y25_N12                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1065                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y25_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1067                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y23_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1069                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y22_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~107                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y12_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1071                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y23_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1073                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y25_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1075                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y25_N39                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1077                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y25_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1079                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y25_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1081                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y25_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1083                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y25_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1085                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y25_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1087                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y26_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1089                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y19_N6                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~109                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y11_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1091                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y19_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1093                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y19_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1095                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y25_N24                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1097                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y19_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1099                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y16_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~11                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y8_N36                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1101                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y20_N57                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1103                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y20_N3                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1105                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y19_N18                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1107                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y20_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1109                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y19_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~111                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y9_N3                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1111                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y22_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1113                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y19_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1115                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y22_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1117                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y21_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1119                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y22_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1121                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y23_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1123                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y26_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1125                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y25_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1127                                                                                                                                                                                                                                                                                   ; LABCELL_X10_Y25_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1129                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y23_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~113                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y12_N27                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1131                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y24_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1133                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y24_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1135                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y24_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1137                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y21_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1139                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y22_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1141                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y25_N54                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1143                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y23_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1145                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y21_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1147                                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y23_N36                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1149                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y20_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~115                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y5_N45                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1151                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y23_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1153                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y29_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1155                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y25_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1157                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y29_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1159                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y30_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1161                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y27_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1163                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y28_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1165                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y28_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1167                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y29_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1169                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y30_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~117                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y8_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1171                                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y28_N15                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1173                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y28_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1175                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y28_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1177                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y30_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1179                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y31_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1181                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y31_N42                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1183                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y29_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1185                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y28_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1187                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y27_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1189                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y27_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~119                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y8_N3                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1191                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y29_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1193                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y27_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1195                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y26_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1197                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y27_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1199                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y27_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1201                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y26_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1203                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y26_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1205                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y30_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1207                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y26_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1209                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y28_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~121                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y11_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1211                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y28_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1213                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y28_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1215                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y28_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1217                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y30_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1219                                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y27_N30                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1221                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y32_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1223                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y32_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1225                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y27_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1227                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y26_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1229                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y27_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~123                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y11_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1231                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y27_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1233                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y32_N3                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1235                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y28_N45                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1237                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y32_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1239                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y28_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1241                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y31_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1243                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y32_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1245                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y29_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1247                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y19_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1249                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y28_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~125                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y12_N6                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1251                                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y27_N3                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1253                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y32_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1255                                                                                                                                                                                                                                                                                   ; LABCELL_X22_Y27_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1257                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y28_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1259                                                                                                                                                                                                                                                                                   ; MLABCELL_X19_Y27_N54                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1261                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y27_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1263                                                                                                                                                                                                                                                                                   ; LABCELL_X17_Y27_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1265                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y28_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1267                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y28_N51                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1269                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y32_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~127                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y10_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1271                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y27_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1273                                                                                                                                                                                                                                                                                   ; LABCELL_X15_Y28_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1275                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y28_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1277                                                                                                                                                                                                                                                                                   ; LABCELL_X21_Y27_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~1279                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y15_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~129                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y9_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~13                                                                                                                                                                                                                                                                                     ; LABCELL_X49_Y4_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~131                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y7_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~133                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y9_N33                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~135                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y4_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~137                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y13_N12                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~139                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y8_N15                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~141                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y9_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~143                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y11_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~145                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y11_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~147                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y7_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~149                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y11_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~15                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y6_N36                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~151                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y8_N42                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~153                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y10_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~155                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y9_N42                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~157                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y9_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~159                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y12_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~161                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y12_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~163                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y12_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~165                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y12_N57                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~167                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y10_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~169                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y12_N6                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~17                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y3_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~171                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y14_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~173                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y11_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~175                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y16_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~177                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y10_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~179                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y12_N30                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~181                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y11_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~183                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y10_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~185                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y12_N24                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~187                                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y14_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~189                                                                                                                                                                                                                                                                                    ; LABCELL_X54_Y14_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~19                                                                                                                                                                                                                                                                                     ; MLABCELL_X42_Y3_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~191                                                                                                                                                                                                                                                                                    ; MLABCELL_X42_Y12_N9                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~193                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y4_N30                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~195                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y3_N42                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~197                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y7_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~199                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y3_N42                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~201                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y6_N48                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~203                                                                                                                                                                                                                                                                                    ; MLABCELL_X42_Y10_N51                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~205                                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y8_N48                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~207                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y8_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~209                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y10_N12                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~21                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y6_N45                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~211                                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y4_N57                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~213                                                                                                                                                                                                                                                                                    ; LABCELL_X41_Y12_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~215                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y8_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~217                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y12_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~219                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y11_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~221                                                                                                                                                                                                                                                                                    ; LABCELL_X54_Y8_N36                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~223                                                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y10_N54                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~225                                                                                                                                                                                                                                                                                    ; MLABCELL_X60_Y8_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~227                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y10_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~229                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y12_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~23                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y3_N51                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~231                                                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y12_N42                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~233                                                                                                                                                                                                                                                                                    ; MLABCELL_X60_Y10_N54                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~235                                                                                                                                                                                                                                                                                    ; MLABCELL_X60_Y10_N42                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~237                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y12_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~239                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~241                                                                                                                                                                                                                                                                                    ; LABCELL_X54_Y10_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~243                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y12_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~245                                                                                                                                                                                                                                                                                    ; LABCELL_X41_Y12_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~247                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y12_N54                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~249                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y12_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~25                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y10_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~251                                                                                                                                                                                                                                                                                    ; MLABCELL_X60_Y12_N0                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~253                                                                                                                                                                                                                                                                                    ; LABCELL_X61_Y12_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~255                                                                                                                                                                                                                                                                                    ; MLABCELL_X42_Y12_N39                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~257                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y8_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~259                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y8_N6                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~261                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y12_N30                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~263                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y6_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~265                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y12_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~267                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y11_N51                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~269                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y13_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~27                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y6_N48                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~271                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y6_N36                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~273                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y8_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~275                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y4_N45                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~277                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y10_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~279                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y7_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~281                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y12_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~283                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y12_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~285                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y15_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~287                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~289                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y10_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~29                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y2_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~291                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y8_N15                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~293                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y11_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~295                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y8_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~297                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y12_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~299                                                                                                                                                                                                                                                                                    ; LABCELL_X41_Y12_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~3                                                                                                                                                                                                                                                                                      ; LABCELL_X41_Y2_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~301                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y13_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~303                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y10_N9                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~305                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y10_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~307                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y5_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~309                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y5_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~31                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y12_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~311                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y8_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~313                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N3                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~315                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y12_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~317                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y12_N39                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~319                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y10_N48                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~321                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y13_N3                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~323                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y12_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~325                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y13_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~327                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y9_N48                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~329                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y12_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~33                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y1_N51                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~331                                                                                                                                                                                                                                                                                    ; MLABCELL_X42_Y16_N36                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~333                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y13_N30                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~335                                                                                                                                                                                                                                                                                    ; MLABCELL_X42_Y12_N54                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~337                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y12_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~339                                                                                                                                                                                                                                                                                    ; LABCELL_X41_Y11_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~341                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y13_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~343                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y13_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~345                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y12_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~347                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y12_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~349                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y13_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~35                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y1_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~351                                                                                                                                                                                                                                                                                    ; LABCELL_X41_Y12_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~353                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y9_N30                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~355                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y9_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~357                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y8_N57                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~359                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y11_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~361                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y15_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~363                                                                                                                                                                                                                                                                                    ; LABCELL_X54_Y12_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~365                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y13_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~367                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y12_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~369                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y10_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~37                                                                                                                                                                                                                                                                                     ; MLABCELL_X32_Y16_N18                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~371                                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y11_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~373                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y9_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~375                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y5_N36                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~377                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y11_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~379                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y12_N6                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~381                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y12_N15                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~383                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y12_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~385                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y2_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~387                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y10_N54                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~389                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y12_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~39                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y2_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~391                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y8_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~393                                                                                                                                                                                                                                                                                    ; LABCELL_X41_Y12_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~395                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y12_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~397                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y13_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~399                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y11_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~401                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y7_N36                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~403                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y5_N21                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~405                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y11_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~407                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y5_N21                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~409                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y9_N6                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~41                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y12_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~411                                                                                                                                                                                                                                                                                    ; MLABCELL_X42_Y9_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~413                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y9_N21                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~415                                                                                                                                                                                                                                                                                    ; MLABCELL_X42_Y9_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~417                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y10_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~419                                                                                                                                                                                                                                                                                    ; MLABCELL_X50_Y12_N21                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~421                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y13_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~423                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y14_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~425                                                                                                                                                                                                                                                                                    ; LABCELL_X41_Y13_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~427                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y14_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~429                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y15_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~43                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y8_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~431                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y15_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~433                                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y12_N57                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~435                                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y12_N3                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~437                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y14_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~439                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y10_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~441                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y15_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~443                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y14_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~445                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y14_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~447                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y14_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~449                                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y10_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~45                                                                                                                                                                                                                                                                                     ; MLABCELL_X55_Y4_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~451                                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y11_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~453                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y12_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~455                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y12_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~457                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~459                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y10_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~461                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y11_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~463                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y12_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~465                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y10_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~467                                                                                                                                                                                                                                                                                    ; LABCELL_X53_Y5_N33                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~469                                                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y11_N12                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~47                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y4_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~471                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y12_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~473                                                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y8_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~475                                                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y8_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~477                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y9_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~479                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y9_N45                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~481                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y12_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~483                                                                                                                                                                                                                                                                                    ; MLABCELL_X42_Y12_N12                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~485                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y13_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~487                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y12_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~489                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y13_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~49                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y1_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~491                                                                                                                                                                                                                                                                                    ; LABCELL_X51_Y13_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~493                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~495                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y12_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~497                                                                                                                                                                                                                                                                                    ; LABCELL_X54_Y10_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~499                                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y9_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~5                                                                                                                                                                                                                                                                                      ; MLABCELL_X32_Y12_N18                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~501                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y10_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~503                                                                                                                                                                                                                                                                                    ; LABCELL_X49_Y10_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~505                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y12_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~507                                                                                                                                                                                                                                                                                    ; MLABCELL_X55_Y14_N18                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~509                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y13_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~51                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y1_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~511                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~513                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y3_N36                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~515                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y4_N27                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~517                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~519                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y4_N30                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~521                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y4_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~523                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y2_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~525                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y3_N48                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~527                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y9_N18                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~529                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y2_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~53                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y6_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~531                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y4_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~533                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y16_N36                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~535                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y11_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~537                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y4_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~539                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y12_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~541                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y9_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~543                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~545                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y9_N39                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~547                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y6_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~549                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y8_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~55                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y2_N51                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~551                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y8_N27                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~553                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y12_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~555                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y12_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~557                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y11_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~559                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y8_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~561                                                                                                                                                                                                                                                                                    ; LABCELL_X21_Y9_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~563                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y10_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~565                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y9_N18                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~567                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y6_N18                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~569                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y9_N18                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~57                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y12_N21                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~571                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y10_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~573                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y12_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~575                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y11_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~577                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y4_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~579                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y10_N12                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~581                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y8_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~583                                                                                                                                                                                                                                                                                    ; LABCELL_X21_Y10_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~585                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y12_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~587                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y10_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~589                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y8_N18                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~59                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y8_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~591                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y11_N48                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~593                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y13_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~595                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y14_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~597                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y11_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~599                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y13_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~601                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y18_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~603                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y14_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~605                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y16_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~607                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y16_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~609                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y11_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~61                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y4_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~611                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y9_N3                      ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~613                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y8_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~615                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y11_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~617                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y12_N33                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~619                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y10_N57                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~621                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y10_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~623                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y10_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~625                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y9_N45                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~627                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y14_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~629                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y11_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~63                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y2_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~631                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y12_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~633                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y10_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~635                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y13_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~637                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y12_N15                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~639                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y11_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~641                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y2_N18                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~643                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y8_N18                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~645                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y4_N15                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~647                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y2_N51                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~649                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y4_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~65                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y10_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~651                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y8_N42                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~653                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y12_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~655                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y8_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~657                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y2_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~659                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y8_N39                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~661                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y15_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~663                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y12_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~665                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y11_N12                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~667                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y8_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~669                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y14_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~67                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y5_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~671                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y8_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~673                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y8_N27                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~675                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y6_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~677                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y9_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~679                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y7_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~681                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y4_N15                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~683                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y8_N6                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~685                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y8_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~687                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y8_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~689                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y12_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~69                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y13_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~691                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y13_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~693                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y12_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~695                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y11_N18                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~697                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y12_N54                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~699                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y12_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~7                                                                                                                                                                                                                                                                                      ; LABCELL_X41_Y2_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~701                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y12_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~703                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y8_N36                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~705                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y9_N42                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~707                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~709                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y8_N51                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~71                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y10_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~711                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y9_N33                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~713                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y7_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~715                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y7_N33                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~717                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y8_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~719                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y12_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~721                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y14_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~723                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y12_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~725                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y13_N24                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~727                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y13_N42                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~729                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y15_N3                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~73                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y8_N15                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~731                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y11_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~733                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y12_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~735                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y12_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~737                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y5_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~739                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y10_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~741                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y8_N33                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~743                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y10_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~745                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y10_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~747                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y8_N39                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~749                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y8_N39                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~75                                                                                                                                                                                                                                                                                     ; MLABCELL_X37_Y12_N15                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~751                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y10_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~753                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y12_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~755                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y12_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~757                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y12_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~759                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~761                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y12_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~763                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y12_N21                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~765                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y14_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~767                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y13_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~769                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y4_N30                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~77                                                                                                                                                                                                                                                                                     ; LABCELL_X56_Y12_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~771                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y5_N30                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~773                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y1_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~775                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y6_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~777                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y10_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~779                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y4_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~781                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y12_N3                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~783                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y1_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~785                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y5_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~787                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y4_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~789                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y14_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~79                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y10_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~791                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y7_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~793                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y8_N57                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~795                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y8_N33                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~797                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y13_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~799                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y9_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~801                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y5_N3                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~803                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y10_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~805                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y9_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~807                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y6_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~809                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y5_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~81                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y8_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~811                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y8_N15                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~813                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y5_N48                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~815                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y12_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~817                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y8_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~819                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y11_N45                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~821                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y11_N39                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~823                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y10_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~825                                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y12_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~827                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y12_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~829                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y12_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~83                                                                                                                                                                                                                                                                                     ; MLABCELL_X42_Y7_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~831                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y12_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~833                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y12_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~835                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y10_N3                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~837                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y8_N45                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~839                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y9_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~841                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y12_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~843                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y12_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~845                                                                                                                                                                                                                                                                                    ; LABCELL_X4_Y10_N30                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~847                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y12_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~849                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y14_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~85                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y8_N15                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~851                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y17_N12                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~853                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y15_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~855                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y15_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~857                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y16_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~859                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y16_N24                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~861                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y16_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~863                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y16_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~865                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y9_N3                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~867                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y12_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~869                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y12_N21                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~87                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y8_N30                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~871                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N24                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~873                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y6_N30                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~875                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y12_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~877                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y12_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~879                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~881                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y10_N45                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~883                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y10_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~885                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y12_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~887                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y15_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~889                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y12_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~89                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y14_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~891                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y13_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~893                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y15_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~895                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y15_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~897                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y1_N48                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~899                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y6_N45                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~9                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y8_N33                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~901                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y7_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~903                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y6_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~905                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y5_N9                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~907                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y4_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~909                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y2_N12                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~91                                                                                                                                                                                                                                                                                     ; MLABCELL_X42_Y7_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~911                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y5_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~913                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y14_N6                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~915                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y3_N27                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~917                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y14_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~919                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y12_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~921                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y12_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~923                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y10_N30                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~925                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y15_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~927                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y12_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~929                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y4_N21                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~93                                                                                                                                                                                                                                                                                     ; LABCELL_X41_Y10_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~931                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y7_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~933                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y6_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~935                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y6_N21                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~937                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y5_N0                     ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~939                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y4_N54                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~941                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y5_N36                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~943                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y10_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~945                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y14_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~947                                                                                                                                                                                                                                                                                    ; LABCELL_X30_Y10_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~949                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y15_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~95                                                                                                                                                                                                                                                                                     ; MLABCELL_X42_Y8_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~951                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y12_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~953                                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y12_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~955                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y12_N9                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~957                                                                                                                                                                                                                                                                                    ; MLABCELL_X8_Y12_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~959                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y14_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~961                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y2_N27                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~963                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y10_N42                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~965                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y9_N21                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~967                                                                                                                                                                                                                                                                                    ; MLABCELL_X19_Y8_N36                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~969                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y7_N24                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~97                                                                                                                                                                                                                                                                                     ; LABCELL_X38_Y9_N57                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~971                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y9_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~973                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y10_N51                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~975                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y9_N42                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~977                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y15_N51                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~979                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y12_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~981                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y18_N39                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~983                                                                                                                                                                                                                                                                                    ; LABCELL_X17_Y13_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~985                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y20_N33                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~987                                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y16_N30                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~989                                                                                                                                                                                                                                                                                    ; LABCELL_X21_Y16_N54                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~99                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y10_N0                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~991                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y16_N48                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~993                                                                                                                                                                                                                                                                                    ; MLABCELL_X32_Y5_N12                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~995                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y12_N15                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~997                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y7_N57                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory~999                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y9_N18                    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegRGB[12]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y15_N12                   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegRGB[6]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y15_N36                   ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegRow~2                                                                                                                                                                                                                                                                                         ; LABCELL_X28_Y12_N54                   ; 7680    ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|_~0                                                                                                                                                                                                                                          ; MLABCELL_X19_Y19_N12                  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                ; MLABCELL_X19_Y35_N24                  ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                ; MLABCELL_X19_Y19_N0                   ; 16      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Sig_Reset~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y16_N3                    ; 179     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X23_Y38_N29                        ; 260     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                     ; FF_X30_Y50_N29                        ; 145     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y45_N30                   ; 7       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                ; FF_X1_Y32_N20                         ; 132     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                 ; FF_X1_Y8_N56                          ; 8417    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|rddata[4]~4                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y37_N27                   ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_frame_blank_config[10]~0                                                                                                                                                                                                                                                                                    ; MLABCELL_X25_Y37_N54                  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_frame_blank_counter[2]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X28_Y36_N27                   ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_config[10]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y37_N45                   ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_height_counter[0]~3                                                                                                                                                                                                                                                                                         ; LABCELL_X15_Y36_N54                   ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_config[10]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y36_N6                    ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_line_blank_counter[5]~2                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y36_N12                   ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_config[10]~1                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y37_N3                    ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_frame_width_counter[0]~3                                                                                                                                                                                                                                                                                          ; LABCELL_X15_Y36_N24                   ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_frame_blank_config[10]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y37_N36                   ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_frame_blank_counter[0]~3                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y36_N18                   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_config[10]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y37_N12                   ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_line_line_blank_counter[9]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y36_N30                   ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state.STATE_FRAME_FRAME_BLANK                                                                                                                                                                                                                                                                                     ; FF_X27_Y33_N29                        ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state.STATE_FRAME_LINE_BLANK                                                                                                                                                                                                                                                                                      ; FF_X28_Y36_N38                        ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state.STATE_LINE_FRAME_BLANK                                                                                                                                                                                                                                                                                      ; FF_X28_Y36_N26                        ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state.STATE_LINE_LINE_BLANK                                                                                                                                                                                                                                                                                       ; FF_X28_Y36_N20                        ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state.STATE_VALID                                                                                                                                                                                                                                                                                                 ; FF_X28_Y35_N17                        ; 696     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                              ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 4       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                    ; CLKPHASESELECT_X68_Y51_N7             ; 11      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                   ; CLKPHASESELECT_X68_Y36_N7             ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                   ; CLKPHASESELECT_X68_Y43_N7             ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                   ; CLKPHASESELECT_X68_Y29_N7             ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                    ; CLKPHASESELECT_X68_Y57_N7             ; 11      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                     ; PSEUDODIFFOUT_X68_Y53_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                      ; PSEUDODIFFOUT_X68_Y53_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                              ; CLKPHASESELECT_X68_Y51_N4             ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                               ; PSEUDODIFFOUT_X68_Y45_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                           ; PSEUDODIFFOUT_X68_Y45_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                      ; CLKPHASESELECT_X68_Y43_N8             ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                     ; CLKPHASESELECT_X68_Y43_N4             ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                             ; DELAYCHAIN_X68_Y43_N22                ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                             ; DDIOOUT_X68_Y43_N10                   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                          ; CLKPHASESELECT_X68_Y43_N9             ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                               ; DELAYCHAIN_X68_Y46_N27                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                               ; DELAYCHAIN_X68_Y46_N10                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                               ; DELAYCHAIN_X68_Y46_N44                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                               ; DELAYCHAIN_X68_Y45_N61                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                               ; DELAYCHAIN_X68_Y44_N27                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                               ; DELAYCHAIN_X68_Y44_N10                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                               ; DELAYCHAIN_X68_Y44_N44                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                               ; DELAYCHAIN_X68_Y43_N101               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                               ; PSEUDODIFFOUT_X68_Y38_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                           ; PSEUDODIFFOUT_X68_Y38_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                      ; CLKPHASESELECT_X68_Y36_N8             ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                     ; CLKPHASESELECT_X68_Y36_N4             ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                             ; DELAYCHAIN_X68_Y36_N22                ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                             ; DDIOOUT_X68_Y36_N10                   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                          ; CLKPHASESELECT_X68_Y36_N9             ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                               ; DELAYCHAIN_X68_Y39_N27                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                               ; DELAYCHAIN_X68_Y39_N10                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                               ; DELAYCHAIN_X68_Y39_N44                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                               ; DELAYCHAIN_X68_Y38_N61                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                               ; DELAYCHAIN_X68_Y37_N27                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                               ; DELAYCHAIN_X68_Y37_N10                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                               ; DELAYCHAIN_X68_Y37_N44                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                               ; DELAYCHAIN_X68_Y36_N101               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                               ; PSEUDODIFFOUT_X68_Y31_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                           ; PSEUDODIFFOUT_X68_Y31_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                      ; CLKPHASESELECT_X68_Y29_N8             ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                     ; CLKPHASESELECT_X68_Y29_N4             ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                             ; DELAYCHAIN_X68_Y29_N22                ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                             ; DDIOOUT_X68_Y29_N10                   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                          ; CLKPHASESELECT_X68_Y29_N9             ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                               ; DELAYCHAIN_X68_Y32_N27                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                               ; DELAYCHAIN_X68_Y32_N10                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                               ; DELAYCHAIN_X68_Y32_N44                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                               ; DELAYCHAIN_X68_Y31_N61                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                               ; DELAYCHAIN_X68_Y30_N27                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                               ; DELAYCHAIN_X68_Y30_N10                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                               ; DELAYCHAIN_X68_Y30_N44                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                               ; DELAYCHAIN_X68_Y29_N101               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                               ; PSEUDODIFFOUT_X68_Y24_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                           ; PSEUDODIFFOUT_X68_Y24_N6              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                      ; CLKPHASESELECT_X68_Y22_N8             ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                     ; CLKPHASESELECT_X68_Y22_N4             ; 13      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                             ; DELAYCHAIN_X68_Y22_N22                ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                             ; DDIOOUT_X68_Y22_N10                   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                          ; CLKPHASESELECT_X68_Y22_N9             ; 42      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                               ; DELAYCHAIN_X68_Y25_N27                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                               ; DELAYCHAIN_X68_Y25_N10                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                               ; DELAYCHAIN_X68_Y25_N44                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                               ; DELAYCHAIN_X68_Y24_N61                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                               ; DELAYCHAIN_X68_Y23_N27                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                               ; DELAYCHAIN_X68_Y23_N10                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                               ; DELAYCHAIN_X68_Y23_N44                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                               ; DELAYCHAIN_X68_Y22_N101               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                    ; HPSSDRAMPLL_X64_Y18_N111              ; 98      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                              ; HPSSDRAMPLL_X64_Y18_N111              ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                       ; HPSPERIPHERALEMAC_X54_Y18_N111        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALUSB_X39_Y18_N111         ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALSPIMASTER_X66_Y30_N111   ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                       ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                                      ; HPSPERIPHERALGPIO_X66_Y51_N111        ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                       ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                       ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                       ; HPSPERIPHERALSDMMC_X59_Y18_N111       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                             ; MLABCELL_X14_Y37_N57                  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y37_N6                    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y37_N51                   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y37_N48                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|fifo_rd~2                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X15_Y37_N18                   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                        ; FF_X15_Y37_N56                        ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X15_Y37_N6                    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X14_Y37_N54                  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                         ; FF_X15_Y37_N14                        ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                   ; LABCELL_X15_Y39_N57                   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                   ; MLABCELL_X14_Y37_N48                  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|woverflow~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y37_N39                   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X14_Y39_N24                  ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X21_Y45_N39                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X21_Y38_N57                   ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                       ; MLABCELL_X25_Y38_N39                  ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                     ; LABCELL_X21_Y38_N48                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; MLABCELL_X14_Y47_N27                  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                             ; LABCELL_X18_Y46_N27                   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                         ; MLABCELL_X19_Y38_N33                  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                           ; LABCELL_X23_Y37_N27                   ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                ; LABCELL_X22_Y44_N48                   ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                 ; LABCELL_X21_Y43_N15                   ; 107     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                             ; FF_X27_Y45_N56                        ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_controller_0_avalon_master_translator|address_register[6]~0                                                                                                                                                                                                                                 ; LABCELL_X21_Y43_N36                   ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_controller_0_avalon_master_translator|always4~0                                                                                                                                                                                                                                             ; LABCELL_X23_Y41_N27                   ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_controller_0_avalon_master_translator|burstcount_register_lint[3]~0                                                                                                                                                                                                                         ; LABCELL_X23_Y41_N18                   ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:camera_controller_0_avalon_master_translator|internal_begintransfer                                                                                                                                                                                                                                ; LABCELL_X23_Y41_N33                   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_controller_0_avalon_slave_0_translator|av_readdata_pre[12]~0                                                                                                                                                                                                                                 ; MLABCELL_X19_Y39_N0                   ; 9       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_controller_0_avalon_slave_0_translator|av_readdata_pre[12]~1                                                                                                                                                                                                                                 ; LABCELL_X18_Y38_N42                   ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:camera_controller_0_avalon_slave_0_translator|av_write                                                                                                                                                                                                                                              ; MLABCELL_X19_Y39_N30                  ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                         ; LABCELL_X21_Y47_N0                    ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                      ; MLABCELL_X19_Y45_N18                  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                               ; LABCELL_X10_Y49_N18                   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                ; LABCELL_X13_Y47_N27                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y47_N45                  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                ; LABCELL_X15_Y46_N45                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                    ; LABCELL_X15_Y46_N3                    ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                    ; LABCELL_X21_Y44_N12                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y44_N27                   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X30_Y46_N3                    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                              ; LABCELL_X27_Y47_N30                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                              ; LABCELL_X27_Y47_N33                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y45_N33                  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y45_N30                  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                               ; MLABCELL_X25_Y45_N27                  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N21                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N36                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N18                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N39                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N54                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N57                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N24                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                               ; LABCELL_X27_Y47_N27                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                            ; FF_X25_Y47_N50                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                            ; FF_X25_Y47_N29                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                            ; FF_X25_Y47_N26                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                            ; FF_X25_Y47_N5                         ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y47_N54                  ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; FF_X25_Y47_N23                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                             ; FF_X25_Y47_N20                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                             ; FF_X25_Y47_N11                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                             ; FF_X25_Y47_N8                         ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                             ; FF_X25_Y47_N47                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                             ; FF_X25_Y47_N44                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                             ; FF_X25_Y47_N17                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                             ; FF_X25_Y47_N14                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                             ; FF_X25_Y47_N53                        ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y47_N30                  ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|address_register[21]~1                                                                                                                                                                                                                          ; LABCELL_X28_Y40_N48                   ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|always4~0                                                                                                                                                                                                                                       ; LABCELL_X22_Y43_N24                   ; 40      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burst_stalled~0                                                                                                                                                                                                                                 ; LABCELL_X22_Y43_N21                   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                             ; LABCELL_X27_Y47_N12                   ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y45_N3                   ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|d_writedata[16]~0                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X19_Y47_N6                   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[3]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X18_Y47_N54                   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[2]~0                                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y50_N57                   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[2]~1                                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y50_N36                   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[3]~0                                                                                                                                                                                                                                                                                        ; MLABCELL_X19_Y47_N21                  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                   ; FF_X18_Y49_N8                         ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                          ; FF_X19_Y48_N50                        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                        ; LABCELL_X13_Y52_N45                   ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                  ; FF_X18_Y52_N20                        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                  ; FF_X15_Y49_N14                        ; 932     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y50_N6                    ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y53_N51                   ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y53_N18                   ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                          ; LABCELL_X9_Y54_N21                    ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                       ; FF_X10_Y52_N50                        ; 43      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                           ; LABCELL_X11_Y53_N21                   ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                      ; FF_X14_Y51_N41                        ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y54_N33                   ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                  ; FF_X14_Y51_N29                        ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[15]~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X15_Y56_N39                   ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y52_N45                   ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|Equal313~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X11_Y55_N33                   ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y54_N42                   ; 209     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                       ; LABCELL_X17_Y53_N3                    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y53_N33                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_ctrl_dc_index_nowb_inv                                                                                                                                                                                                                                                                                     ; FF_X23_Y49_N8                         ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y51_N3                    ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|W_ienable_reg_irq0_nxt~0                                                                                                                                                                                                                                                                                     ; LABCELL_X13_Y52_N9                    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                    ; FF_X18_Y47_N20                        ; 49      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y47_N24                   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|dc_data_wr_port_en~0                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y49_N30                   ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|dc_tag_wr_port_en~0                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y49_N21                   ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|dc_wb_rd_port_en                                                                                                                                                                                                                                                                                             ; MLABCELL_X19_Y47_N18                  ; 4       ; Clock enable, Read enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y50_N12                   ; 1520    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                           ; FF_X14_Y43_N13                        ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y49_N33                   ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y50_N0                    ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                      ; LABCELL_X10_Y50_N57                   ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y53_N18                    ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                  ; LABCELL_X10_Y50_N9                    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|address[8]                                                                                                                                                                                                                   ; FF_X13_Y47_N44                        ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                  ; FF_X13_Y42_N38                        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 ; LABCELL_X13_Y42_N12                   ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 ; LABCELL_X13_Y46_N48                   ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~2 ; LABCELL_X11_Y43_N24                   ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b   ; LABCELL_X13_Y43_N15                   ; 38      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe      ; FF_X13_Y42_N44                        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~14                    ; LABCELL_X11_Y43_N12                   ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]~17                    ; LABCELL_X11_Y43_N9                    ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~21                    ; LABCELL_X10_Y43_N30                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~10                     ; LABCELL_X10_Y43_N36                   ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]~9                      ; LABCELL_X13_Y44_N9                    ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                ; LABCELL_X11_Y47_N21                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                           ; LABCELL_X10_Y45_N33                   ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~0                                                                                                              ; LABCELL_X13_Y42_N15                   ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]~1                                                                                                              ; LABCELL_X10_Y42_N51                   ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~2                                                                                                                           ; LABCELL_X15_Y44_N21                   ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]~3                                                                                                                          ; LABCELL_X13_Y45_N6                    ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req                                                                                                                       ; LABCELL_X11_Y46_N36                   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                         ; LABCELL_X13_Y46_N3                    ; 2       ; Read enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated|decode_8la:decode3|w_anode1074w[2]                                                                                                                                                                                                                                          ; LABCELL_X15_Y46_N36                   ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated|decode_8la:decode3|w_anode1087w[2]                                                                                                                                                                                                                                          ; LABCELL_X15_Y46_N12                   ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated|decode_8la:decode3|w_anode1095w[2]                                                                                                                                                                                                                                          ; LABCELL_X15_Y46_N15                   ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated|decode_8la:decode3|w_anode1103w[2]                                                                                                                                                                                                                                          ; LABCELL_X15_Y46_N54                   ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X0_Y0_N1             ; 8078    ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                       ; PIN_V11                               ; 2949    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                       ; JTAG_X0_Y3_N3                         ; 416     ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                    ; FF_X1_Y8_N56                          ; 8417    ; Global Clock         ; GCLK3            ; --                        ;
; soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 4       ; Global Clock         ; GCLK13           ; --                        ;
; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                        ; PLLOUTPUTCOUNTER_X0_Y0_N1             ; 8078    ; Global Clock         ; GCLK0            ; --                        ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                 ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegRow~2              ; 7680    ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0 ; 1521    ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[0]   ; 966     ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_mem_stall                       ; 932     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state.STATE_VALID                      ; 696     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegNewFrame           ; 661     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|CountColumns~1         ; 658     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegRow                ; 657     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegPending            ; 651     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumn             ; 644     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[11]~0                                 ; 642     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|Add1~9                 ; 642     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|Add1~13                ; 642     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[3]~8                                  ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[1]~10                                 ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[2]~9                                  ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[0]~11                                 ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[4]~7                                  ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[5]~6                                  ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[6]~5                                  ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[10]~4                                 ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[9]~3                                  ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[8]~2                                  ; 641     ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|data[7]~1                                  ; 641     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|Equal0~0               ; 641     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|Equal0~1               ; 641     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|Add1~25                ; 639     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|Add1~1                 ; 637     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|Add1~5                 ; 633     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|Add1~17                ; 630     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|Add1~21                ; 627     ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegStart~DUPLICATE    ; 577     ;
+----------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i184:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 1            ; 128          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 128     ; 128                         ; 1                           ; 128                         ; 1                           ; 128                 ; 1           ; 0          ; None                            ; M10K_X12_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B   ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|altsyncram_bk71:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 16           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 1024                        ; 16                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                            ; M10K_X20_Y19_N0, M10K_X20_Y20_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Mixed Width                            ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                            ; M10K_X12_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                            ; M10K_X12_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Latch Type Behaviour                   ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; None                            ; M10K_X12_Y57_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384   ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                            ; M10K_X20_Y50_N0, M10K_X20_Y51_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_5pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                            ; M10K_X20_Y49_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                            ; M10K_X20_Y48_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                            ; M10K_X12_Y52_N0, M10K_X12_Y51_N0, M10K_X12_Y50_N0, M10K_X12_Y53_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 25           ; 128          ; 25           ; yes                    ; no                      ; yes                    ; no                      ; 3200    ; 128                         ; 25                          ; 128                         ; 25                          ; 3200                ; 1           ; 0          ; None                            ; M10K_X5_Y54_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                            ; M10K_X12_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Unsupported Depth                      ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                            ; M10K_X20_Y55_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                            ; M10K_X20_Y56_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4oj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 32768        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1048576 ; 32768                       ; 32                          ; --                          ; --                          ; 1048576             ; 128         ; 0          ; soc_system_onchip_memory2_0.hex ; M10K_X5_Y58_N0, M10K_X5_Y57_N0, M10K_X5_Y60_N0, M10K_X5_Y59_N0, M10K_X12_Y27_N0, M10K_X12_Y26_N0, M10K_X12_Y29_N0, M10K_X12_Y28_N0, M10K_X29_Y29_N0, M10K_X29_Y30_N0, M10K_X20_Y28_N0, M10K_X29_Y28_N0, M10K_X29_Y53_N0, M10K_X20_Y54_N0, M10K_X29_Y52_N0, M10K_X12_Y54_N0, M10K_X12_Y49_N0, M10K_X12_Y48_N0, M10K_X20_Y52_N0, M10K_X20_Y53_N0, M10K_X12_Y21_N0, M10K_X29_Y22_N0, M10K_X29_Y23_N0, M10K_X29_Y21_N0, M10K_X29_Y33_N0, M10K_X20_Y34_N0, M10K_X29_Y34_N0, M10K_X20_Y33_N0, M10K_X20_Y27_N0, M10K_X20_Y29_N0, M10K_X29_Y26_N0, M10K_X29_Y27_N0, M10K_X5_Y33_N0, M10K_X12_Y33_N0, M10K_X5_Y34_N0, M10K_X5_Y35_N0, M10K_X29_Y39_N0, M10K_X29_Y41_N0, M10K_X20_Y41_N0, M10K_X29_Y40_N0, M10K_X12_Y25_N0, M10K_X12_Y23_N0, M10K_X12_Y18_N0, M10K_X12_Y22_N0, M10K_X12_Y58_N0, M10K_X20_Y58_N0, M10K_X20_Y60_N0, M10K_X20_Y59_N0, M10K_X20_Y47_N0, M10K_X12_Y46_N0, M10K_X20_Y46_N0, M10K_X12_Y47_N0, M10K_X12_Y41_N0, M10K_X12_Y43_N0, M10K_X12_Y42_N0, M10K_X20_Y43_N0, M10K_X12_Y19_N0, M10K_X12_Y20_N0, M10K_X12_Y16_N0, M10K_X12_Y17_N0, M10K_X20_Y44_N0, M10K_X29_Y44_N0, M10K_X29_Y42_N0, M10K_X20_Y42_N0, M10K_X29_Y50_N0, M10K_X29_Y47_N0, M10K_X29_Y48_N0, M10K_X29_Y49_N0, M10K_X20_Y36_N0, M10K_X12_Y36_N0, M10K_X12_Y34_N0, M10K_X20_Y35_N0, M10K_X20_Y22_N0, M10K_X20_Y23_N0, M10K_X12_Y24_N0, M10K_X20_Y25_N0, M10K_X12_Y44_N0, M10K_X12_Y56_N0, M10K_X12_Y60_N0, M10K_X12_Y59_N0, M10K_X29_Y43_N0, M10K_X20_Y45_N0, M10K_X29_Y46_N0, M10K_X29_Y45_N0, M10K_X20_Y31_N0, M10K_X20_Y32_N0, M10K_X12_Y32_N0, M10K_X20_Y30_N0, M10K_X12_Y31_N0, M10K_X5_Y31_N0, M10K_X5_Y32_N0, M10K_X12_Y30_N0, M10K_X5_Y56_N0, M10K_X5_Y53_N0, M10K_X12_Y55_N0, M10K_X5_Y55_N0, M10K_X20_Y57_N0, M10K_X29_Y58_N0, M10K_X29_Y57_N0, M10K_X29_Y59_N0, M10K_X29_Y19_N0, M10K_X20_Y18_N0, M10K_X20_Y17_N0, M10K_X29_Y18_N0, M10K_X29_Y20_N0, M10K_X20_Y21_N0, M10K_X29_Y17_N0, M10K_X20_Y16_N0, M10K_X20_Y37_N0, M10K_X20_Y38_N0, M10K_X29_Y38_N0, M10K_X29_Y37_N0, M10K_X29_Y55_N0, M10K_X29_Y54_N0, M10K_X29_Y51_N0, M10K_X29_Y56_N0, M10K_X20_Y39_N0, M10K_X20_Y40_N0, M10K_X12_Y40_N0, M10K_X12_Y39_N0, M10K_X29_Y31_N0, M10K_X29_Y36_N0, M10K_X29_Y35_N0, M10K_X29_Y32_N0, M10K_X29_Y25_N0, M10K_X20_Y26_N0, M10K_X20_Y24_N0, M10K_X29_Y24_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 4           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 4           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                  ; Mode                      ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|Mult0~mac                                                                                                                                                                                                                                                   ; Independent 18x18 plus 36 ; DSP_X24_Y35_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18     ; DSP_X24_Y55_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18     ; DSP_X16_Y55_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Two Independent 18x18     ; DSP_X24_Y57_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 39,391 / 130,276 ( 30 % ) ;
; C12 interconnects                           ; 1,593 / 6,848 ( 23 % )    ;
; C2 interconnects                            ; 16,779 / 51,436 ( 33 % )  ;
; C4 interconnects                            ; 9,887 / 25,120 ( 39 % )   ;
; DQS bus muxes                               ; 4 / 19 ( 21 % )           ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 19 ( 21 % )           ;
; Direct links                                ; 1,064 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 5 / 16 ( 31 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 79 / 852 ( 9 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 34 / 408 ( 8 % )          ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )            ;
; Local interconnects                         ; 3,733 / 31,760 ( 12 % )   ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )            ;
; R14 interconnects                           ; 2,010 / 6,046 ( 33 % )    ;
; R14/C12 interconnect drivers                ; 3,081 / 8,584 ( 36 % )    ;
; R3 interconnects                            ; 20,745 / 56,712 ( 37 % )  ;
; R6 interconnects                            ; 34,167 / 131,000 ( 26 % ) ;
; Spine clocks                                ; 18 / 150 ( 12 % )         ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )         ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass               ; 135          ; 0            ; 135          ; 0            ; 32           ; 211       ; 135          ; 0            ; 211       ; 211       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 23           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 106          ;
; Total Unchecked          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable       ; 76           ; 211          ; 76           ; 211          ; 179          ; 0         ; 76           ; 211          ; 0         ; 0         ; 186          ; 165          ; 211          ; 211          ; 211          ; 186          ; 165          ; 211          ; 211          ; 211          ; 188          ; 165          ; 140          ; 211          ; 211          ; 211          ; 211          ; 105          ;
; Total Fail               ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; HPS_DDR3_ADDR[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CKE             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CS_N            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_GTX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CLK               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_CONVST               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SCK                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SDI                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ADC_SDO                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK2_50             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[0]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY_N[1]                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LED[0]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]                   ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; SW[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_LT24_ADC_BUSY     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_LT24_ADC_CS_N     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_ADC_DCLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_ADC_DIN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_ADC_DOUT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_LT24_ADC_PENIRQ_N ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0_LT24_CS_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[14]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_D[15]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_LCD_ON       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_RD_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_RESET_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_RS           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0_LT24_WR_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1_D5M_D[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_D[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_FVAL          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_LVAL          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_PIXCLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_RESET_N       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1_D5M_STROBE        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1_D5M_TRIGGER       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1_D5M_XCLKIN        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SDAT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY_N                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED                  ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_IO[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; ARDUINO_RESET_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1_D5M_SCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_1_D5M_SDATA         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK1_50             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_ENET_RX_DV           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+--------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                      ;
+------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; Source Clock(s)                                                              ; Destination Clock(s)                                            ; Delay Added in ns ;
+------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
; FPGA_CLK1_50,u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 5019.1            ;
; FPGA_CLK1_50                                                                 ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 2284.0            ;
; altera_reserved_tck                                                          ; altera_reserved_tck                                             ; 367.5             ;
; FPGA_CLK1_50                                                                 ; FPGA_CLK1_50                                                    ; 275.0             ;
; altera_reserved_tck,I/O                                                      ; altera_reserved_tck                                             ; 212.6             ;
+------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                               ; Destination Register                                                                                                                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegNewFrame                                                                                                                                                                                                                                                                    ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegBlue[10]                                                                                                                                                                                                                                                                ; 4.125             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegPending                                                                                                                                                                                                                                                                     ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[11]                                                                                                                                                                                                                                                       ; 4.101             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegStart                                                                                                                                                                                                                                                                       ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[11]                                                                                                                                                                                                                                                       ; 4.053             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                       ; 3.844             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                       ; 3.844             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                       ; 3.844             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Avalon_slave:low_Avalon_Slave|AS_ALL_Start                                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[1]                                                                                                                                                            ; 3.750             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                           ; 3.691             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                           ; 3.691             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                           ; 3.691             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; 3.675             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; 3.675             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; 3.675             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                            ; 3.675             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; 3.656             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; 3.656             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                       ; 3.656             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                       ; 3.562             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                       ; 3.562             ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                               ; soc_system:u0|Top_Camera_Controller:camera_controller_0|FIFO:low_FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_v9q1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_re9:dffpipe17|dffe18a[1]                                                                                                                                                            ; 3.421             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                       ; 3.310             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                   ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                   ; 3.217             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                       ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                   ; 3.217             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                   ; 3.217             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                   ; 3.217             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                             ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                   ; 3.217             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                            ; 3.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                            ; 3.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                            ; 3.123             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                       ; 2.884             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                       ; 2.884             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegRow                                                                                                                                                                                                                                                                         ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[391][1]                                                                                                                                                                                                                                                          ; 2.828             ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state.STATE_FRAME_FRAME_BLANK                                                                                                                                                                                                                                                                   ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[391][1]                                                                                                                                                                                                                                                          ; 2.828             ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state.STATE_IDLE                                                                                                                                                                                                                                                                                ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[391][1]                                                                                                                                                                                                                                                          ; 2.828             ;
; soc_system:u0|cmos_sensor_output_generator:cmos_sensor_output_generator_0|reg_state.STATE_VALID                                                                                                                                                                                                                                                                               ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[391][1]                                                                                                                                                                                                                                                          ; 2.828             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[10]                                                                                                                                                                                                                                                           ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[9]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[8]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[7]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[6]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[5]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[4]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[3]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[2]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[1]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[0]                                                                                                                                                                                                                                                            ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumnCounter[11]                                                                                                                                                                                                                                                           ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegColumn                                                                                                                                                                                                                                                                      ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegMemory[344][11]                                                                                                                                                                                                                                                         ; 2.792             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; 2.322             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]     ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; 2.322             ;
; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|iRegFIFOWrite                                                                                                                                                                                                                                                                   ; soc_system:u0|Top_Camera_Controller:camera_controller_0|Camera_Interface:low_Camera_Interface|CI_FIFO_WriteData[0]                                                                                                                                                                                                                                                        ; 2.077             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_kill                                                                                                                                                                                                                                                                                     ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a10~portb_address_reg0                                                                                                               ; 1.172             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; 1.085             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|D_ctrl_br                                                                                                                                                                                                                                                                                  ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a10~portb_address_reg0                                                                                                               ; 0.853             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                  ; 0.836             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]     ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; 0.836             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                                                  ; 0.835             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                                                  ; 0.835             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                               ; 0.833             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                  ; 0.833             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                                       ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                   ; 0.833             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                  ; 0.832             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                                                  ; 0.832             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15] ; 0.832             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                      ; 0.831             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                         ; 0.830             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                             ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2_reg[22]                                                                                                                                                                                                                                                                         ; 0.829             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                       ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                   ; 0.828             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                  ; 0.819             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                      ; 0.819             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                         ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                 ; 0.818             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                                        ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                                                 ; 0.813             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                                                                                                                      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]                                                                                                                  ; 0.813             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                       ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                   ; 0.813             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                      ; 0.809             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                                 ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                             ; 0.808             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                                    ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cmos_sensor_output_generator_0_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; 0.807             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                       ; 0.806             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                  ; 0.805             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                          ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                      ; 0.803             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                      ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                                                  ; 0.802             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                  ; 0.793             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                     ; 0.793             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                      ; 0.792             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                                  ; 0.791             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                      ; 0.790             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                               ; 0.789             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[8]                                                                                                                                                                                                                                                                      ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ram_block1a10~portb_address_reg0                                                                                                               ; 0.787             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                      ; 0.787             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                     ; 0.787             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                         ; 0.782             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                       ; 0.782             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                                              ; 0.781             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]     ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; 0.778             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                       ; 0.777             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ; 0.777             ;
; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|A_ctrl_shift_rot                                                                                                                                                                                                                                                                           ; soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|E_src2_reg[22]                                                                                                                                                                                                                                                                         ; 0.775             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                       ; 0.772             ;
; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                       ; soc_system:u0|soc_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                               ; 0.770             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                     ; 0.769             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "ES_mini_project_TRDB_D5M_LT24"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 207 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 89
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G13
    Info (11162): soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 8059 fanout uses global clock CLKCTRL_G0
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 3227 fanout uses global clock CLKCTRL_G4
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 401 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst~CLKENA0 with 8395 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:03
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_v9q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ES_mini_project.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 4 -multiply_by 71 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 48 -duty_cycle 50.00 -name {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'd:/temp/embeddedproject_epfl/camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'd:/temp/embeddedproject_epfl/camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'd:/temp/embeddedproject_epfl/camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:u0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'd:/temp/embeddedproject_epfl/camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(4): *fpga_interfaces|f2sdram~FF_3769 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(4): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 4
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3769}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(5): *fpga_interfaces|f2sdram~FF_3770 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(5): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 5
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3770}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(6): *fpga_interfaces|f2sdram~FF_3771 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(6): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 6
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3771}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(8): *fpga_interfaces|f2sdram~FF_3774 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 8
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(8): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 8
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3774}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(9): *fpga_interfaces|f2sdram~FF_3775 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(9): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 9
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3775}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(10): *fpga_interfaces|f2sdram~FF_3776 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(10): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 10
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3776}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(12): *fpga_interfaces|f2sdram~FF_3779 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(12): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 12
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3779}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(13): *fpga_interfaces|f2sdram~FF_3780 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(13): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 13
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3780}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(14): *fpga_interfaces|f2sdram~FF_3781 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(14): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 14
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3781}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(20): *fpga_interfaces|f2sdram~FF_3792 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(20): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 20
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3792}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 20
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(21): *fpga_interfaces|f2sdram~FF_3793 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 21
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(21): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 21
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3793}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(22): *fpga_interfaces|f2sdram~FF_3795 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(22): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 22
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3795}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 22
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(23): *fpga_interfaces|f2sdram~FF_3796 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(23): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 23
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3796}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 23
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(24): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(24): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 24
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(26): *fpga_interfaces|f2sdram~FF_3799 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 26
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(26): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 26
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3799}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 26
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(27): *fpga_interfaces|f2sdram~FF_3800 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(27): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 27
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3800}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 27
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(29): *fpga_interfaces|f2sdram~FF_3803 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(29): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 29
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3803}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 29
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(30): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(30): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 30
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(32): *fpga_interfaces|f2sdram~FF_3808 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 32
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(32): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 32
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3808}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(33): *fpga_interfaces|f2sdram~FF_3809 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(33): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 33
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3809}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 33
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(38): *fpga_interfaces|f2sdram~FF_3816 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 38
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(38): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 38
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3816}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(39): *fpga_interfaces|f2sdram~FF_3817 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(39): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 39
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3817}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 39
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(40): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 40
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(40): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 40
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(42): *fpga_interfaces|f2sdram~FF_3821 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 42
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(42): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 42
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3821}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(43): *fpga_interfaces|f2sdram~FF_3822 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(43): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 43
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3822}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(44): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(44): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 44
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(46): *fpga_interfaces|f2sdram~FF_3831 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(46): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 46
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3831}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(47): *fpga_interfaces|f2sdram~FF_3832 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(47): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 47
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3832}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(49): *fpga_interfaces|f2sdram~FF_3835 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(49): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 49
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3835}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 49
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(50): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(50): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 50
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(65): *fpga_interfaces|f2sdram~FF_1055 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(65): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 65
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1055}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 65
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(66): *fpga_interfaces|f2sdram~FF_1056 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(66): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 66
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1056}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(67): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(67): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 67
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 67
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(69): *fpga_interfaces|f2sdram~FF_1119 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(69): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 69
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1119}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 69
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(70): *fpga_interfaces|f2sdram~FF_1120 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(70): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 70
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1120}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(71): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(71): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 71
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 71
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(73): *fpga_interfaces|f2sdram~FF_3408 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 73
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(73): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 73
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3408}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 73
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(74): *fpga_interfaces|f2sdram~FF_3409 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 74
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(74): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 74
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3409}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 74
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(75): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(75): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 75
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 75
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(77): *fpga_interfaces|f2sdram~FF_3417 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 77
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(77): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 77
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3417}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 77
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(78): *fpga_interfaces|f2sdram~FF_3418 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 78
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(78): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 78
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3418}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 78
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(79): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(79): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 79
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 79
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(85): *fpga_interfaces|f2sdram~FF_863 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 85
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(85): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 85
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_863}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 85
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(86): *fpga_interfaces|f2sdram~FF_864 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 86
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(86): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 86
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_864}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 86
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(87): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 87
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(87): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 87
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 87
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(89): *fpga_interfaces|f2sdram~FF_927 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 89
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(89): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 89
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_927}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 89
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(90): *fpga_interfaces|f2sdram~FF_928 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 90
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(90): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 90
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_928}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 90
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(91): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 91
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(91): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 91
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 91
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(93): *fpga_interfaces|f2sdram~FF_991 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 93
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(93): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 93
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_991}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 93
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(94): *fpga_interfaces|f2sdram~FF_992 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 94
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(94): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 94
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_992}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 94
Warning (332174): Ignored filter at soc_system_hps_0_fpga_interfaces.sdc(95): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 95
Warning (332049): Ignored set_false_path at soc_system_hps_0_fpga_interfaces.sdc(95): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 95
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sdc Line: 95
Info (332104): Reading SDC File: 'd:/temp/embeddedproject_epfl/camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 43
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 45
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 47
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 49
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 51
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sdc Line: 72
Info (332104): Reading SDC File: 'd:/temp/embeddedproject_epfl/camera/lab_4_project_template/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.sdc'
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|cmd_port_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_2044
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|rd_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_1717
    Info (332098): From: u0|hps_0|fpga_interfaces|f2sdram|wr_clk_0  to: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 23 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 u0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    1.126 u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   54.084 u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 11 registers into blocks of type Block RAM
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176220): Created 16 register duplicates
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ARDUINO_IO_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ARDUINO_IO_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_0_LT24_D_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_10" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_8" is assigned to location or region, but does not exist in design
    Warning (15706): Node "GPIO_1_D5M_D_9" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "KEY_N_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_4" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_5" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_6" is assigned to location or region, but does not exist in design
    Warning (15706): Node "LED_7" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SW_3" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:49
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:41
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:12
Info (170193): Fitter routing operations beginning
Info (170089): 7e+03 ns of routing delay (approximately 8.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 31% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 53% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:05:27
Info (11888): Total time spent on timing analysis during the Fitter is 100.18 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:20
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 20 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 114
    Info (169065): Pin ARDUINO_IO[0] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[1] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[2] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[3] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[4] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[5] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[6] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[7] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[8] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[9] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[10] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[11] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[12] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[13] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[14] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_IO[15] has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 29
    Info (169065): Pin ARDUINO_RESET_N has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 30
    Info (169065): Pin GPIO_1_D5M_SCLK has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 67
    Info (169065): Pin GPIO_1_D5M_SDATA has a permanently disabled output enable File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 68
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 83
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 84
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 84
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 84
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 84
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 85
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd Line: 85
Info (144001): Generated suppressed messages file D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 300 warnings
    Info: Peak virtual memory: 3441 megabytes
    Info: Processing ended: Wed Jan 04 19:43:28 2017
    Info: Elapsed time: 00:12:44
    Info: Total CPU time (on all processors): 00:24:55


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Temp/EmbeddedProject_EPFL/Camera/lab_4_project_template/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.fit.smsg.


