--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ADC_Main.twx ADC_Main.ncd -o ADC_Main.twr ADC_Main.pcf
-ucf Nexys4.ucf

Design file:              ADC_Main.ncd
Physical constraint file: ADC_Main.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 404 paths analyzed, 168 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point LED_11 (SLICE_X9Y95.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc/XADC_INST (OTHER)
  Destination:          LED_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.275ns (Levels of Logic = 0)
  Clock Path Skew:      -0.060ns (1.156 - 1.216)
  Source Clock:         CLK100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK100MHZ_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc/XADC_INST to LED_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    XADC_X0Y0.DO11       Tadccko_DO            0.778   adc/XADC_INST
                                                       adc/XADC_INST
    SLICE_X9Y95.DX       net (fanout=1)        1.467   adcout<11>
    SLICE_X9Y95.CLK      Tdick                 0.030   LED_11
                                                       LED_11
    -------------------------------------------------  ---------------------------
    Total                                      2.275ns (0.808ns logic, 1.467ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Paths for end point LED_15 (SLICE_X9Y91.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc/XADC_INST (OTHER)
  Destination:          LED_15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.238ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (1.155 - 1.216)
  Source Clock:         CLK100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK100MHZ_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc/XADC_INST to LED_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    XADC_X0Y0.DO15       Tadccko_DO            0.778   adc/XADC_INST
                                                       adc/XADC_INST
    SLICE_X9Y91.DX       net (fanout=1)        1.430   adcout<15>
    SLICE_X9Y91.CLK      Tdick                 0.030   LED_15
                                                       LED_15
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (0.808ns logic, 1.430ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point LED_12 (SLICE_X9Y91.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc/XADC_INST (OTHER)
  Destination:          LED_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.131ns (Levels of Logic = 0)
  Clock Path Skew:      -0.061ns (1.155 - 1.216)
  Source Clock:         CLK100MHZ_BUFGP rising at 0.000ns
  Destination Clock:    CLK100MHZ_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: adc/XADC_INST to LED_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    XADC_X0Y0.DO12       Tadccko_DO            0.778   adc/XADC_INST
                                                       adc/XADC_INST
    SLICE_X9Y91.AX       net (fanout=1)        1.314   adcout<12>
    SLICE_X9Y91.CLK      Tdick                 0.039   LED_15
                                                       LED_12
    -------------------------------------------------  ---------------------------
    Total                                      2.131ns (0.817ns logic, 1.314ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point an_1 (SLICE_X1Y89.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_21 (FF)
  Destination:          an_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.085 - 0.069)
  Source Clock:         CLK100MHZ_BUFGP rising at 10.000ns
  Destination Clock:    CLK100MHZ_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_21 to an_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.BQ       Tcko                  0.141   count<23>
                                                       count_21
    SLICE_X1Y89.A5       net (fanout=6)        0.162   count<21>
    SLICE_X1Y89.CLK      Tah         (-Th)     0.059   an_7
                                                       Mmux_count[22]_an[7]_wide_mux_24_OUT11
                                                       an_1
    -------------------------------------------------  ---------------------------
    Total                                      0.244ns (0.082ns logic, 0.162ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point an_3 (SLICE_X1Y89.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_21 (FF)
  Destination:          an_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.085 - 0.069)
  Source Clock:         CLK100MHZ_BUFGP rising at 10.000ns
  Destination Clock:    CLK100MHZ_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_21 to an_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.BQ       Tcko                  0.141   count<23>
                                                       count_21
    SLICE_X1Y89.B5       net (fanout=6)        0.163   count<21>
    SLICE_X1Y89.CLK      Tah         (-Th)     0.058   an_7
                                                       Mmux_count[22]_an[7]_wide_mux_24_OUT31
                                                       an_3
    -------------------------------------------------  ---------------------------
    Total                                      0.246ns (0.083ns logic, 0.163ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point an_5 (SLICE_X1Y89.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_22 (FF)
  Destination:          an_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.085 - 0.069)
  Source Clock:         CLK100MHZ_BUFGP rising at 10.000ns
  Destination Clock:    CLK100MHZ_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_22 to an_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y89.CQ       Tcko                  0.141   count<23>
                                                       count_22
    SLICE_X1Y89.C5       net (fanout=6)        0.163   count<22>
    SLICE_X1Y89.CLK      Tah         (-Th)     0.056   an_7
                                                       Mmux_count[22]_an[7]_wide_mux_24_OUT51
                                                       an_5
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.085ns logic, 0.163ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 4.000ns (250.000MHz) (Tadc_DCLK)
  Physical resource: adc/XADC_INST/DCLK
  Logical resource: adc/XADC_INST/DCLK
  Location pin: XADC_X0Y0.DCLK
  Clock network: CLK100MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK100MHZ_BUFGP/BUFG/I0
  Logical resource: CLK100MHZ_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK100MHZ_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: count<3>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X3Y84.CLK
  Clock network: CLK100MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK100MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK100MHZ      |    2.370|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 404 paths, 0 nets, and 86 connections

Design statistics:
   Minimum period:   4.000ns{1}   (Maximum frequency: 250.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 22 21:15:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 699 MB



