//
// Copyright (c) 2011 NVIDIA Corporation. 
// All rights reserved. 
// 
// Redistribution and use in source and binary forms, with or without 
// modification, are permitted provided that the following conditions are met: 
// 
// Redistributions of source code must retain the above copyright notice, 
// this list of conditions and the following disclaimer. 
// 
// Redistributions in binary form must reproduce the above copyright notice, 
// this list of conditions and the following disclaimer in the documentation 
// and/or other materials provided with the distribution. 
// 
// Neither the name of the NVIDIA Corporation nor the names of its contributors 
// may be used to endorse or promote products derived from this software 
// without specific prior written permission. 
// 
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE 
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
// POSSIBILITY OF SUCH DAMAGE. 
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARHOST1X_SYNC_H_INC_
#define ___ARHOST1X_SYNC_H_INC_

// Register HOST1X_SYNC_INTSTATUS_0  
#define HOST1X_SYNC_INTSTATUS_0                 _MK_ADDR_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SECURE                  0x0
#define HOST1X_SYNC_INTSTATUS_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_INTSTATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_RESET_MASK                      _MK_MASK_CONST(0xc0011f7f)
#define HOST1X_SYNC_INTSTATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_READ_MASK                       _MK_MASK_CONST(0xc0011f7f)
#define HOST1X_SYNC_INTSTATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_RANGE                       8:8
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_WOFFSET                     0x0
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAY_INT_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_SHIFT                      _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_RANGE                      9:9
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_WOFFSET                    0x0
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_DISPLAYB_INT_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_SHIFT                   _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_EPP_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_RANGE                   3:3
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_EPP_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_GR3D_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_RANGE                  6:6
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_GR3D_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_SHIFT                   _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_ISP_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_RANGE                   4:4
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_ISP_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_SHIFT                   _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_MPE_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_RANGE                   1:1
#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_MPE_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_SHIFT                   _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_TVO_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_RANGE                   11:11
#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_TVO_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_SHIFT                   _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_DSI_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_RANGE                   12:12
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_DSI_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_SHIFT                  _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_HDMI_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_RANGE                  10:10
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_HDMI_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_VI_INT_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_VI_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_RANGE                    2:2
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_WOFFSET                  0x0
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_VI_INT_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_SHIFT                  _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_GR2D_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_RANGE                  5:5
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_GR2D_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_SHIFT                  _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_DSIB_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_RANGE                  16:16
#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_DSIB_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_HOST_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_RANGE                  0:0
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_WOFFSET                        0x0
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_HOST_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_SHIFT                   _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_RANGE                   30:30
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU0_INT_PENDING                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_SHIFT)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_RANGE                   31:31
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_WOFFSET                 0x0
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_NOT_PENDING                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTSTATUS_0_SYNCPT_CPU1_INT_PENDING                 _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_INTMASK_0  
#define HOST1X_SYNC_INTMASK_0                   _MK_ADDR_CONST(0x4)
#define HOST1X_SYNC_INTMASK_0_SECURE                    0x0
#define HOST1X_SYNC_INTMASK_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_INTMASK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_INTMASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_INTMASK_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_SHIFT)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_RANGE                   0:0
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_WOFFSET                 0x0
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTMASK_0_CPU0_INT_MASK_ALL_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_SHIFT                   _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_SHIFT)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_RANGE                   1:1
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_WOFFSET                 0x0
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTMASK_0_CPU1_INT_MASK_ALL_ENABLE                  _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_INTC0MASK_0  
#define HOST1X_SYNC_INTC0MASK_0                 _MK_ADDR_CONST(0x8)
#define HOST1X_SYNC_INTC0MASK_0_SECURE                  0x0
#define HOST1X_SYNC_INTC0MASK_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_INTC0MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_RESET_MASK                      _MK_MASK_CONST(0x11f7f)
#define HOST1X_SYNC_INTC0MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_READ_MASK                       _MK_MASK_CONST(0x11f7f)
#define HOST1X_SYNC_INTC0MASK_0_WRITE_MASK                      _MK_MASK_CONST(0x11f7f)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_SHIFT                        _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_RANGE                        8:8
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_WOFFSET                      0x0
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAY_INT_C0MASK_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_RANGE                       9:9
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_WOFFSET                     0x0
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_DISABLE                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_DISPLAYB_INT_C0MASK_ENABLE                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_RANGE                    3:3
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_EPP_INT_C0MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_RANGE                   6:6
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_GR3D_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_RANGE                    4:4
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_ISP_INT_C0MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_RANGE                    1:1
#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_MPE_INT_C0MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_SHIFT                    _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_RANGE                    11:11
#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_TVO_INT_C0MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_SHIFT                    _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_RANGE                    12:12
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_DSI_INT_C0MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_RANGE                   10:10
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_HDMI_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_SHIFT                     _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_RANGE                     2:2
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_WOFFSET                   0x0
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_VI_INT_C0MASK_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_RANGE                   5:5
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_GR2D_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_RANGE                   16:16
#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_DSIB_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_SHIFT)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_RANGE                   0:0
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC0MASK_0_HOST_INT_C0MASK_ENABLE                  _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_INTC1MASK_0  
#define HOST1X_SYNC_INTC1MASK_0                 _MK_ADDR_CONST(0xc)
#define HOST1X_SYNC_INTC1MASK_0_SECURE                  0x0
#define HOST1X_SYNC_INTC1MASK_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_INTC1MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_RESET_MASK                      _MK_MASK_CONST(0x11f7f)
#define HOST1X_SYNC_INTC1MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_READ_MASK                       _MK_MASK_CONST(0x11f7f)
#define HOST1X_SYNC_INTC1MASK_0_WRITE_MASK                      _MK_MASK_CONST(0x11f7f)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_SHIFT                        _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_RANGE                        8:8
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_WOFFSET                      0x0
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAY_INT_C1MASK_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_RANGE                       9:9
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_WOFFSET                     0x0
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_DISABLE                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_DISPLAYB_INT_C1MASK_ENABLE                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_RANGE                    3:3
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_EPP_INT_C1MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_RANGE                   6:6
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_GR3D_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_RANGE                    4:4
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_ISP_INT_C1MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_RANGE                    1:1
#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_MPE_INT_C1MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_SHIFT                    _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_RANGE                    11:11
#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_TVO_INT_C1MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_SHIFT                    _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_RANGE                    12:12
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_WOFFSET                  0x0
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_DSI_INT_C1MASK_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_RANGE                   10:10
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_HDMI_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_SHIFT                     _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_RANGE                     2:2
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_WOFFSET                   0x0
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_VI_INT_C1MASK_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_RANGE                   5:5
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_GR2D_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_RANGE                   16:16
#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_DSIB_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_SHIFT)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_RANGE                   0:0
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_WOFFSET                 0x0
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INTC1MASK_0_HOST_INT_C1MASK_ENABLE                  _MK_ENUM_CONST(1)


// Reserved address 16 [0x10] 

// Reserved address 20 [0x14] 

// Reserved address 24 [0x18] 

// Reserved address 28 [0x1c] 

// Register HOST1X_SYNC_HINTSTATUS_0  
#define HOST1X_SYNC_HINTSTATUS_0                        _MK_ADDR_CONST(0x20)
#define HOST1X_SYNC_HINTSTATUS_0_SECURE                         0x0
#define HOST1X_SYNC_HINTSTATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_HINTSTATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RESET_MASK                     _MK_MASK_CONST(0xe00f00ff)
#define HOST1X_SYNC_HINTSTATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_READ_MASK                      _MK_MASK_CONST(0xe00f00ff)
#define HOST1X_SYNC_HINTSTATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x600f00ff)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_RANGE                        0:0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT0_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_SHIFT                        _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_RANGE                        1:1
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT1_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_SHIFT                        _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_RANGE                        2:2
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT2_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_SHIFT                        _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_RANGE                        3:3
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT3_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_SHIFT                        _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_RANGE                        4:4
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT4_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_SHIFT                        _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_RANGE                        5:5
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT5_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_SHIFT                        _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_RANGE                        6:6
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT6_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_SHIFT                        _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_RANGE                        7:7
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_WOFFSET                      0x0
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_NOT_PENDING                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_WAIT_INT7_PENDING                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_RANGE                     16:16
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_WOFFSET                   0x0
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_NOT_PENDING                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_INVAL_CLREQ_INT_PENDING                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_RANGE                      17:17
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_WOFFSET                    0x0
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_OFLOW_INT0_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_RANGE                      18:18
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_WOFFSET                    0x0
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_BUF_THOLD_INT0_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_SHIFT                  _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_RANGE                  19:19
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_WOFFSET                        0x0
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_RDMA_DATABUF_THOLD_INT0_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_SHIFT                       _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_RANGE                       29:29
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_WOFFSET                     0x0
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_CSW_HOST1XW2MC_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_SHIFT                       _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_RANGE                       30:30
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_WOFFSET                     0x0
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_TIMER_INTP_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_SHIFT                       _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_RANGE                       31:31
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_WOFFSET                     0x0
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_0_HINTSTATUS_EXT_INT_PENDING                     _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_HINTMASK_0  
#define HOST1X_SYNC_HINTMASK_0                  _MK_ADDR_CONST(0x24)
#define HOST1X_SYNC_HINTMASK_0_SECURE                   0x0
#define HOST1X_SYNC_HINTMASK_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_HINTMASK_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RESET_MASK                       _MK_MASK_CONST(0xe00f00ff)
#define HOST1X_SYNC_HINTMASK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_READ_MASK                        _MK_MASK_CONST(0xe00f00ff)
#define HOST1X_SYNC_HINTMASK_0_WRITE_MASK                       _MK_MASK_CONST(0xe00f00ff)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_RANGE                      0:0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK0_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_RANGE                      1:1
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK1_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_SHIFT                      _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_RANGE                      2:2
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK2_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_SHIFT                      _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_RANGE                      3:3
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK3_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_SHIFT                      _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_RANGE                      4:4
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK4_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_SHIFT                      _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_RANGE                      5:5
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK5_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_SHIFT                      _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_RANGE                      6:6
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK6_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_SHIFT                      _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_RANGE                      7:7
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_WOFFSET                    0x0
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_WAIT_INTMASK7_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_RANGE                   16:16
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_WOFFSET                 0x0
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_INVAL_CLREQ_INTMASK_ENABLE                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_SHIFT                    _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_RANGE                    17:17
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_WOFFSET                  0x0
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_OFLOW_INTMASK0_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_SHIFT                    _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_RANGE                    18:18
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_WOFFSET                  0x0
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_BUF_THOLD_INTMASK0_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_SHIFT                        _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_RANGE                        19:19
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_WOFFSET                      0x0
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_RDMA_DATABUF_THOLD_INTMASK0_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_SHIFT                     _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_RANGE                     29:29
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_WOFFSET                   0x0
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_CSW_HOST1XW2MC_INTMASK_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_SHIFT                     _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_RANGE                     30:30
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_WOFFSET                   0x0
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_TIMER_INTMASKP_ENABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_SHIFT                     _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_RANGE                     31:31
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_WOFFSET                   0x0
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_DISABLE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_0_HINTSTATUS_EXT_INTMASK_ENABLE                    _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_HINTSTATUS_EXT_0  
#define HOST1X_SYNC_HINTSTATUS_EXT_0                    _MK_ADDR_CONST(0x28)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_SECURE                     0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_HINTSTATUS_EXT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_RESET_MASK                         _MK_MASK_CONST(0xc00000ff)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_READ_MASK                  _MK_MASK_CONST(0xc00000ff)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_WRITE_MASK                         _MK_MASK_CONST(0xc00000ff)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_RANGE                    0:0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT0_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_RANGE                    1:1
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT1_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_RANGE                    2:2
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT2_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_RANGE                    3:3
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT3_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_RANGE                    4:4
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT4_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_RANGE                    5:5
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT5_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_RANGE                    6:6
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT6_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_RANGE                    7:7
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_WOFFSET                  0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_NOT_PENDING                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_CMDPP_ILLEGAL_OPCODE_INT7_PENDING                  _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_SHIFT                  _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_RANGE                  30:30
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_WOFFSET                        0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_NOT_PENDING                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_READ_INT_PENDING                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_SHIFT                 _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_SHIFT)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_RANGE                 31:31
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_WOFFSET                       0x0
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_NOT_PENDING                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTSTATUS_EXT_0_IP_WRITE_INT_PENDING                       _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_HINTMASK_EXT_0  
#define HOST1X_SYNC_HINTMASK_EXT_0                      _MK_ADDR_CONST(0x2c)
#define HOST1X_SYNC_HINTMASK_EXT_0_SECURE                       0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_HINTMASK_EXT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_RESET_MASK                   _MK_MASK_CONST(0xc00000ff)
#define HOST1X_SYNC_HINTMASK_EXT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_READ_MASK                    _MK_MASK_CONST(0xc00000ff)
#define HOST1X_SYNC_HINTMASK_EXT_0_WRITE_MASK                   _MK_MASK_CONST(0xc00000ff)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_RANGE                  0:0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK0_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_SHIFT                  _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_RANGE                  1:1
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK1_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_SHIFT                  _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_RANGE                  2:2
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK2_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_SHIFT                  _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_RANGE                  3:3
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK3_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_SHIFT                  _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_RANGE                  4:4
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK4_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_SHIFT                  _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_RANGE                  5:5
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK5_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_RANGE                  6:6
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK6_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_SHIFT                  _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_RANGE                  7:7
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_WOFFSET                        0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_CMDPP_ILLEGAL_OPCODE_INTMASK7_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_SHIFT                        _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_RANGE                        30:30
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_WOFFSET                      0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_DISABLE                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_READ_INTMASK_ENABLE                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_SHIFT                       _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_SHIFT)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_RANGE                       31:31
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_WOFFSET                     0x0
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_DISABLE                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HINTMASK_EXT_0_IP_WRITE_INTMASK_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 48 [0x30] 

// Reserved address 52 [0x34] 

// Register HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0  
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0                     _MK_ADDR_CONST(0x40)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_0_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_1_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_2_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_3_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_4_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_5_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_6_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_7_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_8_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_9_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_10_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_11_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_12_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_13_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_14_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_15_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_16_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_17_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_18_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_19_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_20_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_21_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_22_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_23_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_24_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_25_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_26_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_27_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_28_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_29_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_30_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0_SYNCPT_THRESH_CPU0_INT_STATUS_31_PENDING                    _MK_ENUM_CONST(1)


// Reserved address 68 [0x44] 

// Register HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0  
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0                     _MK_ADDR_CONST(0x48)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_0_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_1_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_2_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_3_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_4_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_5_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_6_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_7_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_8_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_NOT_PENDING                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_9_PENDING                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_10_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_11_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_12_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_13_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_14_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_15_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_16_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_17_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_18_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_19_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_20_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_21_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_22_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_23_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_24_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_25_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_26_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_27_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_28_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_29_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_30_PENDING                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_NOT_PENDING                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0_SYNCPT_THRESH_CPU1_INT_STATUS_31_PENDING                    _MK_ENUM_CONST(1)


// Reserved address 76 [0x4c] 

// Register HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0  
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0                  _MK_ADDR_CONST(0x50)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_RANGE                   1:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_0_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_SHIFT                   _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_RANGE                   3:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_1_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_SHIFT                   _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_RANGE                   5:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_2_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_SHIFT                   _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_RANGE                   7:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_3_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_SHIFT                   _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_RANGE                   9:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_4_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_SHIFT                   _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_RANGE                   11:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_5_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_SHIFT                   _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_RANGE                   13:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_6_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_SHIFT                   _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_RANGE                   15:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_7_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_RANGE                   17:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_8_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_SHIFT                   _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_FIELD                   _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_RANGE                   19:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_DISABLE                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_ENABLE_CPU0                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_9_ENABLE_CPU1                     _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_SHIFT                  _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_RANGE                  21:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_10_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_SHIFT                  _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_RANGE                  23:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_11_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_SHIFT                  _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_RANGE                  25:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_12_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_SHIFT                  _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_RANGE                  27:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_13_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_SHIFT                  _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_RANGE                  29:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_14_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_SHIFT                  _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_RANGE                  31:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0_SYNCPT_THRESH_INT_MASK_15_ENABLE_CPU1                    _MK_ENUM_CONST(2)


// Register HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0  
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0                  _MK_ADDR_CONST(0x54)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_RANGE                  1:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_16_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_SHIFT                  _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_RANGE                  3:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_17_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_SHIFT                  _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_RANGE                  5:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_18_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_RANGE                  7:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_19_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_RANGE                  9:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_20_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_SHIFT                  _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_RANGE                  11:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_21_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_SHIFT                  _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_RANGE                  13:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_22_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_SHIFT                  _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_RANGE                  15:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_23_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_SHIFT                  _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_RANGE                  17:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_24_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_SHIFT                  _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_RANGE                  19:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_25_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_SHIFT                  _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_RANGE                  21:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_26_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_SHIFT                  _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_RANGE                  23:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_27_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_SHIFT                  _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_RANGE                  25:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_28_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_SHIFT                  _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_RANGE                  27:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_29_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_SHIFT                  _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_RANGE                  29:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_30_ENABLE_CPU1                    _MK_ENUM_CONST(2)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_SHIFT                  _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_RANGE                  31:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_ENABLE_CPU0                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0_SYNCPT_THRESH_INT_MASK_31_ENABLE_CPU1                    _MK_ENUM_CONST(2)


// Reserved address 88 [0x58] 

// Reserved address 92 [0x5c] 

// Register HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0  
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0                 _MK_ADDR_CONST(0x60)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_0_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_1_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_2_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_3_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_4_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_5_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_6_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_7_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_8_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_9_DISABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_10_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_11_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_12_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_13_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_14_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_15_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_16_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_17_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_18_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_19_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_20_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_21_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_22_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_23_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_24_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_25_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_26_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_27_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_28_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_29_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_30_DISABLE                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0_SYNCPT_THRESH_INT_DISABLE_31_DISABLE                    _MK_ENUM_CONST(1)


// Reserved address 100 [0x64] 

// Register HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0  
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0                     _MK_ADDR_CONST(0x68)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_0_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_1_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_2_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_3_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_4_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_5_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_6_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_7_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_8_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_9_ENABLE_CPU0                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_10_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_11_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_12_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_13_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_14_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_15_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_16_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_17_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_18_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_19_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_20_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_21_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_22_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_23_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_24_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_25_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_26_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_27_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_28_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_29_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_30_ENABLE_CPU0                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0_SYNCPT_THRESH_INT_ENABLE_CPU0_31_ENABLE_CPU0                        _MK_ENUM_CONST(1)


// Reserved address 108 [0x6c] 

// Register HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0  
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0                     _MK_ADDR_CONST(0x70)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_RANGE                       0:0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_0_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_RANGE                       1:1
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_1_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_RANGE                       2:2
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_2_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_RANGE                       3:3
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_3_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_RANGE                       4:4
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_4_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_RANGE                       5:5
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_5_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_RANGE                       6:6
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_6_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_RANGE                       7:7
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_7_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_RANGE                       8:8
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_8_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_SHIFT                       _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_RANGE                       9:9
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_WOFFSET                     0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_NO_CHANGE                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_9_ENABLE_CPU1                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_SHIFT                      _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_RANGE                      10:10
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_10_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_SHIFT                      _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_RANGE                      11:11
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_11_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_SHIFT                      _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_RANGE                      12:12
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_12_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_SHIFT                      _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_RANGE                      13:13
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_13_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_SHIFT                      _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_RANGE                      14:14
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_14_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_SHIFT                      _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_RANGE                      15:15
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_15_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_SHIFT                      _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_RANGE                      16:16
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_16_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_SHIFT                      _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_RANGE                      17:17
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_17_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_SHIFT                      _MK_SHIFT_CONST(18)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_RANGE                      18:18
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_18_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_SHIFT                      _MK_SHIFT_CONST(19)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_RANGE                      19:19
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_19_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_SHIFT                      _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_RANGE                      20:20
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_20_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_SHIFT                      _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_RANGE                      21:21
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_21_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_SHIFT                      _MK_SHIFT_CONST(22)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_RANGE                      22:22
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_22_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_SHIFT                      _MK_SHIFT_CONST(23)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_RANGE                      23:23
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_23_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_SHIFT                      _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_RANGE                      24:24
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_24_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_SHIFT                      _MK_SHIFT_CONST(25)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_RANGE                      25:25
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_25_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_SHIFT                      _MK_SHIFT_CONST(26)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_RANGE                      26:26
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_26_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_SHIFT                      _MK_SHIFT_CONST(27)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_RANGE                      27:27
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_27_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_SHIFT                      _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_RANGE                      28:28
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_28_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_SHIFT                      _MK_SHIFT_CONST(29)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_RANGE                      29:29
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_29_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_SHIFT                      _MK_SHIFT_CONST(30)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_RANGE                      30:30
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_30_ENABLE_CPU1                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_RANGE                      31:31
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_NO_CHANGE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0_SYNCPT_THRESH_INT_ENABLE_CPU1_31_ENABLE_CPU1                        _MK_ENUM_CONST(1)


// Reserved address 116 [0x74] 

// Reserved address 120 [0x78] 

// Reserved address 124 [0x7c] 

// Register HOST1X_SYNC_CF0_SETUP_0  
#define HOST1X_SYNC_CF0_SETUP_0                 _MK_ADDR_CONST(0x80)
#define HOST1X_SYNC_CF0_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF0_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF0_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x3f0000)
#define HOST1X_SYNC_CF0_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF0_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF0_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_FIELD                  _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_SHIFT)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_RANGE                  8:0
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_SHIFT)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_RANGE                 24:16
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_DEFAULT                       _MK_MASK_CONST(0x3f)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF0_SETUP_0_CF0_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF1_SETUP_0  
#define HOST1X_SYNC_CF1_SETUP_0                 _MK_ADDR_CONST(0x84)
#define HOST1X_SYNC_CF1_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF1_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF1_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x7f0040)
#define HOST1X_SYNC_CF1_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF1_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF1_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF1_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF1_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_FIELD                  _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_SHIFT)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_RANGE                  8:0
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_DEFAULT                        _MK_MASK_CONST(0x40)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_SHIFT)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_RANGE                 24:16
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_DEFAULT                       _MK_MASK_CONST(0x7f)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF1_SETUP_0_CF1_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF2_SETUP_0  
#define HOST1X_SYNC_CF2_SETUP_0                 _MK_ADDR_CONST(0x88)
#define HOST1X_SYNC_CF2_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF2_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF2_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0xbf0080)
#define HOST1X_SYNC_CF2_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF2_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF2_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF2_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF2_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_FIELD                  _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_SHIFT)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_RANGE                  8:0
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_DEFAULT                        _MK_MASK_CONST(0x80)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_SHIFT)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_RANGE                 24:16
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_DEFAULT                       _MK_MASK_CONST(0xbf)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF2_SETUP_0_CF2_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF3_SETUP_0  
#define HOST1X_SYNC_CF3_SETUP_0                 _MK_ADDR_CONST(0x8c)
#define HOST1X_SYNC_CF3_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF3_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF3_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0xff00c0)
#define HOST1X_SYNC_CF3_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF3_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF3_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF3_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF3_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_FIELD                  _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_SHIFT)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_RANGE                  8:0
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_DEFAULT                        _MK_MASK_CONST(0xc0)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_SHIFT)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_RANGE                 24:16
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_DEFAULT                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF3_SETUP_0_CF3_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF4_SETUP_0  
#define HOST1X_SYNC_CF4_SETUP_0                 _MK_ADDR_CONST(0x90)
#define HOST1X_SYNC_CF4_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF4_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF4_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x13f0100)
#define HOST1X_SYNC_CF4_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF4_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF4_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF4_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF4_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_FIELD                  _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_SHIFT)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_RANGE                  8:0
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_DEFAULT                        _MK_MASK_CONST(0x100)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_SHIFT)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_RANGE                 24:16
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_DEFAULT                       _MK_MASK_CONST(0x13f)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF4_SETUP_0_CF4_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF5_SETUP_0  
#define HOST1X_SYNC_CF5_SETUP_0                 _MK_ADDR_CONST(0x94)
#define HOST1X_SYNC_CF5_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF5_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF5_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x17f0140)
#define HOST1X_SYNC_CF5_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF5_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF5_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF5_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF5_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_FIELD                  _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_SHIFT)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_RANGE                  8:0
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_DEFAULT                        _MK_MASK_CONST(0x140)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_SHIFT)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_RANGE                 24:16
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_DEFAULT                       _MK_MASK_CONST(0x17f)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF5_SETUP_0_CF5_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF6_SETUP_0  
#define HOST1X_SYNC_CF6_SETUP_0                 _MK_ADDR_CONST(0x98)
#define HOST1X_SYNC_CF6_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF6_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF6_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x1bf0180)
#define HOST1X_SYNC_CF6_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF6_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF6_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF6_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF6_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_FIELD                  _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_SHIFT)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_RANGE                  8:0
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_DEFAULT                        _MK_MASK_CONST(0x180)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_SHIFT)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_RANGE                 24:16
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_DEFAULT                       _MK_MASK_CONST(0x1bf)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF6_SETUP_0_CF6_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF7_SETUP_0  
#define HOST1X_SYNC_CF7_SETUP_0                 _MK_ADDR_CONST(0x9c)
#define HOST1X_SYNC_CF7_SETUP_0_SECURE                  0x0
#define HOST1X_SYNC_CF7_SETUP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CF7_SETUP_0_RESET_VAL                       _MK_MASK_CONST(0x1ff01c0)
#define HOST1X_SYNC_CF7_SETUP_0_RESET_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF7_SETUP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF7_SETUP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF7_SETUP_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF7_SETUP_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_FIELD                  _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_SHIFT)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_RANGE                  8:0
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_WOFFSET                        0x0
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_DEFAULT                        _MK_MASK_CONST(0x1c0)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_BASE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_FIELD                 _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_SHIFT)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_RANGE                 24:16
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_WOFFSET                       0x0
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_DEFAULT                       _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF7_SETUP_0_CF7_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CF_SETUPDONE_0  
#define HOST1X_SYNC_CF_SETUPDONE_0                      _MK_ADDR_CONST(0xa0)
#define HOST1X_SYNC_CF_SETUPDONE_0_SECURE                       0x0
#define HOST1X_SYNC_CF_SETUPDONE_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_CF_SETUPDONE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CF_SETUPDONE_0_WRITE_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_SHIFT)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_RANGE                   0:0
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_WOFFSET                 0x0
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CF_SETUPDONE_0_CF_SETUPDONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CMDPROC_CTRL_0  
#define HOST1X_SYNC_CMDPROC_CTRL_0                      _MK_ADDR_CONST(0xa4)
#define HOST1X_SYNC_CMDPROC_CTRL_0_SECURE                       0x0
#define HOST1X_SYNC_CMDPROC_CTRL_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_CMDPROC_CTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_RESET_MASK                   _MK_MASK_CONST(0x26)
#define HOST1X_SYNC_CMDPROC_CTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_READ_MASK                    _MK_MASK_CONST(0x26)
#define HOST1X_SYNC_CMDPROC_CTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x26)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_SHIFT                   _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_SHIFT)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_RANGE                   1:1
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_WOFFSET                 0x0
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_DROP_ILLEGAL_OPCODES_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_SHIFT                  _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_SHIFT)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_RANGE                  2:2
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_WOFFSET                        0x0
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_GATHER_PARSE_DISABLED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_SHIFT)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_RANGE                        5:5
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_WOFFSET                      0x0
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_CTRL_0_INTFC_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CMDPROC_STAT_0  
#define HOST1X_SYNC_CMDPROC_STAT_0                      _MK_ADDR_CONST(0xa8)
#define HOST1X_SYNC_CMDPROC_STAT_0_SECURE                       0x0
#define HOST1X_SYNC_CMDPROC_STAT_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_CMDPROC_STAT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CMDPROC_STAT_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_FIELD                 _MK_FIELD_CONST(0xff, HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_SHIFT)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_RANGE                 7:0
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_WOFFSET                       0x0
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STAT_0_ILLEGAL_OPCODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CMDPROC_STOP_0  
#define HOST1X_SYNC_CMDPROC_STOP_0                      _MK_ADDR_CONST(0xac)
#define HOST1X_SYNC_CMDPROC_STOP_0_SECURE                       0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_CMDPROC_STOP_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CMDPROC_STOP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CMDPROC_STOP_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_RANGE                       0:0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH0_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_RANGE                       1:1
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH1_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_RANGE                       2:2
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH2_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_RANGE                       3:3
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH3_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_RANGE                       4:4
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH4_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_RANGE                       5:5
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH5_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_RANGE                       6:6
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH6_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_SHIFT)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_RANGE                       7:7
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_WOFFSET                     0x0
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_RUN                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CMDPROC_STOP_0_CH7_CMDPROC_STOP_STOP                        _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_CH_TEARDOWN_0  
#define HOST1X_SYNC_CH_TEARDOWN_0                       _MK_ADDR_CONST(0xb0)
#define HOST1X_SYNC_CH_TEARDOWN_0_SECURE                        0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CH_TEARDOWN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CH_TEARDOWN_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_RANGE                    0:0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH0_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_RANGE                    1:1
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH1_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_RANGE                    2:2
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH2_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_RANGE                    3:3
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH3_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_RANGE                    4:4
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH4_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_RANGE                    5:5
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH5_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_RANGE                    6:6
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH6_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_SHIFT)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_RANGE                    7:7
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CH_TEARDOWN_0_CH7_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_MOD_TEARDOWN_0  
#define HOST1X_SYNC_MOD_TEARDOWN_0                      _MK_ADDR_CONST(0xb4)
#define HOST1X_SYNC_MOD_TEARDOWN_0_SECURE                       0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_MOD_TEARDOWN_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_READ_MASK                    _MK_MASK_CONST(0x11f7e)
#define HOST1X_SYNC_MOD_TEARDOWN_0_WRITE_MASK                   _MK_MASK_CONST(0x11f7e)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_SHIFT                       _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_RANGE                       8:8
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_WOFFSET                     0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_NO_ACTION                   _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAY_TEARDOWN_TEARDOWN                    _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_SHIFT                      _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_RANGE                      9:9
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_WOFFSET                    0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_NO_ACTION                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DISPLAYB_TEARDOWN_TEARDOWN                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_RANGE                   3:3
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_EPP_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_RANGE                  6:6
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_WOFFSET                        0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_NO_ACTION                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR3D_TEARDOWN_TEARDOWN                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_RANGE                   4:4
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_ISP_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_RANGE                   1:1
#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_MPE_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_RANGE                   11:11
#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_TVO_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_SHIFT                   _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_RANGE                   12:12
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_WOFFSET                 0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_NO_ACTION                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSI_TEARDOWN_TEARDOWN                        _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_SHIFT                  _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_RANGE                  10:10
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_WOFFSET                        0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_NO_ACTION                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_HDMI_TEARDOWN_TEARDOWN                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_RANGE                    2:2
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_WOFFSET                  0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_NO_ACTION                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_VI_TEARDOWN_TEARDOWN                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_SHIFT                  _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_RANGE                  5:5
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_WOFFSET                        0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_NO_ACTION                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_GR2D_TEARDOWN_TEARDOWN                       _MK_ENUM_CONST(1)

#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_SHIFT                  _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_SHIFT)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_RANGE                  16:16
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_WOFFSET                        0x0
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_NO_ACTION                      _MK_ENUM_CONST(0)
#define HOST1X_SYNC_MOD_TEARDOWN_0_DSIB_TEARDOWN_TEARDOWN                       _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_CH0_STATUS_0  
#define HOST1X_SYNC_CH0_STATUS_0                        _MK_ADDR_CONST(0xb8)
#define HOST1X_SYNC_CH0_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH0_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH0_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH0_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_SHIFT)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_RANGE                     25:16
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_WOFFSET                   0x0
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CHOUT_CLASS0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_SHIFT)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_RANGE                   31:31
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_WOFFSET                 0x0
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH0_STATUS_0_CTXSW_PENDING0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH1_STATUS_0  
#define HOST1X_SYNC_CH1_STATUS_0                        _MK_ADDR_CONST(0xbc)
#define HOST1X_SYNC_CH1_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH1_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH1_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH1_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_SHIFT)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_RANGE                     25:16
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_WOFFSET                   0x0
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CHOUT_CLASS1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_SHIFT)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_RANGE                   31:31
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_WOFFSET                 0x0
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH1_STATUS_0_CTXSW_PENDING1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH2_STATUS_0  
#define HOST1X_SYNC_CH2_STATUS_0                        _MK_ADDR_CONST(0xc0)
#define HOST1X_SYNC_CH2_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH2_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH2_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH2_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_SHIFT)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_RANGE                     25:16
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_WOFFSET                   0x0
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CHOUT_CLASS2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_SHIFT)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_RANGE                   31:31
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_WOFFSET                 0x0
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH2_STATUS_0_CTXSW_PENDING2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH3_STATUS_0  
#define HOST1X_SYNC_CH3_STATUS_0                        _MK_ADDR_CONST(0xc4)
#define HOST1X_SYNC_CH3_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH3_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH3_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH3_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_SHIFT)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_RANGE                     25:16
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_WOFFSET                   0x0
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CHOUT_CLASS3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_SHIFT)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_RANGE                   31:31
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_WOFFSET                 0x0
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH3_STATUS_0_CTXSW_PENDING3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH4_STATUS_0  
#define HOST1X_SYNC_CH4_STATUS_0                        _MK_ADDR_CONST(0xc8)
#define HOST1X_SYNC_CH4_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH4_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH4_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH4_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_SHIFT)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_RANGE                     25:16
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_WOFFSET                   0x0
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CHOUT_CLASS4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_SHIFT)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_RANGE                   31:31
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_WOFFSET                 0x0
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH4_STATUS_0_CTXSW_PENDING4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH5_STATUS_0  
#define HOST1X_SYNC_CH5_STATUS_0                        _MK_ADDR_CONST(0xcc)
#define HOST1X_SYNC_CH5_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH5_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH5_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH5_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_SHIFT)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_RANGE                     25:16
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_WOFFSET                   0x0
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CHOUT_CLASS5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_SHIFT)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_RANGE                   31:31
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_WOFFSET                 0x0
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH5_STATUS_0_CTXSW_PENDING5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH6_STATUS_0  
#define HOST1X_SYNC_CH6_STATUS_0                        _MK_ADDR_CONST(0xd0)
#define HOST1X_SYNC_CH6_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH6_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH6_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH6_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_SHIFT)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_RANGE                     25:16
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_WOFFSET                   0x0
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CHOUT_CLASS6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_SHIFT)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_RANGE                   31:31
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_WOFFSET                 0x0
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH6_STATUS_0_CTXSW_PENDING6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CH7_STATUS_0  
#define HOST1X_SYNC_CH7_STATUS_0                        _MK_ADDR_CONST(0xd4)
#define HOST1X_SYNC_CH7_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_CH7_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CH7_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x83ff0000)
#define HOST1X_SYNC_CH7_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_SHIFT)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_RANGE                     25:16
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_WOFFSET                   0x0
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CHOUT_CLASS7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_SHIFT                   _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_SHIFT)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_RANGE                   31:31
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_WOFFSET                 0x0
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CH7_STATUS_0_CTXSW_PENDING7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_DISPLAY_STATUS_0  
#define HOST1X_SYNC_DISPLAY_STATUS_0                    _MK_ADDR_CONST(0xd8)
#define HOST1X_SYNC_DISPLAY_STATUS_0_SECURE                     0x0
#define HOST1X_SYNC_DISPLAY_STATUS_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_DISPLAY_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_DISPLAY_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_SHIFT)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAY_STATUS_0_DISPLAY_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_DISPLAYB_STATUS_0  
#define HOST1X_SYNC_DISPLAYB_STATUS_0                   _MK_ADDR_CONST(0xdc)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_SECURE                    0x0
#define HOST1X_SYNC_DISPLAYB_STATUS_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_DISPLAYB_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_SHIFT)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DISPLAYB_STATUS_0_DISPLAYB_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_EPP_STATUS_0  
#define HOST1X_SYNC_EPP_STATUS_0                        _MK_ADDR_CONST(0xe0)
#define HOST1X_SYNC_EPP_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_EPP_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_EPP_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_EPP_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_SHIFT)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_EPP_STATUS_0_EPP_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_GR3D_STATUS_0  
#define HOST1X_SYNC_GR3D_STATUS_0                       _MK_ADDR_CONST(0xe4)
#define HOST1X_SYNC_GR3D_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_GR3D_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_GR3D_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_GR3D_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_SHIFT)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR3D_STATUS_0_GR3D_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_ISP_STATUS_0  
#define HOST1X_SYNC_ISP_STATUS_0                        _MK_ADDR_CONST(0xe8)
#define HOST1X_SYNC_ISP_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_ISP_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_ISP_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_ISP_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_SHIFT)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_ISP_STATUS_0_ISP_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MPE_STATUS_0  
#define HOST1X_SYNC_MPE_STATUS_0                        _MK_ADDR_CONST(0xec)
#define HOST1X_SYNC_MPE_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_MPE_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_MPE_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MPE_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MPE_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MPE_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MPE_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_MPE_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MPE_STATUS_0_MPE_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_MPE_STATUS_0_MPE_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_MPE_STATUS_0_MPE_CURRCL_SHIFT)
#define HOST1X_SYNC_MPE_STATUS_0_MPE_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_MPE_STATUS_0_MPE_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_MPE_STATUS_0_MPE_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MPE_STATUS_0_MPE_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MPE_STATUS_0_MPE_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MPE_STATUS_0_MPE_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_TVO_STATUS_0  
#define HOST1X_SYNC_TVO_STATUS_0                        _MK_ADDR_CONST(0xf0)
#define HOST1X_SYNC_TVO_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_TVO_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_TVO_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TVO_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TVO_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TVO_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TVO_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_TVO_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TVO_STATUS_0_TVO_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_TVO_STATUS_0_TVO_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_TVO_STATUS_0_TVO_CURRCL_SHIFT)
#define HOST1X_SYNC_TVO_STATUS_0_TVO_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_TVO_STATUS_0_TVO_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_TVO_STATUS_0_TVO_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TVO_STATUS_0_TVO_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TVO_STATUS_0_TVO_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TVO_STATUS_0_TVO_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_DSI_STATUS_0  
#define HOST1X_SYNC_DSI_STATUS_0                        _MK_ADDR_CONST(0xf4)
#define HOST1X_SYNC_DSI_STATUS_0_SECURE                         0x0
#define HOST1X_SYNC_DSI_STATUS_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_DSI_STATUS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_READ_MASK                      _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_DSI_STATUS_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_FIELD                       _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_SHIFT)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_RANGE                       25:16
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_WOFFSET                     0x0
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSI_STATUS_0_DSI_CURRCL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HDMI_STATUS_0  
#define HOST1X_SYNC_HDMI_STATUS_0                       _MK_ADDR_CONST(0xf8)
#define HOST1X_SYNC_HDMI_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_HDMI_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_HDMI_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_HDMI_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_SHIFT)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HDMI_STATUS_0_HDMI_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_VI_STATUS_0  
#define HOST1X_SYNC_VI_STATUS_0                 _MK_ADDR_CONST(0xfc)
#define HOST1X_SYNC_VI_STATUS_0_SECURE                  0x0
#define HOST1X_SYNC_VI_STATUS_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_VI_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_VI_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_SHIFT                 _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_FIELD                 _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_SHIFT)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_RANGE                 25:16
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_WOFFSET                       0x0
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_VI_STATUS_0_VI_CURRCL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_GR2D_STATUS_0  
#define HOST1X_SYNC_GR2D_STATUS_0                       _MK_ADDR_CONST(0x100)
#define HOST1X_SYNC_GR2D_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_GR2D_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_GR2D_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_GR2D_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_SHIFT)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_GR2D_STATUS_0_GR2D_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_DSIB_STATUS_0  
#define HOST1X_SYNC_DSIB_STATUS_0                       _MK_ADDR_CONST(0x104)
#define HOST1X_SYNC_DSIB_STATUS_0_SECURE                        0x0
#define HOST1X_SYNC_DSIB_STATUS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_DSIB_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSIB_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSIB_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSIB_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSIB_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3ff0000)
#define HOST1X_SYNC_DSIB_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSIB_STATUS_0_DSIB_CURRCL_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_DSIB_STATUS_0_DSIB_CURRCL_FIELD                     _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_DSIB_STATUS_0_DSIB_CURRCL_SHIFT)
#define HOST1X_SYNC_DSIB_STATUS_0_DSIB_CURRCL_RANGE                     25:16
#define HOST1X_SYNC_DSIB_STATUS_0_DSIB_CURRCL_WOFFSET                   0x0
#define HOST1X_SYNC_DSIB_STATUS_0_DSIB_CURRCL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSIB_STATUS_0_DSIB_CURRCL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSIB_STATUS_0_DSIB_CURRCL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DSIB_STATUS_0_DSIB_CURRCL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 264 [0x108] 

// Reserved address 268 [0x10c] 

// Reserved address 272 [0x110] 

// Reserved address 276 [0x114] 

// Reserved address 280 [0x118] 

// Reserved address 284 [0x11c] 

// Reserved address 288 [0x120] 

// Reserved address 292 [0x124] 

// Reserved address 296 [0x128] 

// Reserved address 300 [0x12c] 

// Reserved address 304 [0x130] 

// Reserved address 308 [0x134] 

// Reserved address 312 [0x138] 

// Reserved address 316 [0x13c] 

// Reserved address 320 [0x140] 

// Reserved address 324 [0x144] 

// Reserved address 328 [0x148] 

// Reserved address 332 [0x14c] 

// Reserved address 336 [0x150] 

// Reserved address 340 [0x154] 

// Reserved address 344 [0x158] 

// Reserved address 348 [0x15c] 

// Reserved address 352 [0x160] 

// Reserved address 356 [0x164] 

// Reserved address 360 [0x168] 

// Reserved address 364 [0x16c] 

// Reserved address 368 [0x170] 

// Reserved address 372 [0x174] 

// Reserved address 376 [0x178] 

// Reserved address 380 [0x17c] 

// Reserved address 384 [0x180] 

// Reserved address 388 [0x184] 
#define HOST1X_DIRECT_MODULE_BASE_DEFAULT       352321536

// Register HOST1X_SYNC_DIRECT_MODULE_CONFIG_0  
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0                      _MK_ADDR_CONST(0x1a0)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_SECURE                       0x0
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x54000000)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_SHIFT                   _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_FIELD                   _MK_FIELD_CONST(0x3fffffff, HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_SHIFT)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_RANGE                   31:2
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_WOFFSET                 0x0
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_DEFAULT                 _MK_MASK_CONST(0x15000000)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fffffff)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_DIRECT_MODULE_CONFIG_0_BASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_USEC_CLK_0  
#define HOST1X_SYNC_USEC_CLK_0                  _MK_ADDR_CONST(0x1a4)
#define HOST1X_SYNC_USEC_CLK_0_SECURE                   0x0
#define HOST1X_SYNC_USEC_CLK_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_USEC_CLK_0_RESET_VAL                        _MK_MASK_CONST(0x15e)
#define HOST1X_SYNC_USEC_CLK_0_RESET_MASK                       _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_USEC_CLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_USEC_CLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_USEC_CLK_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_USEC_CLK_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_FIELD                  _MK_FIELD_CONST(0xfff, HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_SHIFT)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_RANGE                  11:0
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_WOFFSET                        0x0
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_DEFAULT                        _MK_MASK_CONST(0x15e)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_USEC_CLK_0_USEC_CLKS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0  
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0                 _MK_ADDR_CONST(0x1a8)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_SECURE                  0x0
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_RESET_VAL                       _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_FIELD                    _MK_FIELD_CONST(0xff, HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_SHIFT)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_RANGE                    7:0
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_WOFFSET                  0x0
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_DEFAULT                  _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0_WAIT_CTXSW_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_INDREG_DMA_CTRL_0  
#define HOST1X_SYNC_INDREG_DMA_CTRL_0                   _MK_ADDR_CONST(0x1ac)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_SECURE                    0x0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_RESET_MASK                        _MK_MASK_CONST(0xef)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_READ_MASK                         _MK_MASK_CONST(0xef)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xef)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_SHIFT)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_RANGE                       7:7
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_WOFFSET                     0x0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_SHIFT                     _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_FIELD                     _MK_FIELD_CONST(0x3, HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_SHIFT)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_RANGE                     6:5
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_WOFFSET                   0x0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_ATTN_LVL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_FIELD                 _MK_FIELD_CONST(0xf, HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_SHIFT)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_RANGE                 3:0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_WOFFSET                       0x0
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_INDREG_DMA_CTRL_0_AHBDMA_CHID_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CHANNEL_PRIORITY_0  
#define HOST1X_SYNC_CHANNEL_PRIORITY_0                  _MK_ADDR_CONST(0x1b0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_SECURE                   0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_RANGE                  0:0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH0_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_SHIFT                  _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_RANGE                  1:1
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH1_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_SHIFT                  _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_RANGE                  2:2
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH2_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_SHIFT                  _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_RANGE                  3:3
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH3_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_SHIFT                  _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_RANGE                  4:4
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH4_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_SHIFT                  _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_RANGE                  5:5
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH5_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_SHIFT                  _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_RANGE                  6:6
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH6_ENABLE                 _MK_ENUM_CONST(1)

#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_SHIFT                  _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_SHIFT)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_RANGE                  7:7
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_WOFFSET                        0x0
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_DISABLE                        _MK_ENUM_CONST(0)
#define HOST1X_SYNC_CHANNEL_PRIORITY_0_HIPRI_CH7_ENABLE                 _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_CDMA_ASM_TIMEOUT_0  
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0                  _MK_ADDR_CONST(0x1b4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_SECURE                   0x0
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_RESET_VAL                        _MK_MASK_CONST(0x404)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_RESET_MASK                       _MK_MASK_CONST(0x1f1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x404)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x1f1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_READ_MASK                        _MK_MASK_CONST(0x1f1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_WRITE_MASK                       _MK_MASK_CONST(0x1f1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_FIELD                     _MK_FIELD_CONST(0x1f, HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_SHIFT)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_RANGE                     4:0
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_DFIFO_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)

#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_FIELD                     _MK_FIELD_CONST(0x1f, HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_SHIFT)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_RANGE                     12:8
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x4)
#define HOST1X_SYNC_CDMA_ASM_TIMEOUT_0_CDMA_ASM_GFIFO_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)


// Register HOST1X_SYNC_CDMA_MISC_0  
#define HOST1X_SYNC_CDMA_MISC_0                 _MK_ADDR_CONST(0x1b8)
#define HOST1X_SYNC_CDMA_MISC_0_SECURE                  0x0
#define HOST1X_SYNC_CDMA_MISC_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_CDMA_MISC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_RESET_MASK                      _MK_MASK_CONST(0x173f)
#define HOST1X_SYNC_CDMA_MISC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_READ_MASK                       _MK_MASK_CONST(0x173f)
#define HOST1X_SYNC_CDMA_MISC_0_WRITE_MASK                      _MK_MASK_CONST(0x173f)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_FIELD                    _MK_FIELD_CONST(0x3f, HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_RANGE                    5:0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_WOFFSET                  0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_DELAY_PUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_SHIFT                      _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_RANGE                      8:8
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_WOFFSET                    0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_SIMPLE_PREFETCH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_SHIFT                     _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_RANGE                     9:9
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_PUT_SYNC_DISABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_RANGE                    10:10
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_WOFFSET                  0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_SHIFT                     _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_SHIFT)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_RANGE                     12:12
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_MISC_0_CDMA_EN_STATS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_IP_BUSY_TIMEOUT_0  
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0                   _MK_ADDR_CONST(0x1bc)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_SECURE                    0x0
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_FIELD                     _MK_FIELD_CONST(0xffff, HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_SHIFT)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_RANGE                     15:0
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_WOFFSET                   0x0
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_BUSY_TIMEOUT_0_IP_BUSY_TIMEOUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0  
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0                      _MK_ADDR_CONST(0x1c0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_SECURE                       0x0
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_READ_MASK                    _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_SHIFT                   _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_FIELD                   _MK_FIELD_CONST(0x3fffffff, HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_SHIFT)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_RANGE                   31:2
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_WOFFSET                 0x0
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0_IP_READ_TIMEOUT_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0  
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0                     _MK_ADDR_CONST(0x1c4)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_SECURE                      0x0
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_READ_MASK                   _MK_MASK_CONST(0xfffffffc)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_SHIFT                 _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_FIELD                 _MK_FIELD_CONST(0x3fffffff, HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_SHIFT)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_RANGE                 31:2
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_WOFFSET                       0x0
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0_IP_WRITE_TIMEOUT_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 456 [0x1c8] 

// Reserved address 460 [0x1cc] 

// Reserved address 464 [0x1d0] 

// Reserved address 468 [0x1d4] 

// Register HOST1X_SYNC_MCCIF_THCTRL_0  
#define HOST1X_SYNC_MCCIF_THCTRL_0                      _MK_ADDR_CONST(0x1d8)
#define HOST1X_SYNC_MCCIF_THCTRL_0_SECURE                       0x0
#define HOST1X_SYNC_MCCIF_THCTRL_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_MCCIF_THCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_RESET_MASK                   _MK_MASK_CONST(0x3f00)
#define HOST1X_SYNC_MCCIF_THCTRL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_READ_MASK                    _MK_MASK_CONST(0x3f3f)
#define HOST1X_SYNC_MCCIF_THCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0x3f00)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_FIELD                   _MK_FIELD_CONST(0x3f, HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_SHIFT)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_RANGE                   5:0
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_WOFFSET                 0x0
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW_FIFOSTAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_FIELD                    _MK_FIELD_CONST(0x3f, HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_SHIFT)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_RANGE                    13:8
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_WOFFSET                  0x0
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_DEFAULT_MASK                     _MK_MASK_CONST(0x3f)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MCCIF_THCTRL_0_CSW_HOST1XW2MC_HPTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0  
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0                 _MK_ADDR_CONST(0x1dc)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_SECURE                  0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3000f)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_READ_MASK                       _MK_MASK_CONST(0x3000f)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3000f)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_RANGE                      0:0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_WOFFSET                    0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_INIT_ENUM                  DISABLE
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRCL_MCLE2X_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_RANGE                      1:1
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_WOFFSET                    0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_INIT_ENUM                  DISABLE
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDMC_RDFAST_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_SHIFT                      _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_RANGE                      2:2
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_WOFFSET                    0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_INIT_ENUM                  DISABLE
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_WRMC_CLLE2X_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_SHIFT                      _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_RANGE                      3:3
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_WOFFSET                    0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_INIT_ENUM                  DISABLE
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_DISABLE                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_MCCIF_RDCL_RDFAST_ENABLE                     _MK_ENUM_CONST(1)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_RANGE                  16:16
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_WOFFSET                        0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(17)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_SHIFT)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_RANGE                  17:17
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_WOFFSET                        0x0
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0_HC_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_TIMEOUT_WCOAL_HC_0  
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0                  _MK_ADDR_CONST(0x1e0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_SECURE                   0x0
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_RESET_VAL                        _MK_MASK_CONST(0x32)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_FIELD                        _MK_FIELD_CONST(0xff, HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_SHIFT)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_RANGE                        7:0
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_WOFFSET                      0x0
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_DEFAULT                      _MK_MASK_CONST(0x32)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_TIMEOUT_WCOAL_HC_0_HOST1XW_WCOAL_TMVAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 484 [0x1e4] 

// Reserved address 488 [0x1e8] 

// Reserved address 492 [0x1ec] 

// Reserved address 496 [0x1f0] 

// Reserved address 500 [0x1f4] 

// Reserved address 504 [0x1f8] 

// Reserved address 508 [0x1fc] 

// Reserved address 512 [0x200] 

// Reserved address 516 [0x204] 

// Reserved address 520 [0x208] 

// Reserved address 524 [0x20c] 

// Reserved address 528 [0x210] 

// Reserved address 532 [0x214] 

// Reserved address 536 [0x218] 

// Reserved address 540 [0x21c] 

// Reserved address 544 [0x220] 

// Reserved address 548 [0x224] 

// Reserved address 552 [0x228] 

// Reserved address 556 [0x22c] 

// Reserved address 560 [0x230] 

// Reserved address 564 [0x234] 

// Reserved address 568 [0x238] 

// Reserved address 572 [0x23c] 

// Reserved address 576 [0x240] 

// Reserved address 580 [0x244] 

// Reserved address 584 [0x248] 

// Reserved address 588 [0x24c] 

// Reserved address 592 [0x250] 

// Reserved address 596 [0x254] 

// Reserved address 600 [0x258] 

// Reserved address 604 [0x25c] 

// Reserved address 608 [0x260] 

// Register HOST1X_SYNC_HWLOCK0_0  
#define HOST1X_SYNC_HWLOCK0_0                   _MK_ADDR_CONST(0x280)
#define HOST1X_SYNC_HWLOCK0_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK0_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK0_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK0_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK0_0_HWLOCK0_SHIFT)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK0_0_HWLOCK0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK1_0  
#define HOST1X_SYNC_HWLOCK1_0                   _MK_ADDR_CONST(0x284)
#define HOST1X_SYNC_HWLOCK1_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK1_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK1_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK1_0_HWLOCK1_SHIFT)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK1_0_HWLOCK1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK2_0  
#define HOST1X_SYNC_HWLOCK2_0                   _MK_ADDR_CONST(0x288)
#define HOST1X_SYNC_HWLOCK2_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK2_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK2_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK2_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK2_0_HWLOCK2_SHIFT)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK2_0_HWLOCK2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK3_0  
#define HOST1X_SYNC_HWLOCK3_0                   _MK_ADDR_CONST(0x28c)
#define HOST1X_SYNC_HWLOCK3_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK3_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK3_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK3_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK3_0_HWLOCK3_SHIFT)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK3_0_HWLOCK3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK4_0  
#define HOST1X_SYNC_HWLOCK4_0                   _MK_ADDR_CONST(0x290)
#define HOST1X_SYNC_HWLOCK4_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK4_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK4_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK4_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK4_0_HWLOCK4_SHIFT)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK4_0_HWLOCK4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK5_0  
#define HOST1X_SYNC_HWLOCK5_0                   _MK_ADDR_CONST(0x294)
#define HOST1X_SYNC_HWLOCK5_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK5_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK5_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK5_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK5_0_HWLOCK5_SHIFT)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK5_0_HWLOCK5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK6_0  
#define HOST1X_SYNC_HWLOCK6_0                   _MK_ADDR_CONST(0x298)
#define HOST1X_SYNC_HWLOCK6_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK6_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK6_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK6_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK6_0_HWLOCK6_SHIFT)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK6_0_HWLOCK6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_HWLOCK7_0  
#define HOST1X_SYNC_HWLOCK7_0                   _MK_ADDR_CONST(0x29c)
#define HOST1X_SYNC_HWLOCK7_0_SECURE                    0x0
#define HOST1X_SYNC_HWLOCK7_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_HWLOCK7_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK7_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_HWLOCK7_0_HWLOCK7_SHIFT)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_RANGE                     0:0
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_WOFFSET                   0x0
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_DEFAULT                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_HWLOCK7_0_HWLOCK7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 672 [0x2a0] 

// Reserved address 676 [0x2a4] 

// Reserved address 680 [0x2a8] 

// Reserved address 684 [0x2ac] 

// Reserved address 688 [0x2b0] 

// Reserved address 692 [0x2b4] 

// Reserved address 696 [0x2b8] 

// Reserved address 700 [0x2bc] 

// Register HOST1X_SYNC_MLOCK_0_0  
#define HOST1X_SYNC_MLOCK_0_0                   _MK_ADDR_CONST(0x2c0)
#define HOST1X_SYNC_MLOCK_0_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_0_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_0_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_0_0_MLOCK_0_SHIFT)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_0_0_MLOCK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_1_0  
#define HOST1X_SYNC_MLOCK_1_0                   _MK_ADDR_CONST(0x2c4)
#define HOST1X_SYNC_MLOCK_1_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_1_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_1_0_MLOCK_1_SHIFT)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_1_0_MLOCK_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_2_0  
#define HOST1X_SYNC_MLOCK_2_0                   _MK_ADDR_CONST(0x2c8)
#define HOST1X_SYNC_MLOCK_2_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_2_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_2_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_2_0_MLOCK_2_SHIFT)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_2_0_MLOCK_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_3_0  
#define HOST1X_SYNC_MLOCK_3_0                   _MK_ADDR_CONST(0x2cc)
#define HOST1X_SYNC_MLOCK_3_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_3_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_3_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_3_0_MLOCK_3_SHIFT)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_3_0_MLOCK_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_4_0  
#define HOST1X_SYNC_MLOCK_4_0                   _MK_ADDR_CONST(0x2d0)
#define HOST1X_SYNC_MLOCK_4_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_4_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_4_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_4_0_MLOCK_4_SHIFT)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_4_0_MLOCK_4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_5_0  
#define HOST1X_SYNC_MLOCK_5_0                   _MK_ADDR_CONST(0x2d4)
#define HOST1X_SYNC_MLOCK_5_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_5_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_5_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_5_0_MLOCK_5_SHIFT)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_5_0_MLOCK_5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_6_0  
#define HOST1X_SYNC_MLOCK_6_0                   _MK_ADDR_CONST(0x2d8)
#define HOST1X_SYNC_MLOCK_6_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_6_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_6_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_6_0_MLOCK_6_SHIFT)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_6_0_MLOCK_6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_7_0  
#define HOST1X_SYNC_MLOCK_7_0                   _MK_ADDR_CONST(0x2dc)
#define HOST1X_SYNC_MLOCK_7_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_7_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_7_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_7_0_MLOCK_7_SHIFT)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_7_0_MLOCK_7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_8_0  
#define HOST1X_SYNC_MLOCK_8_0                   _MK_ADDR_CONST(0x2e0)
#define HOST1X_SYNC_MLOCK_8_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_8_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_8_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_8_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_8_0_MLOCK_8_SHIFT)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_8_0_MLOCK_8_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_9_0  
#define HOST1X_SYNC_MLOCK_9_0                   _MK_ADDR_CONST(0x2e4)
#define HOST1X_SYNC_MLOCK_9_0_SECURE                    0x0
#define HOST1X_SYNC_MLOCK_9_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_MLOCK_9_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_9_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_9_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_9_0_MLOCK_9_SHIFT)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_9_0_MLOCK_9_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_10_0  
#define HOST1X_SYNC_MLOCK_10_0                  _MK_ADDR_CONST(0x2e8)
#define HOST1X_SYNC_MLOCK_10_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_10_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_10_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_10_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_10_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_10_0_MLOCK_10_SHIFT)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_10_0_MLOCK_10_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_11_0  
#define HOST1X_SYNC_MLOCK_11_0                  _MK_ADDR_CONST(0x2ec)
#define HOST1X_SYNC_MLOCK_11_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_11_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_11_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_11_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_11_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_11_0_MLOCK_11_SHIFT)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_11_0_MLOCK_11_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_12_0  
#define HOST1X_SYNC_MLOCK_12_0                  _MK_ADDR_CONST(0x2f0)
#define HOST1X_SYNC_MLOCK_12_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_12_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_12_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_12_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_12_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_12_0_MLOCK_12_SHIFT)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_12_0_MLOCK_12_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_13_0  
#define HOST1X_SYNC_MLOCK_13_0                  _MK_ADDR_CONST(0x2f4)
#define HOST1X_SYNC_MLOCK_13_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_13_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_13_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_13_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_13_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_13_0_MLOCK_13_SHIFT)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_13_0_MLOCK_13_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_14_0  
#define HOST1X_SYNC_MLOCK_14_0                  _MK_ADDR_CONST(0x2f8)
#define HOST1X_SYNC_MLOCK_14_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_14_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_14_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_14_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_14_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_14_0_MLOCK_14_SHIFT)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_14_0_MLOCK_14_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_15_0  
#define HOST1X_SYNC_MLOCK_15_0                  _MK_ADDR_CONST(0x2fc)
#define HOST1X_SYNC_MLOCK_15_0_SECURE                   0x0
#define HOST1X_SYNC_MLOCK_15_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_MLOCK_15_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_15_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_15_0_WRITE_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_15_0_MLOCK_15_SHIFT)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_RANGE                   0:0
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_WOFFSET                 0x0
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_15_0_MLOCK_15_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 768 [0x300] 

// Reserved address 772 [0x304] 

// Reserved address 776 [0x308] 

// Reserved address 780 [0x30c] 

// Reserved address 784 [0x310] 

// Reserved address 788 [0x314] 

// Reserved address 792 [0x318] 

// Reserved address 796 [0x31c] 

// Reserved address 800 [0x320] 

// Reserved address 804 [0x324] 

// Reserved address 808 [0x328] 

// Reserved address 812 [0x32c] 

// Reserved address 816 [0x330] 

// Reserved address 820 [0x334] 

// Reserved address 824 [0x338] 

// Reserved address 828 [0x33c] 

// Register HOST1X_SYNC_MLOCK_OWNER_0_0  
#define HOST1X_SYNC_MLOCK_OWNER_0_0                     _MK_ADDR_CONST(0x340)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_OWNER_CHID_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CPU_OWNS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_0_0_MLOCK_CH_OWNS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_1_0  
#define HOST1X_SYNC_MLOCK_OWNER_1_0                     _MK_ADDR_CONST(0x344)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_OWNER_CHID_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CPU_OWNS_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_1_0_MLOCK_CH_OWNS_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_2_0  
#define HOST1X_SYNC_MLOCK_OWNER_2_0                     _MK_ADDR_CONST(0x348)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_OWNER_CHID_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CPU_OWNS_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_2_0_MLOCK_CH_OWNS_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_3_0  
#define HOST1X_SYNC_MLOCK_OWNER_3_0                     _MK_ADDR_CONST(0x34c)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_OWNER_CHID_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CPU_OWNS_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_3_0_MLOCK_CH_OWNS_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_4_0  
#define HOST1X_SYNC_MLOCK_OWNER_4_0                     _MK_ADDR_CONST(0x350)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_OWNER_CHID_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CPU_OWNS_4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_4_0_MLOCK_CH_OWNS_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_5_0  
#define HOST1X_SYNC_MLOCK_OWNER_5_0                     _MK_ADDR_CONST(0x354)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_OWNER_CHID_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CPU_OWNS_5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_5_0_MLOCK_CH_OWNS_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_6_0  
#define HOST1X_SYNC_MLOCK_OWNER_6_0                     _MK_ADDR_CONST(0x358)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_6_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_OWNER_CHID_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CPU_OWNS_6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_6_0_MLOCK_CH_OWNS_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_7_0  
#define HOST1X_SYNC_MLOCK_OWNER_7_0                     _MK_ADDR_CONST(0x35c)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_7_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_OWNER_CHID_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CPU_OWNS_7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_7_0_MLOCK_CH_OWNS_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_8_0  
#define HOST1X_SYNC_MLOCK_OWNER_8_0                     _MK_ADDR_CONST(0x360)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_8_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_OWNER_CHID_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CPU_OWNS_8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_8_0_MLOCK_CH_OWNS_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_9_0  
#define HOST1X_SYNC_MLOCK_OWNER_9_0                     _MK_ADDR_CONST(0x364)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_OWNER_9_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_RESET_MASK                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_READ_MASK                   _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_SHIFT                    _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_RANGE                    11:8
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_OWNER_CHID_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_RANGE                      1:1
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_WOFFSET                    0x0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CPU_OWNS_9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_FIELD                       _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_RANGE                       0:0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_WOFFSET                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_9_0_MLOCK_CH_OWNS_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_10_0  
#define HOST1X_SYNC_MLOCK_OWNER_10_0                    _MK_ADDR_CONST(0x368)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_10_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_OWNER_CHID_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CPU_OWNS_10_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_10_0_MLOCK_CH_OWNS_10_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_11_0  
#define HOST1X_SYNC_MLOCK_OWNER_11_0                    _MK_ADDR_CONST(0x36c)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_11_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_OWNER_CHID_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CPU_OWNS_11_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_11_0_MLOCK_CH_OWNS_11_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_12_0  
#define HOST1X_SYNC_MLOCK_OWNER_12_0                    _MK_ADDR_CONST(0x370)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_12_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_OWNER_CHID_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CPU_OWNS_12_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_12_0_MLOCK_CH_OWNS_12_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_13_0  
#define HOST1X_SYNC_MLOCK_OWNER_13_0                    _MK_ADDR_CONST(0x374)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_13_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_OWNER_CHID_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CPU_OWNS_13_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_13_0_MLOCK_CH_OWNS_13_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_14_0  
#define HOST1X_SYNC_MLOCK_OWNER_14_0                    _MK_ADDR_CONST(0x378)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_14_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_OWNER_CHID_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CPU_OWNS_14_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_14_0_MLOCK_CH_OWNS_14_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_MLOCK_OWNER_15_0  
#define HOST1X_SYNC_MLOCK_OWNER_15_0                    _MK_ADDR_CONST(0x37c)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_SECURE                     0x0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_MLOCK_OWNER_15_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_RESET_MASK                         _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_READ_MASK                  _MK_MASK_CONST(0xf03)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_SHIFT                  _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_FIELD                  _MK_FIELD_CONST(0xf, HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_RANGE                  11:8
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_WOFFSET                        0x0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_OWNER_CHID_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_RANGE                    1:1
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_WOFFSET                  0x0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CPU_OWNS_15_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_SHIFT)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_RANGE                     0:0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_WOFFSET                   0x0
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_OWNER_15_0_MLOCK_CH_OWNS_15_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 896 [0x380] 

// Reserved address 900 [0x384] 

// Reserved address 904 [0x388] 

// Reserved address 908 [0x38c] 

// Reserved address 912 [0x390] 

// Reserved address 916 [0x394] 

// Reserved address 920 [0x398] 

// Reserved address 924 [0x39c] 

// Reserved address 928 [0x3a0] 

// Reserved address 932 [0x3a4] 

// Reserved address 936 [0x3a8] 

// Reserved address 940 [0x3ac] 

// Reserved address 944 [0x3b0] 

// Reserved address 948 [0x3b4] 

// Reserved address 952 [0x3b8] 

// Reserved address 956 [0x3bc] 

// Register HOST1X_SYNC_MLOCK_ERROR_0_0  
#define HOST1X_SYNC_MLOCK_ERROR_0_0                     _MK_ADDR_CONST(0x3c0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_SECURE                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_MLOCK_ERROR_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_RANGE                 0:0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_SHIFT                 _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_RANGE                 1:1
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_SHIFT                 _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_RANGE                 2:2
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_SHIFT                 _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_RANGE                 3:3
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_SHIFT                 _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_RANGE                 4:4
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_SHIFT                 _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_RANGE                 5:5
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_SHIFT                 _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_RANGE                 6:6
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_SHIFT                 _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_RANGE                 7:7
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_SHIFT                 _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_RANGE                 8:8
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_SHIFT                 _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_RANGE                 9:9
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_WOFFSET                       0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_SHIFT                        _MK_SHIFT_CONST(10)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_RANGE                        10:10
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_SHIFT                        _MK_SHIFT_CONST(11)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_RANGE                        11:11
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_SHIFT                        _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_RANGE                        12:12
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_SHIFT                        _MK_SHIFT_CONST(13)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_RANGE                        13:13
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_SHIFT                        _MK_SHIFT_CONST(14)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_RANGE                        14:14
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_SHIFT                        _MK_SHIFT_CONST(15)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_FIELD                        _MK_FIELD_CONST(0x1, HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_SHIFT)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_RANGE                        15:15
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_WOFFSET                      0x0
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_MLOCK_ERROR_0_0_MLOCK_ERROR_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_0_0  
#define HOST1X_SYNC_SYNCPT_0_0                  _MK_ADDR_CONST(0x400)
#define HOST1X_SYNC_SYNCPT_0_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_0_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_0_0_SYNCPT_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_1_0  
#define HOST1X_SYNC_SYNCPT_1_0                  _MK_ADDR_CONST(0x404)
#define HOST1X_SYNC_SYNCPT_1_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_1_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_1_0_SYNCPT_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_2_0  
#define HOST1X_SYNC_SYNCPT_2_0                  _MK_ADDR_CONST(0x408)
#define HOST1X_SYNC_SYNCPT_2_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_2_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_2_0_SYNCPT_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_3_0  
#define HOST1X_SYNC_SYNCPT_3_0                  _MK_ADDR_CONST(0x40c)
#define HOST1X_SYNC_SYNCPT_3_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_3_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_3_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_3_0_SYNCPT_3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_4_0  
#define HOST1X_SYNC_SYNCPT_4_0                  _MK_ADDR_CONST(0x410)
#define HOST1X_SYNC_SYNCPT_4_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_4_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_4_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_4_0_SYNCPT_4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_5_0  
#define HOST1X_SYNC_SYNCPT_5_0                  _MK_ADDR_CONST(0x414)
#define HOST1X_SYNC_SYNCPT_5_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_5_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_5_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_5_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_5_0_SYNCPT_5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_6_0  
#define HOST1X_SYNC_SYNCPT_6_0                  _MK_ADDR_CONST(0x418)
#define HOST1X_SYNC_SYNCPT_6_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_6_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_6_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_6_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_6_0_SYNCPT_6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_7_0  
#define HOST1X_SYNC_SYNCPT_7_0                  _MK_ADDR_CONST(0x41c)
#define HOST1X_SYNC_SYNCPT_7_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_7_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_7_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_7_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_7_0_SYNCPT_7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_8_0  
#define HOST1X_SYNC_SYNCPT_8_0                  _MK_ADDR_CONST(0x420)
#define HOST1X_SYNC_SYNCPT_8_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_8_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_8_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_8_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_8_0_SYNCPT_8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_9_0  
#define HOST1X_SYNC_SYNCPT_9_0                  _MK_ADDR_CONST(0x424)
#define HOST1X_SYNC_SYNCPT_9_0_SECURE                   0x0
#define HOST1X_SYNC_SYNCPT_9_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_SYNCPT_9_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_9_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_FIELD                   _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_RANGE                   31:0
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_WOFFSET                 0x0
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_9_0_SYNCPT_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_10_0  
#define HOST1X_SYNC_SYNCPT_10_0                 _MK_ADDR_CONST(0x428)
#define HOST1X_SYNC_SYNCPT_10_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_10_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_10_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_10_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_10_0_SYNCPT_10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_11_0  
#define HOST1X_SYNC_SYNCPT_11_0                 _MK_ADDR_CONST(0x42c)
#define HOST1X_SYNC_SYNCPT_11_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_11_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_11_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_11_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_11_0_SYNCPT_11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_12_0  
#define HOST1X_SYNC_SYNCPT_12_0                 _MK_ADDR_CONST(0x430)
#define HOST1X_SYNC_SYNCPT_12_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_12_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_12_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_12_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_12_0_SYNCPT_12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_13_0  
#define HOST1X_SYNC_SYNCPT_13_0                 _MK_ADDR_CONST(0x434)
#define HOST1X_SYNC_SYNCPT_13_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_13_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_13_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_13_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_13_0_SYNCPT_13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_14_0  
#define HOST1X_SYNC_SYNCPT_14_0                 _MK_ADDR_CONST(0x438)
#define HOST1X_SYNC_SYNCPT_14_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_14_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_14_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_14_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_14_0_SYNCPT_14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_15_0  
#define HOST1X_SYNC_SYNCPT_15_0                 _MK_ADDR_CONST(0x43c)
#define HOST1X_SYNC_SYNCPT_15_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_15_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_15_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_15_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_15_0_SYNCPT_15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_16_0  
#define HOST1X_SYNC_SYNCPT_16_0                 _MK_ADDR_CONST(0x440)
#define HOST1X_SYNC_SYNCPT_16_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_16_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_16_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_16_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_16_0_SYNCPT_16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_17_0  
#define HOST1X_SYNC_SYNCPT_17_0                 _MK_ADDR_CONST(0x444)
#define HOST1X_SYNC_SYNCPT_17_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_17_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_17_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_17_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_17_0_SYNCPT_17_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_18_0  
#define HOST1X_SYNC_SYNCPT_18_0                 _MK_ADDR_CONST(0x448)
#define HOST1X_SYNC_SYNCPT_18_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_18_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_18_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_18_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_18_0_SYNCPT_18_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_19_0  
#define HOST1X_SYNC_SYNCPT_19_0                 _MK_ADDR_CONST(0x44c)
#define HOST1X_SYNC_SYNCPT_19_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_19_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_19_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_19_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_19_0_SYNCPT_19_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_20_0  
#define HOST1X_SYNC_SYNCPT_20_0                 _MK_ADDR_CONST(0x450)
#define HOST1X_SYNC_SYNCPT_20_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_20_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_20_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_20_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_20_0_SYNCPT_20_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_21_0  
#define HOST1X_SYNC_SYNCPT_21_0                 _MK_ADDR_CONST(0x454)
#define HOST1X_SYNC_SYNCPT_21_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_21_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_21_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_21_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_21_0_SYNCPT_21_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_22_0  
#define HOST1X_SYNC_SYNCPT_22_0                 _MK_ADDR_CONST(0x458)
#define HOST1X_SYNC_SYNCPT_22_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_22_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_22_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_22_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_22_0_SYNCPT_22_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_23_0  
#define HOST1X_SYNC_SYNCPT_23_0                 _MK_ADDR_CONST(0x45c)
#define HOST1X_SYNC_SYNCPT_23_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_23_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_23_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_23_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_23_0_SYNCPT_23_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_24_0  
#define HOST1X_SYNC_SYNCPT_24_0                 _MK_ADDR_CONST(0x460)
#define HOST1X_SYNC_SYNCPT_24_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_24_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_24_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_24_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_24_0_SYNCPT_24_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_25_0  
#define HOST1X_SYNC_SYNCPT_25_0                 _MK_ADDR_CONST(0x464)
#define HOST1X_SYNC_SYNCPT_25_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_25_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_25_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_25_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_25_0_SYNCPT_25_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_26_0  
#define HOST1X_SYNC_SYNCPT_26_0                 _MK_ADDR_CONST(0x468)
#define HOST1X_SYNC_SYNCPT_26_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_26_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_26_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_26_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_26_0_SYNCPT_26_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_27_0  
#define HOST1X_SYNC_SYNCPT_27_0                 _MK_ADDR_CONST(0x46c)
#define HOST1X_SYNC_SYNCPT_27_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_27_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_27_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_27_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_27_0_SYNCPT_27_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_28_0  
#define HOST1X_SYNC_SYNCPT_28_0                 _MK_ADDR_CONST(0x470)
#define HOST1X_SYNC_SYNCPT_28_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_28_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_28_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_28_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_28_0_SYNCPT_28_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_29_0  
#define HOST1X_SYNC_SYNCPT_29_0                 _MK_ADDR_CONST(0x474)
#define HOST1X_SYNC_SYNCPT_29_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_29_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_29_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_29_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_29_0_SYNCPT_29_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_30_0  
#define HOST1X_SYNC_SYNCPT_30_0                 _MK_ADDR_CONST(0x478)
#define HOST1X_SYNC_SYNCPT_30_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_30_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_30_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_30_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_30_0_SYNCPT_30_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_31_0  
#define HOST1X_SYNC_SYNCPT_31_0                 _MK_ADDR_CONST(0x47c)
#define HOST1X_SYNC_SYNCPT_31_0_SECURE                  0x0
#define HOST1X_SYNC_SYNCPT_31_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_SYNCPT_31_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_31_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_RANGE                 31:0
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_WOFFSET                       0x0
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_31_0_SYNCPT_31_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 1152 [0x480] 

// Reserved address 1156 [0x484] 

// Reserved address 1160 [0x488] 

// Reserved address 1164 [0x48c] 

// Reserved address 1168 [0x490] 

// Reserved address 1172 [0x494] 

// Reserved address 1176 [0x498] 

// Reserved address 1180 [0x49c] 

// Reserved address 1184 [0x4a0] 

// Reserved address 1188 [0x4a4] 

// Reserved address 1192 [0x4a8] 

// Reserved address 1196 [0x4ac] 

// Reserved address 1200 [0x4b0] 

// Reserved address 1204 [0x4b4] 

// Reserved address 1208 [0x4b8] 

// Reserved address 1212 [0x4bc] 

// Reserved address 1216 [0x4c0] 

// Reserved address 1220 [0x4c4] 

// Reserved address 1224 [0x4c8] 

// Reserved address 1228 [0x4cc] 

// Reserved address 1232 [0x4d0] 

// Reserved address 1236 [0x4d4] 

// Reserved address 1240 [0x4d8] 

// Reserved address 1244 [0x4dc] 

// Reserved address 1248 [0x4e0] 

// Reserved address 1252 [0x4e4] 

// Reserved address 1256 [0x4e8] 

// Reserved address 1260 [0x4ec] 

// Reserved address 1264 [0x4f0] 

// Reserved address 1268 [0x4f4] 

// Reserved address 1272 [0x4f8] 

// Reserved address 1276 [0x4fc] 

// Register HOST1X_SYNC_SYNCPT_INT_THRESH_0_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0                       _MK_ADDR_CONST(0x500)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_0_0_INT_THRESH_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_1_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0                       _MK_ADDR_CONST(0x504)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_1_0_INT_THRESH_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_2_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0                       _MK_ADDR_CONST(0x508)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_2_0_INT_THRESH_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_3_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0                       _MK_ADDR_CONST(0x50c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_3_0_INT_THRESH_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_4_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0                       _MK_ADDR_CONST(0x510)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_4_0_INT_THRESH_4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_5_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0                       _MK_ADDR_CONST(0x514)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_5_0_INT_THRESH_5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_6_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0                       _MK_ADDR_CONST(0x518)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_6_0_INT_THRESH_6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_7_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0                       _MK_ADDR_CONST(0x51c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_7_0_INT_THRESH_7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_8_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0                       _MK_ADDR_CONST(0x520)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_8_0_INT_THRESH_8_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_9_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0                       _MK_ADDR_CONST(0x524)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_SECURE                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_FIELD                    _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_RANGE                    15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_WOFFSET                  0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_9_0_INT_THRESH_9_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_10_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0                      _MK_ADDR_CONST(0x528)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_10_0_INT_THRESH_10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_11_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0                      _MK_ADDR_CONST(0x52c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_11_0_INT_THRESH_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_12_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0                      _MK_ADDR_CONST(0x530)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_12_0_INT_THRESH_12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_13_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0                      _MK_ADDR_CONST(0x534)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_13_0_INT_THRESH_13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_14_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0                      _MK_ADDR_CONST(0x538)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_14_0_INT_THRESH_14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_15_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0                      _MK_ADDR_CONST(0x53c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_15_0_INT_THRESH_15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_16_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0                      _MK_ADDR_CONST(0x540)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_16_0_INT_THRESH_16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_17_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0                      _MK_ADDR_CONST(0x544)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_17_0_INT_THRESH_17_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_18_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0                      _MK_ADDR_CONST(0x548)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_18_0_INT_THRESH_18_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_19_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0                      _MK_ADDR_CONST(0x54c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_19_0_INT_THRESH_19_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_20_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0                      _MK_ADDR_CONST(0x550)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_20_0_INT_THRESH_20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_21_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0                      _MK_ADDR_CONST(0x554)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_21_0_INT_THRESH_21_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_22_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0                      _MK_ADDR_CONST(0x558)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_22_0_INT_THRESH_22_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_23_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0                      _MK_ADDR_CONST(0x55c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_23_0_INT_THRESH_23_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_24_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0                      _MK_ADDR_CONST(0x560)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_24_0_INT_THRESH_24_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_25_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0                      _MK_ADDR_CONST(0x564)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_25_0_INT_THRESH_25_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_26_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0                      _MK_ADDR_CONST(0x568)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_26_0_INT_THRESH_26_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_27_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0                      _MK_ADDR_CONST(0x56c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_27_0_INT_THRESH_27_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_28_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0                      _MK_ADDR_CONST(0x570)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_28_0_INT_THRESH_28_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_29_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0                      _MK_ADDR_CONST(0x574)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_29_0_INT_THRESH_29_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_30_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0                      _MK_ADDR_CONST(0x578)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_30_0_INT_THRESH_30_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_INT_THRESH_31_0  
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0                      _MK_ADDR_CONST(0x57c)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_SECURE                       0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_FIELD                  _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_SHIFT)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_RANGE                  15:0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_WOFFSET                        0x0
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_INT_THRESH_31_0_INT_THRESH_31_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 1408 [0x580] 

// Reserved address 1412 [0x584] 

// Reserved address 1416 [0x588] 

// Reserved address 1420 [0x58c] 

// Reserved address 1424 [0x590] 

// Reserved address 1428 [0x594] 

// Reserved address 1432 [0x598] 

// Reserved address 1436 [0x59c] 

// Reserved address 1440 [0x5a0] 

// Reserved address 1444 [0x5a4] 

// Reserved address 1448 [0x5a8] 

// Reserved address 1452 [0x5ac] 

// Reserved address 1456 [0x5b0] 

// Reserved address 1460 [0x5b4] 

// Reserved address 1464 [0x5b8] 

// Reserved address 1468 [0x5bc] 

// Reserved address 1472 [0x5c0] 

// Reserved address 1476 [0x5c4] 

// Reserved address 1480 [0x5c8] 

// Reserved address 1484 [0x5cc] 

// Reserved address 1488 [0x5d0] 

// Reserved address 1492 [0x5d4] 

// Reserved address 1496 [0x5d8] 

// Reserved address 1500 [0x5dc] 

// Reserved address 1504 [0x5e0] 

// Reserved address 1508 [0x5e4] 

// Reserved address 1512 [0x5e8] 

// Reserved address 1516 [0x5ec] 

// Reserved address 1520 [0x5f0] 

// Reserved address 1524 [0x5f4] 

// Reserved address 1528 [0x5f8] 

// Reserved address 1532 [0x5fc] 

// Register HOST1X_SYNC_SYNCPT_BASE_0_0  
#define HOST1X_SYNC_SYNCPT_BASE_0_0                     _MK_ADDR_CONST(0x600)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_0_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_RANGE                        15:0
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_0_0_BASE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_1_0  
#define HOST1X_SYNC_SYNCPT_BASE_1_0                     _MK_ADDR_CONST(0x604)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_1_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_RANGE                        15:0
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_1_0_BASE_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_2_0  
#define HOST1X_SYNC_SYNCPT_BASE_2_0                     _MK_ADDR_CONST(0x608)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_2_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_RANGE                        15:0
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_2_0_BASE_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_3_0  
#define HOST1X_SYNC_SYNCPT_BASE_3_0                     _MK_ADDR_CONST(0x60c)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_3_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_RANGE                        15:0
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_3_0_BASE_3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_4_0  
#define HOST1X_SYNC_SYNCPT_BASE_4_0                     _MK_ADDR_CONST(0x610)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_4_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_RANGE                        15:0
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_4_0_BASE_4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_5_0  
#define HOST1X_SYNC_SYNCPT_BASE_5_0                     _MK_ADDR_CONST(0x614)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_5_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_RANGE                        15:0
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_5_0_BASE_5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_6_0  
#define HOST1X_SYNC_SYNCPT_BASE_6_0                     _MK_ADDR_CONST(0x618)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_6_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_6_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_RANGE                        15:0
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_6_0_BASE_6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_SYNCPT_BASE_7_0  
#define HOST1X_SYNC_SYNCPT_BASE_7_0                     _MK_ADDR_CONST(0x61c)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_SECURE                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_7_0_WORD_COUNT                  0x1
#define HOST1X_SYNC_SYNCPT_BASE_7_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_FIELD                        _MK_FIELD_CONST(0xffff, HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_SHIFT)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_RANGE                        15:0
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_WOFFSET                      0x0
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_BASE_7_0_BASE_7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 1568 [0x620] 

// Reserved address 1572 [0x624] 

// Reserved address 1576 [0x628] 

// Reserved address 1580 [0x62c] 

// Reserved address 1584 [0x630] 

// Reserved address 1588 [0x634] 

// Reserved address 1592 [0x638] 

// Reserved address 1596 [0x63c] 

// Reserved address 1600 [0x640] 

// Reserved address 1604 [0x644] 

// Reserved address 1608 [0x648] 

// Reserved address 1612 [0x64c] 

// Reserved address 1616 [0x650] 

// Reserved address 1620 [0x654] 

// Reserved address 1624 [0x658] 

// Reserved address 1628 [0x65c] 

// Reserved address 1632 [0x660] 

// Reserved address 1636 [0x664] 

// Reserved address 1640 [0x668] 

// Reserved address 1644 [0x66c] 

// Reserved address 1648 [0x670] 

// Reserved address 1652 [0x674] 

// Reserved address 1656 [0x678] 

// Reserved address 1660 [0x67c] 

// Reserved address 1664 [0x680] 

// Reserved address 1668 [0x684] 

// Reserved address 1672 [0x688] 

// Reserved address 1676 [0x68c] 

// Reserved address 1680 [0x690] 

// Reserved address 1684 [0x694] 

// Reserved address 1688 [0x698] 

// Reserved address 1692 [0x69c] 

// Reserved address 1696 [0x6a0] 

// Reserved address 1700 [0x6a4] 

// Reserved address 1704 [0x6a8] 

// Reserved address 1708 [0x6ac] 

// Reserved address 1712 [0x6b0] 

// Reserved address 1716 [0x6b4] 

// Reserved address 1720 [0x6b8] 

// Reserved address 1724 [0x6bc] 

// Reserved address 1728 [0x6c0] 

// Reserved address 1732 [0x6c4] 

// Reserved address 1736 [0x6c8] 

// Reserved address 1740 [0x6cc] 

// Reserved address 1744 [0x6d0] 

// Reserved address 1748 [0x6d4] 

// Reserved address 1752 [0x6d8] 

// Reserved address 1756 [0x6dc] 

// Reserved address 1760 [0x6e0] 

// Reserved address 1764 [0x6e4] 

// Reserved address 1768 [0x6e8] 

// Reserved address 1772 [0x6ec] 

// Reserved address 1776 [0x6f0] 

// Reserved address 1780 [0x6f4] 

// Reserved address 1784 [0x6f8] 

// Reserved address 1788 [0x6fc] 

// Register HOST1X_SYNC_SYNCPT_CPU_INCR_0  
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0                   _MK_ADDR_CONST(0x700)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SECURE                    0x0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SYNCPT_CPU_INCR_VECTOR_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SYNCPT_CPU_INCR_VECTOR_FIELD                      _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_SYNCPT_CPU_INCR_0_SYNCPT_CPU_INCR_VECTOR_SHIFT)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SYNCPT_CPU_INCR_VECTOR_RANGE                      31:0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SYNCPT_CPU_INCR_VECTOR_WOFFSET                    0x0
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SYNCPT_CPU_INCR_VECTOR_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SYNCPT_CPU_INCR_VECTOR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SYNCPT_CPU_INCR_VECTOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_SYNCPT_CPU_INCR_0_SYNCPT_CPU_INCR_VECTOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD0_0  
#define HOST1X_SYNC_CBREAD0_0                   _MK_ADDR_CONST(0x720)
#define HOST1X_SYNC_CBREAD0_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD0_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD0_0_CBREAD0_SHIFT)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_RANGE                     31:0
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD0_0_CBREAD0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD1_0  
#define HOST1X_SYNC_CBREAD1_0                   _MK_ADDR_CONST(0x724)
#define HOST1X_SYNC_CBREAD1_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD1_0_CBREAD1_SHIFT)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_RANGE                     31:0
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD1_0_CBREAD1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD2_0  
#define HOST1X_SYNC_CBREAD2_0                   _MK_ADDR_CONST(0x728)
#define HOST1X_SYNC_CBREAD2_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD2_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD2_0_CBREAD2_SHIFT)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_RANGE                     31:0
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD2_0_CBREAD2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD3_0  
#define HOST1X_SYNC_CBREAD3_0                   _MK_ADDR_CONST(0x72c)
#define HOST1X_SYNC_CBREAD3_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD3_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD3_0_CBREAD3_SHIFT)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_RANGE                     31:0
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD3_0_CBREAD3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD4_0  
#define HOST1X_SYNC_CBREAD4_0                   _MK_ADDR_CONST(0x730)
#define HOST1X_SYNC_CBREAD4_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD4_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD4_0_CBREAD4_SHIFT)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_RANGE                     31:0
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD4_0_CBREAD4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD5_0  
#define HOST1X_SYNC_CBREAD5_0                   _MK_ADDR_CONST(0x734)
#define HOST1X_SYNC_CBREAD5_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD5_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD5_0_CBREAD5_SHIFT)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_RANGE                     31:0
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD5_0_CBREAD5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD6_0  
#define HOST1X_SYNC_CBREAD6_0                   _MK_ADDR_CONST(0x738)
#define HOST1X_SYNC_CBREAD6_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD6_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD6_0_CBREAD6_SHIFT)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_RANGE                     31:0
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD6_0_CBREAD6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBREAD7_0  
#define HOST1X_SYNC_CBREAD7_0                   _MK_ADDR_CONST(0x73c)
#define HOST1X_SYNC_CBREAD7_0_SECURE                    0x0
#define HOST1X_SYNC_CBREAD7_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBREAD7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CBREAD7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CBREAD7_0_CBREAD7_SHIFT)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_RANGE                     31:0
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_WOFFSET                   0x0
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBREAD7_0_CBREAD7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_REGF_DATA_0  
#define HOST1X_SYNC_REGF_DATA_0                 _MK_ADDR_CONST(0x740)
#define HOST1X_SYNC_REGF_DATA_0_SECURE                  0x0
#define HOST1X_SYNC_REGF_DATA_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_REGF_DATA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_REGF_DATA_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_REGF_DATA_0_REGF_DATA_SHIFT)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_RANGE                 31:0
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_WOFFSET                       0x0
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_DATA_0_REGF_DATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_REGF_ADDR_0  
#define HOST1X_SYNC_REGF_ADDR_0                 _MK_ADDR_CONST(0x744)
#define HOST1X_SYNC_REGF_ADDR_0_SECURE                  0x0
#define HOST1X_SYNC_REGF_ADDR_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_REGF_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_READ_MASK                       _MK_MASK_CONST(0x1fffffff)
#define HOST1X_SYNC_REGF_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_FIELD                       _MK_FIELD_CONST(0xffff, HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_SHIFT)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_RANGE                       15:0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_WOFFSET                     0x0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_OFFSET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_FIELD                   _MK_FIELD_CONST(0xf, HOST1X_SYNC_REGF_ADDR_0_REGF_BE_SHIFT)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_RANGE                   19:16
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_WOFFSET                 0x0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_BE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_SHIFT                     _MK_SHIFT_CONST(20)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_FIELD                     _MK_FIELD_CONST(0xff, HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_SHIFT)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_RANGE                     27:20
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_WOFFSET                   0x0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_HOST1X                    _MK_ENUM_CONST(0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_MPE                       _MK_ENUM_CONST(1)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_VI                        _MK_ENUM_CONST(2)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_EPP                       _MK_ENUM_CONST(3)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_ISP                       _MK_ENUM_CONST(4)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_GR2D                      _MK_ENUM_CONST(5)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_GR3D                      _MK_ENUM_CONST(6)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DISPLAY                   _MK_ENUM_CONST(8)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_TVO                       _MK_ENUM_CONST(11)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DISPLAYB                  _MK_ENUM_CONST(9)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DSI                       _MK_ENUM_CONST(12)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_HDMI                      _MK_ENUM_CONST(10)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_MODULEID_DSIB                      _MK_ENUM_CONST(16)

#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_SHIFT                  _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_SHIFT)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_RANGE                  28:28
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_WOFFSET                        0x0
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_WRITE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_REGF_ADDR_0_REGF_RWN_READ                   _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_WAITOVR_0  
#define HOST1X_SYNC_WAITOVR_0                   _MK_ADDR_CONST(0x748)
#define HOST1X_SYNC_WAITOVR_0_SECURE                    0x0
#define HOST1X_SYNC_WAITOVR_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_WAITOVR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_WAITOVR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_WAITOVR_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR0_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_RANGE                    0:0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR0_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR1_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_RANGE                    1:1
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR1_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_SHIFT                    _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR2_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_RANGE                    2:2
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR2_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_SHIFT                    _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR3_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_RANGE                    3:3
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR3_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_SHIFT                    _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR4_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_RANGE                    4:4
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR4_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_SHIFT                    _MK_SHIFT_CONST(5)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR5_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_RANGE                    5:5
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR5_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_SHIFT                    _MK_SHIFT_CONST(6)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR6_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_RANGE                    6:6
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR6_ENABLE                   _MK_ENUM_CONST(1)

#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_SHIFT                    _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_WAITOVR_0_WAITOVR7_SHIFT)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_RANGE                    7:7
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_WOFFSET                  0x0
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_DISABLE                  _MK_ENUM_CONST(0)
#define HOST1X_SYNC_WAITOVR_0_WAITOVR7_ENABLE                   _MK_ENUM_CONST(1)


// Register HOST1X_SYNC_CFPEEK_CTRL_0  
#define HOST1X_SYNC_CFPEEK_CTRL_0                       _MK_ADDR_CONST(0x74c)
#define HOST1X_SYNC_CFPEEK_CTRL_0_SECURE                        0x0
#define HOST1X_SYNC_CFPEEK_CTRL_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CFPEEK_CTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_RESET_MASK                    _MK_MASK_CONST(0x80070000)
#define HOST1X_SYNC_CFPEEK_CTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_READ_MASK                     _MK_MASK_CONST(0x800701ff)
#define HOST1X_SYNC_CFPEEK_CTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x800701ff)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_FIELD                     _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_SHIFT)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_RANGE                     8:0
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_WOFFSET                   0x0
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_FIELD                   _MK_FIELD_CONST(0x7, HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_SHIFT)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_RANGE                   18:16
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_WOFFSET                 0x0
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_CHANNR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_SHIFT                      _MK_SHIFT_CONST(31)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_SHIFT)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_RANGE                      31:31
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_WOFFSET                    0x0
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_CTRL_0_CFPEEK_ENA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CFPEEK_READ_0  
#define HOST1X_SYNC_CFPEEK_READ_0                       _MK_ADDR_CONST(0x750)
#define HOST1X_SYNC_CFPEEK_READ_0_SECURE                        0x0
#define HOST1X_SYNC_CFPEEK_READ_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CFPEEK_READ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CFPEEK_READ_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_SHIFT)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_RANGE                     31:0
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_WOFFSET                   0x0
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_READ_0_CFPEEK_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CFPEEK_PTRS_0  
#define HOST1X_SYNC_CFPEEK_PTRS_0                       _MK_ADDR_CONST(0x754)
#define HOST1X_SYNC_CFPEEK_PTRS_0_SECURE                        0x0
#define HOST1X_SYNC_CFPEEK_PTRS_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CFPEEK_PTRS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_READ_MASK                     _MK_MASK_CONST(0x1ff01ff)
#define HOST1X_SYNC_CFPEEK_PTRS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_FIELD                       _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_SHIFT)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_RANGE                       8:0
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_WOFFSET                     0x0
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_RD_PTR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_SHIFT                       _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_FIELD                       _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_SHIFT)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_RANGE                       24:16
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_WOFFSET                     0x0
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFPEEK_PTRS_0_CF_WR_PTR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT0_0  
#define HOST1X_SYNC_CBSTAT0_0                   _MK_ADDR_CONST(0x758)
#define HOST1X_SYNC_CBSTAT0_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT0_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_SHIFT)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBOFFSET0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT0_0_CBCLASS0_SHIFT)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT0_0_CBCLASS0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT1_0  
#define HOST1X_SYNC_CBSTAT1_0                   _MK_ADDR_CONST(0x75c)
#define HOST1X_SYNC_CBSTAT1_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT1_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_SHIFT)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBOFFSET1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT1_0_CBCLASS1_SHIFT)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT1_0_CBCLASS1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT2_0  
#define HOST1X_SYNC_CBSTAT2_0                   _MK_ADDR_CONST(0x760)
#define HOST1X_SYNC_CBSTAT2_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT2_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_SHIFT)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBOFFSET2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT2_0_CBCLASS2_SHIFT)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT2_0_CBCLASS2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT3_0  
#define HOST1X_SYNC_CBSTAT3_0                   _MK_ADDR_CONST(0x764)
#define HOST1X_SYNC_CBSTAT3_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT3_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_SHIFT)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBOFFSET3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT3_0_CBCLASS3_SHIFT)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT3_0_CBCLASS3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT4_0  
#define HOST1X_SYNC_CBSTAT4_0                   _MK_ADDR_CONST(0x768)
#define HOST1X_SYNC_CBSTAT4_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT4_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_SHIFT)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBOFFSET4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT4_0_CBCLASS4_SHIFT)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT4_0_CBCLASS4_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT5_0  
#define HOST1X_SYNC_CBSTAT5_0                   _MK_ADDR_CONST(0x76c)
#define HOST1X_SYNC_CBSTAT5_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT5_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_SHIFT)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBOFFSET5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT5_0_CBCLASS5_SHIFT)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT5_0_CBCLASS5_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT6_0  
#define HOST1X_SYNC_CBSTAT6_0                   _MK_ADDR_CONST(0x770)
#define HOST1X_SYNC_CBSTAT6_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT6_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_SHIFT)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBOFFSET6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT6_0_CBCLASS6_SHIFT)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT6_0_CBCLASS6_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CBSTAT7_0  
#define HOST1X_SYNC_CBSTAT7_0                   _MK_ADDR_CONST(0x774)
#define HOST1X_SYNC_CBSTAT7_0_SECURE                    0x0
#define HOST1X_SYNC_CBSTAT7_0_WORD_COUNT                        0x1
#define HOST1X_SYNC_CBSTAT7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_READ_MASK                         _MK_MASK_CONST(0x3ffffff)
#define HOST1X_SYNC_CBSTAT7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_SHIFT)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_RANGE                   15:0
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_WOFFSET                 0x0
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBOFFSET7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_SHIFT                    _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_FIELD                    _MK_FIELD_CONST(0x3ff, HOST1X_SYNC_CBSTAT7_0_CBCLASS7_SHIFT)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_RANGE                    25:16
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_WOFFSET                  0x0
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CBSTAT7_0_CBCLASS7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 1912 [0x778] 

// Reserved address 1916 [0x77c] 

// Reserved address 1920 [0x780] 

// Reserved address 1924 [0x784] 

// Reserved address 1928 [0x788] 

// Reserved address 1932 [0x78c] 

// Reserved address 1936 [0x790] 

// Reserved address 1940 [0x794] 

// Reserved address 1944 [0x798] 

// Reserved address 1948 [0x79c] 

// Reserved address 1952 [0x7a0] 

// Reserved address 1956 [0x7a4] 

// Reserved address 1960 [0x7a8] 

// Reserved address 1964 [0x7ac] 

// Reserved address 1968 [0x7b0] 

// Reserved address 1972 [0x7b4] 

// Reserved address 1976 [0x7b8] 

// Reserved address 1980 [0x7bc] 

// Reserved address 1984 [0x7c0] 

// Reserved address 1988 [0x7c4] 

// Reserved address 1992 [0x7c8] 

// Reserved address 1996 [0x7cc] 

// Reserved address 2000 [0x7d0] 

// Reserved address 2004 [0x7d4] 

// Reserved address 2008 [0x7d8] 

// Reserved address 2012 [0x7dc] 

// Reserved address 2016 [0x7e0] 

// Reserved address 2020 [0x7e4] 

// Reserved address 2024 [0x7e8] 

// Reserved address 2028 [0x7ec] 

// Reserved address 2032 [0x7f0] 

// Reserved address 2036 [0x7f4] 

// Reserved address 2040 [0x7f8] 

// Reserved address 2044 [0x7fc] 

// Reserved address 2048 [0x800] 

// Reserved address 2052 [0x804] 

// Reserved address 2056 [0x808] 

// Reserved address 2060 [0x80c] 

// Reserved address 2064 [0x810] 

// Reserved address 2068 [0x814] 

// Reserved address 2072 [0x818] 

// Reserved address 2076 [0x81c] 

// Reserved address 2080 [0x820] 

// Reserved address 2084 [0x824] 

// Reserved address 2088 [0x828] 

// Reserved address 2092 [0x82c] 

// Reserved address 2096 [0x830] 

// Reserved address 2100 [0x834] 

// Reserved address 2104 [0x838] 

// Reserved address 2108 [0x83c] 

// Reserved address 2112 [0x840] 

// Reserved address 2116 [0x844] 

// Reserved address 2120 [0x848] 

// Reserved address 2124 [0x84c] 

// Reserved address 2128 [0x850] 

// Reserved address 2132 [0x854] 

// Reserved address 2136 [0x858] 

// Reserved address 2140 [0x85c] 

// Reserved address 2144 [0x860] 

// Reserved address 2148 [0x864] 

// Reserved address 2152 [0x868] 

// Reserved address 2156 [0x86c] 

// Reserved address 2160 [0x870] 

// Reserved address 2164 [0x874] 

// Reserved address 2168 [0x878] 

// Reserved address 2172 [0x87c] 

// Reserved address 2176 [0x880] 

// Reserved address 2180 [0x884] 

// Reserved address 2184 [0x888] 

// Reserved address 2188 [0x88c] 

// Reserved address 2192 [0x890] 

// Reserved address 2196 [0x894] 

// Register HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0  
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0                  _MK_ADDR_CONST(0x898)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_SECURE                   0x0
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_FIELD                 _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_SHIFT)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_RANGE                 31:0
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_WOFFSET                       0x0
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0_CDMA_WORDS_FETCHED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0  
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0                        _MK_ADDR_CONST(0x89c)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_SECURE                         0x0
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_FIELD                     _MK_FIELD_CONST(0xffffffff, HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_SHIFT)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_RANGE                     31:0
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_WOFFSET                   0x0
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0_CDMA_WORDS_DISCARDED_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_MISC_0  
#define HOST1X_SYNC_RDMA_MISC_0                 _MK_ADDR_CONST(0x8a0)
#define HOST1X_SYNC_RDMA_MISC_0_SECURE                  0x0
#define HOST1X_SYNC_RDMA_MISC_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_RDMA_MISC_0_RESET_VAL                       _MK_MASK_CONST(0x1000)
#define HOST1X_SYNC_RDMA_MISC_0_RESET_MASK                      _MK_MASK_CONST(0x111f)
#define HOST1X_SYNC_RDMA_MISC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_READ_MASK                       _MK_MASK_CONST(0x111f)
#define HOST1X_SYNC_RDMA_MISC_0_WRITE_MASK                      _MK_MASK_CONST(0x111f)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_SHIFT                      _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_RANGE                      0:0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_WOFFSET                    0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALLOW_LAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_RANGE                    1:1
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_WOFFSET                  0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_SHIFT                   _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_RANGE                   2:2
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_FORCE_JPEGE_STRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_SHIFT                 _MK_SHIFT_CONST(3)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_RANGE                 3:3
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_CLKEN_SIMPLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_SHIFT                   _MK_SHIFT_CONST(4)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_RANGE                   4:4
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RESET_PEND_MEM_REQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_SHIFT                   _MK_SHIFT_CONST(8)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_FIELD                   _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_RANGE                   8:8
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_RECT_ALIGN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_SHIFT                  _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_SHIFT)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_RANGE                  12:12
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_DEFAULT                        _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_MISC_0_RDMA_HNDSK_STALL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_ARB_COUNT_0  
#define HOST1X_SYNC_RDMA_ARB_COUNT_0                    _MK_ADDR_CONST(0x8c0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_SECURE                     0x0
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_FIELD                       _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_SHIFT)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_RANGE                       3:0
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_WOFFSET                     0x0
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_SW_DEFAULT                  _MK_MASK_CONST(0x3)
#define HOST1X_SYNC_RDMA_ARB_COUNT_0_RDMA_ARB_COUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xf)


// Register HOST1X_SYNC_RDMA_CONFIG_0  
#define HOST1X_SYNC_RDMA_CONFIG_0                       _MK_ADDR_CONST(0x8c4)
#define HOST1X_SYNC_RDMA_CONFIG_0_SECURE                        0x0
#define HOST1X_SYNC_RDMA_CONFIG_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_RDMA_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_SHIFT)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_RANGE                 0:0
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONFIG_0_RDMA_RECTANGULAR_BUFFER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_WRAP_0  
#define HOST1X_SYNC_RDMA_WRAP_0                 _MK_ADDR_CONST(0x8c8)
#define HOST1X_SYNC_RDMA_WRAP_0_SECURE                  0x0
#define HOST1X_SYNC_RDMA_WRAP_0_WORD_COUNT                      0x1
#define HOST1X_SYNC_RDMA_WRAP_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_READ_MASK                       _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_WRAP_0_WRITE_MASK                      _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_SHIFT                 _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_FIELD                 _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_SHIFT)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_RANGE                 0:0
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_WRAP_0_RDMA_WRAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_STATUS0_0  
#define HOST1X_SYNC_RDMA_STATUS0_0                      _MK_ADDR_CONST(0x8cc)
#define HOST1X_SYNC_RDMA_STATUS0_0_SECURE                       0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_WORD_COUNT                   0x1
#define HOST1X_SYNC_RDMA_STATUS0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_READ_MASK                    _MK_MASK_CONST(0xfffff)
#define HOST1X_SYNC_RDMA_STATUS0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_SHIFT)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_RANGE                  0:0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_WRAPPED0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_FIELD                      _MK_FIELD_CONST(0x3f, HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_SHIFT)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_RANGE                      6:1
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_WOFFSET                    0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_OUTFENTRIES0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_SHIFT                       _MK_SHIFT_CONST(7)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_FIELD                       _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_SHIFT)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_RANGE                       15:7
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_WOFFSET                     0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PENDBUFRDY0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_SHIFT                     _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_FIELD                     _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_SHIFT)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_RANGE                     19:16
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_STATUS0_0_RDMA_PEND_MEM_REQ0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0  
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0                    _MK_ADDR_CONST(0x8d0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_SECURE                     0x0
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_WORD_COUNT                         0x1
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_RESET_MASK                         _MK_MASK_CONST(0x7fff)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_READ_MASK                  _MK_MASK_CONST(0x7fff)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_FIELD                    _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_SHIFT)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_RANGE                    8:0
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_WOFFSET                  0x0
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_DEFAULT_MASK                     _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_BUFFER_THRESHOLD0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_SHIFT                   _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_FIELD                   _MK_FIELD_CONST(0x3f, HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_SHIFT)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_RANGE                   14:9
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0_DATABUF_THRESHOLD0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_CONF0_0  
#define HOST1X_SYNC_RDMA_CONF0_0                        _MK_ADDR_CONST(0x8d4)
#define HOST1X_SYNC_RDMA_CONF0_0_SECURE                         0x0
#define HOST1X_SYNC_RDMA_CONF0_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_RDMA_CONF0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RESET_MASK                     _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_RDMA_CONF0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_READ_MASK                      _MK_MASK_CONST(0x3fffff)
#define HOST1X_SYNC_RDMA_CONF0_0_WRITE_MASK                     _MK_MASK_CONST(0x3fffff)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_FIELD                        _MK_FIELD_CONST(0x1ff, HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_SHIFT)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_RANGE                        8:0
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_WOFFSET                      0x0
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_DEFAULT_MASK                 _MK_MASK_CONST(0x1ff)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_BUFFERS0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_SHIFT                  _MK_SHIFT_CONST(9)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_FIELD                  _MK_FIELD_CONST(0xfff, HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_SHIFT)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_RANGE                  20:9
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_NUM_LINES0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_SHIFT                  _MK_SHIFT_CONST(21)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_FIELD                  _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_SHIFT)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_RANGE                  21:21
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CONF0_0_RDMA_STORE_HDR0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_SWAP0_0  
#define HOST1X_SYNC_RDMA_SWAP0_0                        _MK_ADDR_CONST(0x8d8)
#define HOST1X_SYNC_RDMA_SWAP0_0_SECURE                         0x0
#define HOST1X_SYNC_RDMA_SWAP0_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_RDMA_SWAP0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_SWAP0_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SHIFT                  _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_FIELD                  _MK_FIELD_CONST(0x3, HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SHIFT)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_RANGE                  1:0
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_WOFFSET                        0x0
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_NOSWAP                 _MK_ENUM_CONST(0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SWAP8IN16                      _MK_ENUM_CONST(1)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SWAP8IN32                      _MK_ENUM_CONST(2)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_DATA_SWAP0_SWAP16IN32                     _MK_ENUM_CONST(3)

#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SHIFT                        _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_FIELD                        _MK_FIELD_CONST(0x3, HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SHIFT)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_RANGE                        3:2
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_WOFFSET                      0x0
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_NOSWAP                       _MK_ENUM_CONST(0)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SWAP8IN16                    _MK_ENUM_CONST(1)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SWAP8IN32                    _MK_ENUM_CONST(2)
#define HOST1X_SYNC_RDMA_SWAP0_0_RDMA_HEADER_SWAP0_SWAP16IN32                   _MK_ENUM_CONST(3)


// Register HOST1X_SYNC_RDMA_LINE0_0  
#define HOST1X_SYNC_RDMA_LINE0_0                        _MK_ADDR_CONST(0x8dc)
#define HOST1X_SYNC_RDMA_LINE0_0_SECURE                         0x0
#define HOST1X_SYNC_RDMA_LINE0_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_RDMA_LINE0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_RDMA_LINE0_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_SHIFT                        _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_FIELD                        _MK_FIELD_CONST(0xfff, HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_SHIFT)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_RANGE                        11:0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_WOFFSET                      0x0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_STRIDE0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_SHIFT                 _MK_SHIFT_CONST(12)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_FIELD                 _MK_FIELD_CONST(0xfff, HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_SHIFT)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_RANGE                 23:12
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_WIDTH0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_SHIFT                    _MK_SHIFT_CONST(24)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_FIELD                    _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_SHIFT)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_RANGE                    27:24
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_WOFFSET                  0x0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_STRIDE0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_SHIFT                     _MK_SHIFT_CONST(28)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_FIELD                     _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_SHIFT)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_RANGE                     31:28
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_LINE0_0_RDMA_LINE_MSB_WIDTH0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_CLID0_0  
#define HOST1X_SYNC_RDMA_CLID0_0                        _MK_ADDR_CONST(0x8e0)
#define HOST1X_SYNC_RDMA_CLID0_0_SECURE                         0x0
#define HOST1X_SYNC_RDMA_CLID0_0_WORD_COUNT                     0x1
#define HOST1X_SYNC_RDMA_CLID0_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_CLID0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_CLID0_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SHIFT                   _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_FIELD                   _MK_FIELD_CONST(0xf, HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SHIFT)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_RANGE                   3:0
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_WOFFSET                 0x0
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_CPU                     _MK_ENUM_CONST(0)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_DSP                     _MK_ENUM_CONST(1)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_I2S                     _MK_ENUM_CONST(2)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_SD                      _MK_ENUM_CONST(3)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_MPEGE                   _MK_ENUM_CONST(4)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_JPEGE                   _MK_ENUM_CONST(5)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_EPP                     _MK_ENUM_CONST(6)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_VI                      _MK_ENUM_CONST(7)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_I2SB                    _MK_ENUM_CONST(8)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_DSPB                    _MK_ENUM_CONST(9)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_I2SC                    _MK_ENUM_CONST(10)
#define HOST1X_SYNC_RDMA_CLID0_0_RDMA_CLIENTID0_MPEC                    _MK_ENUM_CONST(11)


// Register HOST1X_SYNC_RDMA_BADDR0_0  
#define HOST1X_SYNC_RDMA_BADDR0_0                       _MK_ADDR_CONST(0x8e4)
#define HOST1X_SYNC_RDMA_BADDR0_0_SECURE                        0x0
#define HOST1X_SYNC_RDMA_BADDR0_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_RDMA_BADDR0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_RDMA_BADDR0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_FIELD                     _MK_FIELD_CONST(0x3, HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_SHIFT)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_RANGE                     1:0
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR_LSB0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_SHIFT                 _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_FIELD                 _MK_FIELD_CONST(0x3fffffff, HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_SHIFT)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_RANGE                 31:2
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_WOFFSET                       0x0
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_BADDR0_0_RDMA_BASE_ADDR0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register HOST1X_SYNC_RDMA_DMATRIGGER0_0  
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0                  _MK_ADDR_CONST(0x8e8)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_SECURE                   0x0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_WORD_COUNT                       0x1
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_SHIFT                     _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_SHIFT)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_RANGE                     0:0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_INIT0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_SHIFT                      _MK_SHIFT_CONST(1)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_FIELD                      _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_SHIFT)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_RANGE                      1:1
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_WOFFSET                    0x0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_DEFAULT                    _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_BUF_RDY0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_SHIFT                     _MK_SHIFT_CONST(2)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_FIELD                     _MK_FIELD_CONST(0x1, HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_SHIFT)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_RANGE                     2:2
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_WOFFSET                   0x0
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_DEFAULT                   _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_RDMA_DMATRIGGER0_0_RDMA_LAST_BUF0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2284 [0x8ec] 

// Reserved address 2288 [0x8f0] 

// Reserved address 2292 [0x8f4] 

// Reserved address 2296 [0x8f8] 

// Reserved address 2300 [0x8fc] 

// Reserved address 2304 [0x900] 

// Reserved address 2308 [0x904] 

// Reserved address 2312 [0x908] 

// Reserved address 2316 [0x90c] 

// Reserved address 2320 [0x910] 

// Reserved address 2324 [0x914] 

// Reserved address 2328 [0x918] 

// Reserved address 2332 [0x91c] 

// Reserved address 2336 [0x920] 

// Reserved address 2340 [0x924] 

// Reserved address 2344 [0x928] 

// Reserved address 2348 [0x92c] 

// Reserved address 2352 [0x930] 

// Reserved address 2356 [0x934] 

// Reserved address 2360 [0x938] 

// Reserved address 2364 [0x93c] 

// Reserved address 2368 [0x940] 

// Reserved address 2372 [0x944] 

// Reserved address 2376 [0x948] 

// Register HOST1X_SYNC_CFG_0  
#define HOST1X_SYNC_CFG_0                       _MK_ADDR_CONST(0x94c)
#define HOST1X_SYNC_CFG_0_SECURE                        0x0
#define HOST1X_SYNC_CFG_0_WORD_COUNT                    0x1
#define HOST1X_SYNC_CFG_0_RESET_VAL                     _MK_MASK_CONST(0xff0000)
#define HOST1X_SYNC_CFG_0_RESET_MASK                    _MK_MASK_CONST(0xffff0001)
#define HOST1X_SYNC_CFG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_READ_MASK                     _MK_MASK_CONST(0xffff0001)
#define HOST1X_SYNC_CFG_0_WRITE_MASK                    _MK_MASK_CONST(0xffff0001)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_SHIFT                    _MK_SHIFT_CONST(0)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_FIELD                    _MK_FIELD_CONST(0x1, HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_SHIFT)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_RANGE                    0:0
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_WOFFSET                  0x0
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_DEFAULT                  _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_DISABLE_USE_IDLE_DIV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_SHIFT                   _MK_SHIFT_CONST(16)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_FIELD                   _MK_FIELD_CONST(0xffff, HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_SHIFT)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_RANGE                   31:16
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_WOFFSET                 0x0
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_DEFAULT                 _MK_MASK_CONST(0xff)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define HOST1X_SYNC_CFG_0_IDLE_WAIT_CNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARHOST1X_SYNC_REGS(_op_) \
_op_(HOST1X_SYNC_INTSTATUS_0) \
_op_(HOST1X_SYNC_INTMASK_0) \
_op_(HOST1X_SYNC_INTC0MASK_0) \
_op_(HOST1X_SYNC_INTC1MASK_0) \
_op_(HOST1X_SYNC_HINTSTATUS_0) \
_op_(HOST1X_SYNC_HINTMASK_0) \
_op_(HOST1X_SYNC_HINTSTATUS_EXT_0) \
_op_(HOST1X_SYNC_HINTMASK_EXT_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0) \
_op_(HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0) \
_op_(HOST1X_SYNC_CF0_SETUP_0) \
_op_(HOST1X_SYNC_CF1_SETUP_0) \
_op_(HOST1X_SYNC_CF2_SETUP_0) \
_op_(HOST1X_SYNC_CF3_SETUP_0) \
_op_(HOST1X_SYNC_CF4_SETUP_0) \
_op_(HOST1X_SYNC_CF5_SETUP_0) \
_op_(HOST1X_SYNC_CF6_SETUP_0) \
_op_(HOST1X_SYNC_CF7_SETUP_0) \
_op_(HOST1X_SYNC_CF_SETUPDONE_0) \
_op_(HOST1X_SYNC_CMDPROC_CTRL_0) \
_op_(HOST1X_SYNC_CMDPROC_STAT_0) \
_op_(HOST1X_SYNC_CMDPROC_STOP_0) \
_op_(HOST1X_SYNC_CH_TEARDOWN_0) \
_op_(HOST1X_SYNC_MOD_TEARDOWN_0) \
_op_(HOST1X_SYNC_CH0_STATUS_0) \
_op_(HOST1X_SYNC_CH1_STATUS_0) \
_op_(HOST1X_SYNC_CH2_STATUS_0) \
_op_(HOST1X_SYNC_CH3_STATUS_0) \
_op_(HOST1X_SYNC_CH4_STATUS_0) \
_op_(HOST1X_SYNC_CH5_STATUS_0) \
_op_(HOST1X_SYNC_CH6_STATUS_0) \
_op_(HOST1X_SYNC_CH7_STATUS_0) \
_op_(HOST1X_SYNC_DISPLAY_STATUS_0) \
_op_(HOST1X_SYNC_DISPLAYB_STATUS_0) \
_op_(HOST1X_SYNC_EPP_STATUS_0) \
_op_(HOST1X_SYNC_GR3D_STATUS_0) \
_op_(HOST1X_SYNC_ISP_STATUS_0) \
_op_(HOST1X_SYNC_MPE_STATUS_0) \
_op_(HOST1X_SYNC_TVO_STATUS_0) \
_op_(HOST1X_SYNC_DSI_STATUS_0) \
_op_(HOST1X_SYNC_HDMI_STATUS_0) \
_op_(HOST1X_SYNC_VI_STATUS_0) \
_op_(HOST1X_SYNC_GR2D_STATUS_0) \
_op_(HOST1X_SYNC_DSIB_STATUS_0) \
_op_(HOST1X_SYNC_DIRECT_MODULE_CONFIG_0) \
_op_(HOST1X_SYNC_USEC_CLK_0) \
_op_(HOST1X_SYNC_CTXSW_TIMEOUT_CFG_0) \
_op_(HOST1X_SYNC_INDREG_DMA_CTRL_0) \
_op_(HOST1X_SYNC_CHANNEL_PRIORITY_0) \
_op_(HOST1X_SYNC_CDMA_ASM_TIMEOUT_0) \
_op_(HOST1X_SYNC_CDMA_MISC_0) \
_op_(HOST1X_SYNC_IP_BUSY_TIMEOUT_0) \
_op_(HOST1X_SYNC_IP_READ_TIMEOUT_ADDR_0) \
_op_(HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0) \
_op_(HOST1X_SYNC_MCCIF_THCTRL_0) \
_op_(HOST1X_SYNC_HC_MCCIF_FIFOCTRL_0) \
_op_(HOST1X_SYNC_TIMEOUT_WCOAL_HC_0) \
_op_(HOST1X_SYNC_HWLOCK0_0) \
_op_(HOST1X_SYNC_HWLOCK1_0) \
_op_(HOST1X_SYNC_HWLOCK2_0) \
_op_(HOST1X_SYNC_HWLOCK3_0) \
_op_(HOST1X_SYNC_HWLOCK4_0) \
_op_(HOST1X_SYNC_HWLOCK5_0) \
_op_(HOST1X_SYNC_HWLOCK6_0) \
_op_(HOST1X_SYNC_HWLOCK7_0) \
_op_(HOST1X_SYNC_MLOCK_0_0) \
_op_(HOST1X_SYNC_MLOCK_1_0) \
_op_(HOST1X_SYNC_MLOCK_2_0) \
_op_(HOST1X_SYNC_MLOCK_3_0) \
_op_(HOST1X_SYNC_MLOCK_4_0) \
_op_(HOST1X_SYNC_MLOCK_5_0) \
_op_(HOST1X_SYNC_MLOCK_6_0) \
_op_(HOST1X_SYNC_MLOCK_7_0) \
_op_(HOST1X_SYNC_MLOCK_8_0) \
_op_(HOST1X_SYNC_MLOCK_9_0) \
_op_(HOST1X_SYNC_MLOCK_10_0) \
_op_(HOST1X_SYNC_MLOCK_11_0) \
_op_(HOST1X_SYNC_MLOCK_12_0) \
_op_(HOST1X_SYNC_MLOCK_13_0) \
_op_(HOST1X_SYNC_MLOCK_14_0) \
_op_(HOST1X_SYNC_MLOCK_15_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_0_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_1_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_2_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_3_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_4_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_5_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_6_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_7_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_8_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_9_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_10_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_11_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_12_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_13_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_14_0) \
_op_(HOST1X_SYNC_MLOCK_OWNER_15_0) \
_op_(HOST1X_SYNC_MLOCK_ERROR_0_0) \
_op_(HOST1X_SYNC_SYNCPT_0_0) \
_op_(HOST1X_SYNC_SYNCPT_1_0) \
_op_(HOST1X_SYNC_SYNCPT_2_0) \
_op_(HOST1X_SYNC_SYNCPT_3_0) \
_op_(HOST1X_SYNC_SYNCPT_4_0) \
_op_(HOST1X_SYNC_SYNCPT_5_0) \
_op_(HOST1X_SYNC_SYNCPT_6_0) \
_op_(HOST1X_SYNC_SYNCPT_7_0) \
_op_(HOST1X_SYNC_SYNCPT_8_0) \
_op_(HOST1X_SYNC_SYNCPT_9_0) \
_op_(HOST1X_SYNC_SYNCPT_10_0) \
_op_(HOST1X_SYNC_SYNCPT_11_0) \
_op_(HOST1X_SYNC_SYNCPT_12_0) \
_op_(HOST1X_SYNC_SYNCPT_13_0) \
_op_(HOST1X_SYNC_SYNCPT_14_0) \
_op_(HOST1X_SYNC_SYNCPT_15_0) \
_op_(HOST1X_SYNC_SYNCPT_16_0) \
_op_(HOST1X_SYNC_SYNCPT_17_0) \
_op_(HOST1X_SYNC_SYNCPT_18_0) \
_op_(HOST1X_SYNC_SYNCPT_19_0) \
_op_(HOST1X_SYNC_SYNCPT_20_0) \
_op_(HOST1X_SYNC_SYNCPT_21_0) \
_op_(HOST1X_SYNC_SYNCPT_22_0) \
_op_(HOST1X_SYNC_SYNCPT_23_0) \
_op_(HOST1X_SYNC_SYNCPT_24_0) \
_op_(HOST1X_SYNC_SYNCPT_25_0) \
_op_(HOST1X_SYNC_SYNCPT_26_0) \
_op_(HOST1X_SYNC_SYNCPT_27_0) \
_op_(HOST1X_SYNC_SYNCPT_28_0) \
_op_(HOST1X_SYNC_SYNCPT_29_0) \
_op_(HOST1X_SYNC_SYNCPT_30_0) \
_op_(HOST1X_SYNC_SYNCPT_31_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_0_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_1_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_2_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_3_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_4_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_5_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_6_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_7_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_8_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_9_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_10_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_11_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_12_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_13_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_14_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_15_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_16_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_17_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_18_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_19_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_20_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_21_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_22_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_23_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_24_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_25_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_26_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_27_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_28_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_29_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_30_0) \
_op_(HOST1X_SYNC_SYNCPT_INT_THRESH_31_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_0_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_1_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_2_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_3_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_4_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_5_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_6_0) \
_op_(HOST1X_SYNC_SYNCPT_BASE_7_0) \
_op_(HOST1X_SYNC_SYNCPT_CPU_INCR_0) \
_op_(HOST1X_SYNC_CBREAD0_0) \
_op_(HOST1X_SYNC_CBREAD1_0) \
_op_(HOST1X_SYNC_CBREAD2_0) \
_op_(HOST1X_SYNC_CBREAD3_0) \
_op_(HOST1X_SYNC_CBREAD4_0) \
_op_(HOST1X_SYNC_CBREAD5_0) \
_op_(HOST1X_SYNC_CBREAD6_0) \
_op_(HOST1X_SYNC_CBREAD7_0) \
_op_(HOST1X_SYNC_REGF_DATA_0) \
_op_(HOST1X_SYNC_REGF_ADDR_0) \
_op_(HOST1X_SYNC_WAITOVR_0) \
_op_(HOST1X_SYNC_CFPEEK_CTRL_0) \
_op_(HOST1X_SYNC_CFPEEK_READ_0) \
_op_(HOST1X_SYNC_CFPEEK_PTRS_0) \
_op_(HOST1X_SYNC_CBSTAT0_0) \
_op_(HOST1X_SYNC_CBSTAT1_0) \
_op_(HOST1X_SYNC_CBSTAT2_0) \
_op_(HOST1X_SYNC_CBSTAT3_0) \
_op_(HOST1X_SYNC_CBSTAT4_0) \
_op_(HOST1X_SYNC_CBSTAT5_0) \
_op_(HOST1X_SYNC_CBSTAT6_0) \
_op_(HOST1X_SYNC_CBSTAT7_0) \
_op_(HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0) \
_op_(HOST1X_SYNC_CDMA_STATS_WORDS_DISCARDED_0) \
_op_(HOST1X_SYNC_RDMA_MISC_0) \
_op_(HOST1X_SYNC_RDMA_ARB_COUNT_0) \
_op_(HOST1X_SYNC_RDMA_CONFIG_0) \
_op_(HOST1X_SYNC_RDMA_WRAP_0) \
_op_(HOST1X_SYNC_RDMA_STATUS0_0) \
_op_(HOST1X_SYNC_RDMA_BUFFER_THRESHOLD0_0) \
_op_(HOST1X_SYNC_RDMA_CONF0_0) \
_op_(HOST1X_SYNC_RDMA_SWAP0_0) \
_op_(HOST1X_SYNC_RDMA_LINE0_0) \
_op_(HOST1X_SYNC_RDMA_CLID0_0) \
_op_(HOST1X_SYNC_RDMA_BADDR0_0) \
_op_(HOST1X_SYNC_RDMA_DMATRIGGER0_0) \
_op_(HOST1X_SYNC_CFG_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_HOST1X_SYNC        0x00000000

//
// ARHOST1X_SYNC REGISTER BANKS
//

#define HOST1X_SYNC0_FIRST_REG 0x0000 // HOST1X_SYNC_INTSTATUS_0
#define HOST1X_SYNC0_LAST_REG 0x000c // HOST1X_SYNC_INTC1MASK_0
#define HOST1X_SYNC1_FIRST_REG 0x0020 // HOST1X_SYNC_HINTSTATUS_0
#define HOST1X_SYNC1_LAST_REG 0x002c // HOST1X_SYNC_HINTMASK_EXT_0
#define HOST1X_SYNC2_FIRST_REG 0x0040 // HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0
#define HOST1X_SYNC2_LAST_REG 0x0040 // HOST1X_SYNC_SYNCPT_THRESH_CPU0_INT_STATUS_0
#define HOST1X_SYNC3_FIRST_REG 0x0048 // HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0
#define HOST1X_SYNC3_LAST_REG 0x0048 // HOST1X_SYNC_SYNCPT_THRESH_CPU1_INT_STATUS_0
#define HOST1X_SYNC4_FIRST_REG 0x0050 // HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_0_0
#define HOST1X_SYNC4_LAST_REG 0x0054 // HOST1X_SYNC_SYNCPT_THRESH_INT_MASK_1_0
#define HOST1X_SYNC5_FIRST_REG 0x0060 // HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0
#define HOST1X_SYNC5_LAST_REG 0x0060 // HOST1X_SYNC_SYNCPT_THRESH_INT_DISABLE_0
#define HOST1X_SYNC6_FIRST_REG 0x0068 // HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0
#define HOST1X_SYNC6_LAST_REG 0x0068 // HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU0_0
#define HOST1X_SYNC7_FIRST_REG 0x0070 // HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0
#define HOST1X_SYNC7_LAST_REG 0x0070 // HOST1X_SYNC_SYNCPT_THRESH_INT_ENABLE_CPU1_0
#define HOST1X_SYNC8_FIRST_REG 0x0080 // HOST1X_SYNC_CF0_SETUP_0
#define HOST1X_SYNC8_LAST_REG 0x0104 // HOST1X_SYNC_DSIB_STATUS_0
#define HOST1X_SYNC9_FIRST_REG 0x01a0 // HOST1X_SYNC_DIRECT_MODULE_CONFIG_0
#define HOST1X_SYNC9_LAST_REG 0x01c4 // HOST1X_SYNC_IP_WRITE_TIMEOUT_ADDR_0
#define HOST1X_SYNC10_FIRST_REG 0x01d8 // HOST1X_SYNC_MCCIF_THCTRL_0
#define HOST1X_SYNC10_LAST_REG 0x01e0 // HOST1X_SYNC_TIMEOUT_WCOAL_HC_0
#define HOST1X_SYNC11_FIRST_REG 0x0280 // HOST1X_SYNC_HWLOCK0_0
#define HOST1X_SYNC11_LAST_REG 0x029c // HOST1X_SYNC_HWLOCK7_0
#define HOST1X_SYNC12_FIRST_REG 0x02c0 // HOST1X_SYNC_MLOCK_0_0
#define HOST1X_SYNC12_LAST_REG 0x02fc // HOST1X_SYNC_MLOCK_15_0
#define HOST1X_SYNC13_FIRST_REG 0x0340 // HOST1X_SYNC_MLOCK_OWNER_0_0
#define HOST1X_SYNC13_LAST_REG 0x037c // HOST1X_SYNC_MLOCK_OWNER_15_0
#define HOST1X_SYNC14_FIRST_REG 0x03c0 // HOST1X_SYNC_MLOCK_ERROR_0_0
#define HOST1X_SYNC14_LAST_REG 0x03c0 // HOST1X_SYNC_MLOCK_ERROR_0_0
#define HOST1X_SYNC15_FIRST_REG 0x0400 // HOST1X_SYNC_SYNCPT_0_0
#define HOST1X_SYNC15_LAST_REG 0x047c // HOST1X_SYNC_SYNCPT_31_0
#define HOST1X_SYNC16_FIRST_REG 0x0500 // HOST1X_SYNC_SYNCPT_INT_THRESH_0_0
#define HOST1X_SYNC16_LAST_REG 0x057c // HOST1X_SYNC_SYNCPT_INT_THRESH_31_0
#define HOST1X_SYNC17_FIRST_REG 0x0600 // HOST1X_SYNC_SYNCPT_BASE_0_0
#define HOST1X_SYNC17_LAST_REG 0x061c // HOST1X_SYNC_SYNCPT_BASE_7_0
#define HOST1X_SYNC18_FIRST_REG 0x0700 // HOST1X_SYNC_SYNCPT_CPU_INCR_0
#define HOST1X_SYNC18_LAST_REG 0x0700 // HOST1X_SYNC_SYNCPT_CPU_INCR_0
#define HOST1X_SYNC19_FIRST_REG 0x0720 // HOST1X_SYNC_CBREAD0_0
#define HOST1X_SYNC19_LAST_REG 0x0774 // HOST1X_SYNC_CBSTAT7_0
#define HOST1X_SYNC20_FIRST_REG 0x0898 // HOST1X_SYNC_CDMA_STATS_WORDS_FETCHED_0
#define HOST1X_SYNC20_LAST_REG 0x08a0 // HOST1X_SYNC_RDMA_MISC_0
#define HOST1X_SYNC21_FIRST_REG 0x08c0 // HOST1X_SYNC_RDMA_ARB_COUNT_0
#define HOST1X_SYNC21_LAST_REG 0x08e8 // HOST1X_SYNC_RDMA_DMATRIGGER0_0
#define HOST1X_SYNC22_FIRST_REG 0x094c // HOST1X_SYNC_CFG_0
#define HOST1X_SYNC22_LAST_REG 0x094c // HOST1X_SYNC_CFG_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARHOST1X_SYNC_H_INC_
