Time resolution is 1 ps
WARNING: File litedram_core.init referenced on C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_rvfpga/test_rvfpga.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
WARNING: File mem_1.init referenced on C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_rvfpga/test_rvfpga.srcs/sources_1/imports/src/SweRVolfSoC/SweRVEh1CoreComplex/lib/beh_lib.sv at line 196 cannot be opened for reading. Please ensure that this file is available in the current working directory.
Block Memory Generator module testbench.UUT.swervolf.intercon.interconnect_i.axi_interconnect_0.s03_couplers.auto_us_df.inst.\gen_upsizer.gen_full_upsizer.axi_upsizer_inst .\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst .w_buffer.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.UUT.swervolf.intercon.interconnect_i.axi_interconnect_0.s04_couplers.auto_us_df.inst.\gen_upsizer.gen_full_upsizer.axi_upsizer_inst .\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst .w_buffer.\native_mem_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
XilinxAXIVIP: Found at Path: testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst
Preloading testbench.UUT.swervolf.bootrom.ram from boot_main.mem
ERROR: 1275 ns testbench.UUT.swervolf.intercon.interconnect_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
______DONE_____
Executing Axi4 End Of Simulation checks
$finish called at time : 6615 ns : File "C:/Users/MSI/Rui/MSc_Dissertation/SoC/RVfpgaXilinxIntercon/test_rvfpga/test_rvfpga.srcs/sim_1/new/testbench.sv" Line 173
