cocci_test_suite() {
	uint32_t *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 96 */;
	struct dmcu **cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 906 */;
	struct dmcu *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 828 */;
	const struct dce_dmcu_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 826 */;
	const struct dce_dmcu_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 825 */;
	const struct dce_dmcu_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 824 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 823 */;
	struct dce_dmcu *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 822 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 821 */;
	const struct dmcu_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 782 */;
	const char *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 70 */;
	unsigned int cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 69 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 62 */;
	struct dce_dmcu cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 38 */;
	const struct dc_config *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 373 */;
	unsigned int *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 315 */;
	union dce_dmcu_psr_config_data_wait_loop_reg1 cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 290 */;
	union dce_dmcu_psr_config_data_reg3 cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 169 */;
	union dce_dmcu_psr_config_data_reg2 cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 168 */;
	union dce_dmcu_psr_config_data_reg1 cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 167 */;
	struct psr_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 160 */;
	struct dc_link *cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 159 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dce/dce_dmcu.c 126 */;
}
