Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc6slx9csg324-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst mpu6050.mhs 

Parse C:/Users/Pc/Documents/VHDL/mpu6050/mpu6050.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 3 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_04_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40040000-0x40040fff) Display16x2	axi4lite_0
  (0x40600000-0x40603fff) USB_Uart	axi4lite_0
  (0x40800000-0x40800fff) I2C	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
ERROR:EDK:4098 - IPNAME: bram_block, INSTANCE: microblaze_0_bram_block - Memory
   of data width 32-bit and memory size 128-kBytes does not fit in a fixed size.
    
   Only the following memory configurations are supported:
   -----------------------------------------------------------------------
                   |    Memory (kBytes)        |    Memory (kBytes)      |
     Architecture  |      32-bit data          |      64-bit data        |
                   |      byte-write           |      byte-write         |
   -----------------------------------------------------------------------
   Spartan-3       |      8 16 32 64           |      16 32 64 128       |
   Spartan-3A      |    2 4 8 16 32 64         |    4 8 16 32 64 128     |
   Spartan-3ADSP   |    2 4 8 16 32 64         |    4 8 16 32 64 128     |
   Spartan-3E      |      8 16 32 64           |      16 32 64 128       |
   Spartan-6       |    2 4 8 16 32 64         |    4 8 16 32 64 128     |
   Virtex-4        |  2 4 8 16 32 64 128       |  4 8 16 32 64 128 256   |
   Virtex-5        | 4 8 16 32 64 128 256      | 8 16 32 64 128 256 512  |
   Virtex-6        | 4 8 16 32 64 128 256      | 8 16 32 64 128 256 512  |
   Virtex-7        | 4 8 16 32 64 128 256      | 8 16 32 64 128 256 512  |
   Kintex-7        | 4 8 16 32 64 128 256      | 8 16 32 64 128 256 512  |
   -----------------------------------------------------------------------
                   |    Memory (kBytes)        |
     Architecture  |     128-bit data          |
                   |      byte-write           |
   ---------------------------------------------
   Spartan-3       |          ------           |
   Spartan-3A      |          ------           |
   Spartan-3ADSP   |          ------           |
   Spartan-3E      |          ------           |
   Spartan-6       |     8 16 32 64 128 256    |
   Virtex-4        |          ------           |
   Virtex-5        |          ------           |
   Virtex-6        | 16 32 64 128 256 512 1024 |
   Virtex-7        | 16 32 64 128 256 512 1024 |
   Kintex-7        | 16 32 64 128 256 512 1024 |
   ---------------------------------------------

    - C:\Users\Pc\Documents\VHDL\mpu6050\mpu6050.mhs line 79 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 
ERROR:EDK:440 - platgen failed with errors!
