###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       148657   # Number of WRITE/WRITEP commands
num_reads_done                 =      1329217   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1047215   # Number of read row buffer hits
num_read_cmds                  =      1329212   # Number of READ/READP commands
num_writes_done                =       148688   # Number of read requests issued
num_write_row_hits             =       105608   # Number of write row buffer hits
num_act_cmds                   =       327177   # Number of ACT commands
num_pre_cmds                   =       327151   # Number of PRE commands
num_ondemand_pres              =       303325   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9563267   # Cyles of rank active rank.0
rank_active_cycles.1           =      9306693   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       436733   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       693307   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1403341   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27054   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6907   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4447   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5077   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2473   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2224   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2078   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          928   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          832   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22557   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =           59   # Write cmd latency (cycles)
write_latency[40-59]           =           72   # Write cmd latency (cycles)
write_latency[60-79]           =          143   # Write cmd latency (cycles)
write_latency[80-99]           =          210   # Write cmd latency (cycles)
write_latency[100-119]         =          317   # Write cmd latency (cycles)
write_latency[120-139]         =          474   # Write cmd latency (cycles)
write_latency[140-159]         =          676   # Write cmd latency (cycles)
write_latency[160-179]         =         1074   # Write cmd latency (cycles)
write_latency[180-199]         =         1529   # Write cmd latency (cycles)
write_latency[200-]            =       144090   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       340595   # Read request latency (cycles)
read_latency[40-59]            =       132237   # Read request latency (cycles)
read_latency[60-79]            =       137847   # Read request latency (cycles)
read_latency[80-99]            =        85686   # Read request latency (cycles)
read_latency[100-119]          =        70222   # Read request latency (cycles)
read_latency[120-139]          =        62594   # Read request latency (cycles)
read_latency[140-159]          =        50101   # Read request latency (cycles)
read_latency[160-179]          =        42313   # Read request latency (cycles)
read_latency[180-199]          =        36730   # Read request latency (cycles)
read_latency[200-]             =       370886   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.42096e+08   # Write energy
read_energy                    =  5.35938e+09   # Read energy
act_energy                     =  8.95156e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.09632e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.32787e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96748e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80738e+09   # Active standby energy rank.1
average_read_latency           =      197.815   # Average read request latency (cycles)
average_interarrival           =      6.76622   # Average request interarrival latency (cycles)
total_energy                   =  2.00186e+10   # Total energy (pJ)
average_power                  =      2001.86   # Average power (mW)
average_bandwidth              =      12.6115   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       146042   # Number of WRITE/WRITEP commands
num_reads_done                 =      1366866   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1092772   # Number of read row buffer hits
num_read_cmds                  =      1366863   # Number of READ/READP commands
num_writes_done                =       146058   # Number of read requests issued
num_write_row_hits             =       101366   # Number of write row buffer hits
num_act_cmds                   =       320694   # Number of ACT commands
num_pre_cmds                   =       320669   # Number of PRE commands
num_ondemand_pres              =       295886   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9474186   # Cyles of rank active rank.0
rank_active_cycles.1           =      9423425   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       525814   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       576575   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1438288   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27104   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         6657   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4440   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5153   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2526   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2261   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2083   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          948   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          921   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22565   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =           67   # Write cmd latency (cycles)
write_latency[40-59]           =           69   # Write cmd latency (cycles)
write_latency[60-79]           =          120   # Write cmd latency (cycles)
write_latency[80-99]           =          205   # Write cmd latency (cycles)
write_latency[100-119]         =          315   # Write cmd latency (cycles)
write_latency[120-139]         =          525   # Write cmd latency (cycles)
write_latency[140-159]         =          770   # Write cmd latency (cycles)
write_latency[160-179]         =         1108   # Write cmd latency (cycles)
write_latency[180-199]         =         1603   # Write cmd latency (cycles)
write_latency[200-]            =       141247   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       359035   # Read request latency (cycles)
read_latency[40-59]            =       143264   # Read request latency (cycles)
read_latency[60-79]            =       147796   # Read request latency (cycles)
read_latency[80-99]            =        92350   # Read request latency (cycles)
read_latency[100-119]          =        76158   # Read request latency (cycles)
read_latency[120-139]          =        66533   # Read request latency (cycles)
read_latency[140-159]          =        53418   # Read request latency (cycles)
read_latency[160-179]          =        44631   # Read request latency (cycles)
read_latency[180-199]          =        37616   # Read request latency (cycles)
read_latency[200-]             =       346057   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.29042e+08   # Write energy
read_energy                    =  5.51119e+09   # Read energy
act_energy                     =  8.77419e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.52391e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.76756e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.91189e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88022e+09   # Active standby energy rank.1
average_read_latency           =      178.502   # Average read request latency (cycles)
average_interarrival           =      6.60956   # Average request interarrival latency (cycles)
total_energy                   =  2.01436e+10   # Total energy (pJ)
average_power                  =      2014.36   # Average power (mW)
average_bandwidth              =      12.9103   # Average bandwidth
