# Cache-Simulation-in-VHDL
This consists of a simulation of direct mapping in cache using VHDL
