From 43a09beeb1af9f187b6e8536c42b5ba92b86d087 Mon Sep 17 00:00:00 2001
From: Robert Nelson <robertcnelson@gmail.com>
Date: Fri, 18 Feb 2022 16:38:16 -0600
Subject: [PATCH 06/15] Revert "phy: cadence: Sierra: Fix to get correct parent
 for mux clocks"

This reverts commit fddd833d34557b80b24a28ccc6b453f05ce44f56.

Signed-off-by: Robert Nelson <robertcnelson@gmail.com>
---
 drivers/phy/cadence/phy-cadence-sierra.c | 31 ++++--------------------
 1 file changed, 5 insertions(+), 26 deletions(-)

diff --git a/drivers/phy/cadence/phy-cadence-sierra.c b/drivers/phy/cadence/phy-cadence-sierra.c
index abdbc6ebd5a8..728abd14aa79 100644
--- a/drivers/phy/cadence/phy-cadence-sierra.c
+++ b/drivers/phy/cadence/phy-cadence-sierra.c
@@ -257,10 +257,7 @@ static const int pll_mux_parent_index[][SIERRA_NUM_CMN_PLLC_PARENTS] = {
 	[CMN_PLLLC1] = { PLL1_REFCLK, PLL0_REFCLK },
 };
 
-static u32 cdns_sierra_pll_mux_table[][SIERRA_NUM_CMN_PLLC_PARENTS] = {
-	[CMN_PLLLC] = { 0, 1 },
-	[CMN_PLLLC1] = { 1, 0 },
-};
+static u32 cdns_sierra_pll_mux_table[] = { 0, 1 };
 
 enum cdns_sierra_phy_type {
 	TYPE_NONE,
@@ -570,25 +567,11 @@ static const struct phy_ops ops = {
 static u8 cdns_sierra_pll_mux_get_parent(struct clk_hw *hw)
 {
 	struct cdns_sierra_pll_mux *mux = to_cdns_sierra_pll_mux(hw);
-	struct regmap_field *plllc1en_field = mux->plllc1en_field;
-	struct regmap_field *termen_field = mux->termen_field;
 	struct regmap_field *field = mux->pfdclk_sel_preg;
 	unsigned int val;
-	int index;
 
 	regmap_field_read(field, &val);
-
-	if (strstr(clk_hw_get_name(hw), clk_names[CDNS_SIERRA_PLL_CMNLC1])) {
-		index = clk_mux_val_to_index(hw, cdns_sierra_pll_mux_table[CMN_PLLLC1], 0, val);
-		if (index == 1) {
-			regmap_field_write(plllc1en_field, 1);
-			regmap_field_write(termen_field, 1);
-		}
-	} else {
-		index = clk_mux_val_to_index(hw, cdns_sierra_pll_mux_table[CMN_PLLLC], 0, val);
-	}
-
-	return index;
+	return clk_mux_val_to_index(hw, cdns_sierra_pll_mux_table, 0, val);
 }
 
 static int cdns_sierra_pll_mux_set_parent(struct clk_hw *hw, u8 index)
@@ -606,11 +589,7 @@ static int cdns_sierra_pll_mux_set_parent(struct clk_hw *hw, u8 index)
 		ret |= regmap_field_write(termen_field, 1);
 	}
 
-	if (strstr(clk_hw_get_name(hw), clk_names[CDNS_SIERRA_PLL_CMNLC1]))
-		val = cdns_sierra_pll_mux_table[CMN_PLLLC1][index];
-	else
-		val = cdns_sierra_pll_mux_table[CMN_PLLLC][index];
-
+	val = cdns_sierra_pll_mux_table[index];
 	ret |= regmap_field_write(field, val);
 
 	return ret;
@@ -648,8 +627,8 @@ static int cdns_sierra_pll_mux_register(struct cdns_sierra_phy *sp,
 	for (i = 0; i < num_parents; i++) {
 		clk = sp->input_clks[pll_mux_parent_index[clk_index][i]];
 		if (IS_ERR_OR_NULL(clk)) {
-			dev_err(dev, "No parent clock for PLL mux clocks\n");
-			return IS_ERR(clk) ? PTR_ERR(clk) : -ENOENT;
+			dev_err(dev, "No parent clock for derived_refclk\n");
+			return PTR_ERR(clk);
 		}
 		parent_names[i] = __clk_get_name(clk);
 	}
-- 
2.30.2

