# do /usr/local/lib/python3.6/dist-packages/vunit/tcl_read_eval_loop.tcl
# vsim -wlf /home/tluigimm/Desktop/faculdade/Elementos\ de\ Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/test_output/lib.tb_flipflopd.all_7cd4f0a30ec078deb9c790d31313e1e49355c443/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_flipflopd(tb) -L vunit_lib -L lib -g/tb_flipflopd/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/vunit_out/test_output/lib.tb_flipflopd.all_7cd4f0a30ec078deb9c790d31313e1e49355c443/,tb path : /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/,use_color : true" 
# Start time: 21:56:37 on Mar 26,2019
# ** Warning: Design size of 20878 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Error: Falha em teste: 2
#    Time: 600 ps  Iteration: 0  Process: /tb_flipflopd/main File: /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd
# Break in Process main at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd line 57
# Stopped at /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd line 57
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/tluigimm/Desktop/faculdade/Elementos de Sistemas/Z01.1-Aperture/Projetos/E-LogicaSequencial/tests/tst/tb_FlipFlopD.vhd 57 return [address 0xf6c3c506] Process main
# 
# 
# Surrounding code from 'see' command
#   52 : 		assert(outQ = '1')  report "Falha em teste: 1" severity error;
#   53 : 
#   54 : 		-- Teste: 2
#   55 : 		inD <= '0'; inClear <= '0'; inPreset <= '1';
#   56 :     wait until inClock'event and inClock='0';
# ->57 : 		assert(outQ = '1')  report "Falha em teste: 2" severity error;
#   58 : 
#   59 : 		-- Teste: 3
#   60 : 		inD <= '0'; inClear <= '0'; inPreset <= '0';
#   61 :     wait until inClock'event and inClock='0';
# 
# End time: 21:56:39 on Mar 26,2019, Elapsed time: 0:00:02
# Errors: 1, Warnings: 2
