#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008fa050 .scope module, "half_adder" "half_adder" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "cout"
o00000000028260a8 .functor BUFZ 1, C4<z>; HiZ drive
o00000000028260d8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000000009a45a0 .functor XOR 1, o00000000028260a8, o00000000028260d8, C4<0>, C4<0>;
L_00000000009a47d0 .functor AND 1, o00000000028260a8, o00000000028260d8, C4<1>, C4<1>;
v00000000009a9f40_0 .net "a", 0 0, o00000000028260a8;  0 drivers
v00000000009abca0_0 .net "b", 0 0, o00000000028260d8;  0 drivers
v00000000009ac420_0 .net "cout", 0 0, L_00000000009a47d0;  1 drivers
v00000000009ac1a0_0 .net "sum", 0 0, L_00000000009a45a0;  1 drivers
S_00000000008fa1d0 .scope module, "subtract_32_bit_tb" "subtract_32_bit_tb" 3 3;
 .timescale 0 0;
v0000000002892a80_0 .var/s "a", 31 0;
v0000000002892e40_0 .var/s "b", 31 0;
v00000000028923a0_0 .net "cout", 0 0, L_00000000028e18c0;  1 drivers
v00000000028910e0_0 .net/s "sum", 31 0, L_00000000028e16e0;  1 drivers
S_00000000008f6c90 .scope module, "s1" "subtract_32_bit" 3 10, 4 7 0, S_00000000008fa1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "sum"
    .port_info 3 /OUTPUT 1 "cout"
v0000000002893200_0 .net/s "a", 31 0, v0000000002892a80_0;  1 drivers
v0000000002892080_0 .net/s "b", 31 0, v0000000002892e40_0;  1 drivers
L_0000000002895788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002892620_0 .net "cin", 0 0, L_0000000002895788;  1 drivers
v0000000002892d00_0 .net "cout", 0 0, L_00000000028e18c0;  alias, 1 drivers
v00000000028921c0_0 .net/s "sum", 31 0, L_00000000028e16e0;  alias, 1 drivers
v0000000002892440_0 .net "temp_invert", 31 0, L_0000000002894e20;  1 drivers
L_0000000002892120 .part v0000000002892e40_0, 0, 1;
L_0000000002891180 .part v0000000002892e40_0, 1, 1;
L_0000000002892300 .part v0000000002892e40_0, 2, 1;
L_0000000002890fa0 .part v0000000002892e40_0, 3, 1;
L_00000000028932a0 .part v0000000002892e40_0, 4, 1;
L_00000000028935c0 .part v0000000002892e40_0, 5, 1;
L_0000000002892b20 .part v0000000002892e40_0, 6, 1;
L_0000000002893660 .part v0000000002892e40_0, 7, 1;
L_00000000028928a0 .part v0000000002892e40_0, 8, 1;
L_0000000002893700 .part v0000000002892e40_0, 9, 1;
L_0000000002891040 .part v0000000002892e40_0, 10, 1;
L_0000000002892da0 .part v0000000002892e40_0, 11, 1;
L_0000000002892800 .part v0000000002892e40_0, 12, 1;
L_0000000002891540 .part v0000000002892e40_0, 13, 1;
L_00000000028912c0 .part v0000000002892e40_0, 14, 1;
L_0000000002891a40 .part v0000000002892e40_0, 15, 1;
L_0000000002892c60 .part v0000000002892e40_0, 16, 1;
L_0000000002893160 .part v0000000002892e40_0, 17, 1;
L_0000000002891680 .part v0000000002892e40_0, 18, 1;
L_0000000002891860 .part v0000000002892e40_0, 19, 1;
L_0000000002891900 .part v0000000002892e40_0, 20, 1;
L_0000000002891f40 .part v0000000002892e40_0, 21, 1;
L_0000000002893e80 .part v0000000002892e40_0, 22, 1;
L_00000000028942e0 .part v0000000002892e40_0, 23, 1;
L_0000000002894ce0 .part v0000000002892e40_0, 24, 1;
L_0000000002894380 .part v0000000002892e40_0, 25, 1;
L_0000000002894a60 .part v0000000002892e40_0, 26, 1;
L_00000000028944c0 .part v0000000002892e40_0, 27, 1;
L_0000000002894740 .part v0000000002892e40_0, 28, 1;
L_0000000002894240 .part v0000000002892e40_0, 29, 1;
L_0000000002894d80 .part v0000000002892e40_0, 30, 1;
L_0000000002894c40 .part v0000000002892e40_0, 31, 1;
LS_0000000002894e20_0_0 .concat8 [ 1 1 1 1], L_00000000028926c0, L_0000000002891220, L_0000000002892760, L_0000000002893480;
LS_0000000002894e20_0_4 .concat8 [ 1 1 1 1], L_0000000002891720, L_0000000002893520, L_0000000002893340, L_0000000002891c20;
LS_0000000002894e20_0_8 .concat8 [ 1 1 1 1], L_0000000002891d60, L_00000000028915e0, L_0000000002892bc0, L_00000000028914a0;
LS_0000000002894e20_0_12 .concat8 [ 1 1 1 1], L_0000000002892f80, L_0000000002892260, L_0000000002891ea0, L_0000000002891360;
LS_0000000002894e20_0_16 .concat8 [ 1 1 1 1], L_0000000002893020, L_00000000028930c0, L_0000000002891400, L_00000000028917c0;
LS_0000000002894e20_0_20 .concat8 [ 1 1 1 1], L_0000000002891ae0, L_0000000002891e00, L_0000000002893ca0, L_00000000028937a0;
LS_0000000002894e20_0_24 .concat8 [ 1 1 1 1], L_0000000002893a20, L_0000000002894420, L_0000000002893f20, L_0000000002893fc0;
LS_0000000002894e20_0_28 .concat8 [ 1 1 1 1], L_0000000002893d40, L_0000000002894560, L_0000000002894060, L_0000000002894100;
LS_0000000002894e20_1_0 .concat8 [ 4 4 4 4], LS_0000000002894e20_0_0, LS_0000000002894e20_0_4, LS_0000000002894e20_0_8, LS_0000000002894e20_0_12;
LS_0000000002894e20_1_4 .concat8 [ 4 4 4 4], LS_0000000002894e20_0_16, LS_0000000002894e20_0_20, LS_0000000002894e20_0_24, LS_0000000002894e20_0_28;
L_0000000002894e20 .concat8 [ 16 16 0 0], LS_0000000002894e20_1_0, LS_0000000002894e20_1_4;
S_00000000008f6e10 .scope module, "add2" "adder_32_bit" 4 23, 2 18 0, S_00000000008f6c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 32 "sum"
    .port_info 4 /OUTPUT 1 "cout"
v0000000002883690_0 .net "a", 31 0, v0000000002892a80_0;  alias, 1 drivers
v0000000002883e10_0 .net "b", 31 0, L_0000000002894e20;  alias, 1 drivers
v0000000002883c30_0 .net "carry", 31 0, L_00000000028e1c80;  1 drivers
v0000000002884770_0 .net "cin", 0 0, L_0000000002895788;  alias, 1 drivers
v0000000002884270_0 .net "cout", 0 0, L_00000000028e18c0;  alias, 1 drivers
v0000000002884630_0 .net "sum", 31 0, L_00000000028e16e0;  alias, 1 drivers
L_0000000002893840 .part v0000000002892a80_0, 1, 1;
L_00000000028938e0 .part L_0000000002894e20, 1, 1;
L_0000000002894b00 .part L_00000000028e1c80, 0, 1;
L_00000000028941a0 .part v0000000002892a80_0, 2, 1;
L_00000000028949c0 .part L_0000000002894e20, 2, 1;
L_0000000002894600 .part L_00000000028e1c80, 1, 1;
L_00000000028946a0 .part v0000000002892a80_0, 3, 1;
L_00000000028947e0 .part L_0000000002894e20, 3, 1;
L_0000000002894880 .part L_00000000028e1c80, 2, 1;
L_0000000002894920 .part v0000000002892a80_0, 4, 1;
L_0000000002894ba0 .part L_0000000002894e20, 4, 1;
L_0000000002893980 .part L_00000000028e1c80, 3, 1;
L_0000000002893ac0 .part v0000000002892a80_0, 5, 1;
L_0000000002893b60 .part L_0000000002894e20, 5, 1;
L_0000000002893c00 .part L_00000000028e1c80, 4, 1;
L_0000000002893de0 .part v0000000002892a80_0, 6, 1;
L_00000000028e7540 .part L_0000000002894e20, 6, 1;
L_00000000028e7040 .part L_00000000028e1c80, 5, 1;
L_00000000028e7e00 .part v0000000002892a80_0, 7, 1;
L_00000000028e6aa0 .part L_0000000002894e20, 7, 1;
L_00000000028e7860 .part L_00000000028e1c80, 6, 1;
L_00000000028e66e0 .part v0000000002892a80_0, 8, 1;
L_00000000028e6780 .part L_0000000002894e20, 8, 1;
L_00000000028e5f60 .part L_00000000028e1c80, 7, 1;
L_00000000028e5ce0 .part v0000000002892a80_0, 9, 1;
L_00000000028e5e20 .part L_0000000002894e20, 9, 1;
L_00000000028e74a0 .part L_00000000028e1c80, 8, 1;
L_00000000028e5d80 .part v0000000002892a80_0, 10, 1;
L_00000000028e6b40 .part L_0000000002894e20, 10, 1;
L_00000000028e75e0 .part L_00000000028e1c80, 9, 1;
L_00000000028e5ec0 .part v0000000002892a80_0, 11, 1;
L_00000000028e7cc0 .part L_0000000002894e20, 11, 1;
L_00000000028e5b00 .part L_00000000028e1c80, 10, 1;
L_00000000028e7b80 .part v0000000002892a80_0, 12, 1;
L_00000000028e6be0 .part L_0000000002894e20, 12, 1;
L_00000000028e6140 .part L_00000000028e1c80, 11, 1;
L_00000000028e65a0 .part v0000000002892a80_0, 13, 1;
L_00000000028e6c80 .part L_0000000002894e20, 13, 1;
L_00000000028e7220 .part L_00000000028e1c80, 12, 1;
L_00000000028e6000 .part v0000000002892a80_0, 14, 1;
L_00000000028e6820 .part L_0000000002894e20, 14, 1;
L_00000000028e6960 .part L_00000000028e1c80, 13, 1;
L_00000000028e68c0 .part v0000000002892a80_0, 15, 1;
L_00000000028e7ea0 .part L_0000000002894e20, 15, 1;
L_00000000028e7f40 .part L_00000000028e1c80, 14, 1;
L_00000000028e72c0 .part v0000000002892a80_0, 16, 1;
L_00000000028e6fa0 .part L_0000000002894e20, 16, 1;
L_00000000028e60a0 .part L_00000000028e1c80, 15, 1;
L_00000000028e5920 .part v0000000002892a80_0, 17, 1;
L_00000000028e6280 .part L_0000000002894e20, 17, 1;
L_00000000028e6d20 .part L_00000000028e1c80, 16, 1;
L_00000000028e70e0 .part v0000000002892a80_0, 18, 1;
L_00000000028e7c20 .part L_0000000002894e20, 18, 1;
L_00000000028e7a40 .part L_00000000028e1c80, 17, 1;
L_00000000028e7fe0 .part v0000000002892a80_0, 19, 1;
L_00000000028e7680 .part L_0000000002894e20, 19, 1;
L_00000000028e6a00 .part L_00000000028e1c80, 18, 1;
L_00000000028e7d60 .part v0000000002892a80_0, 20, 1;
L_00000000028e5a60 .part L_0000000002894e20, 20, 1;
L_00000000028e59c0 .part L_00000000028e1c80, 19, 1;
L_00000000028e7360 .part v0000000002892a80_0, 21, 1;
L_00000000028e6dc0 .part L_0000000002894e20, 21, 1;
L_00000000028e6e60 .part L_00000000028e1c80, 20, 1;
L_00000000028e6f00 .part v0000000002892a80_0, 22, 1;
L_00000000028e7180 .part L_0000000002894e20, 22, 1;
L_00000000028e7400 .part L_00000000028e1c80, 21, 1;
L_00000000028e5ba0 .part v0000000002892a80_0, 23, 1;
L_00000000028e7720 .part L_0000000002894e20, 23, 1;
L_00000000028e77c0 .part L_00000000028e1c80, 22, 1;
L_00000000028e7900 .part v0000000002892a80_0, 24, 1;
L_00000000028e6320 .part L_0000000002894e20, 24, 1;
L_00000000028e6460 .part L_00000000028e1c80, 23, 1;
L_00000000028e79a0 .part v0000000002892a80_0, 25, 1;
L_00000000028e7ae0 .part L_0000000002894e20, 25, 1;
L_00000000028e8080 .part L_00000000028e1c80, 24, 1;
L_00000000028e5c40 .part v0000000002892a80_0, 26, 1;
L_00000000028e61e0 .part L_0000000002894e20, 26, 1;
L_00000000028e63c0 .part L_00000000028e1c80, 25, 1;
L_00000000028e6500 .part v0000000002892a80_0, 27, 1;
L_00000000028e6640 .part L_0000000002894e20, 27, 1;
L_00000000028e84e0 .part L_00000000028e1c80, 26, 1;
L_00000000028e8120 .part v0000000002892a80_0, 28, 1;
L_00000000028e8800 .part L_0000000002894e20, 28, 1;
L_00000000028e8300 .part L_00000000028e1c80, 27, 1;
L_00000000028e81c0 .part v0000000002892a80_0, 29, 1;
L_00000000028e86c0 .part L_0000000002894e20, 29, 1;
L_00000000028e8760 .part L_00000000028e1c80, 28, 1;
L_00000000028e83a0 .part v0000000002892a80_0, 30, 1;
L_00000000028e8440 .part L_0000000002894e20, 30, 1;
L_00000000028e8260 .part L_00000000028e1c80, 29, 1;
L_00000000028e8580 .part v0000000002892a80_0, 31, 1;
L_00000000028e8620 .part L_0000000002894e20, 31, 1;
L_00000000028e2d60 .part L_00000000028e1c80, 30, 1;
L_00000000028e2e00 .part v0000000002892a80_0, 0, 1;
L_00000000028e24a0 .part L_0000000002894e20, 0, 1;
LS_00000000028e16e0_0_0 .concat8 [ 1 1 1 1], L_00000000028ed1c0, L_00000000009a4680, L_00000000009a4ca0, L_00000000028ddd90;
LS_00000000028e16e0_0_4 .concat8 [ 1 1 1 1], L_00000000028de2d0, L_00000000028dd8c0, L_00000000028ddee0, L_00000000028de260;
LS_00000000028e16e0_0_8 .concat8 [ 1 1 1 1], L_00000000028ddaf0, L_00000000028e8c20, L_00000000028e8fa0, L_00000000028e9550;
LS_00000000028e16e0_0_12 .concat8 [ 1 1 1 1], L_00000000028e9160, L_00000000028e9710, L_00000000028e8de0, L_00000000028ea100;
LS_00000000028e16e0_0_16 .concat8 [ 1 1 1 1], L_00000000028ea2c0, L_00000000028ea330, L_00000000028ea1e0, L_00000000028e9d10;
LS_00000000028e16e0_0_20 .concat8 [ 1 1 1 1], L_00000000028e9ed0, L_00000000028ec200, L_00000000028ebda0, L_00000000028ec740;
LS_00000000028e16e0_0_24 .concat8 [ 1 1 1 1], L_00000000028eb470, L_00000000028eb860, L_00000000028ec120, L_00000000028ebef0;
LS_00000000028e16e0_0_28 .concat8 [ 1 1 1 1], L_00000000028ec430, L_00000000028ec6d0, L_00000000028eb4e0, L_00000000028eb710;
LS_00000000028e16e0_1_0 .concat8 [ 4 4 4 4], LS_00000000028e16e0_0_0, LS_00000000028e16e0_0_4, LS_00000000028e16e0_0_8, LS_00000000028e16e0_0_12;
LS_00000000028e16e0_1_4 .concat8 [ 4 4 4 4], LS_00000000028e16e0_0_16, LS_00000000028e16e0_0_20, LS_00000000028e16e0_0_24, LS_00000000028e16e0_0_28;
L_00000000028e16e0 .concat8 [ 16 16 0 0], LS_00000000028e16e0_1_0, LS_00000000028e16e0_1_4;
LS_00000000028e1c80_0_0 .concat8 [ 1 1 1 1], L_00000000028f2920, L_00000000009a4bc0, L_00000000009a4060, L_00000000028dd9a0;
LS_00000000028e1c80_0_4 .concat8 [ 1 1 1 1], L_00000000028de030, L_00000000028de340, L_00000000028de0a0, L_00000000028de650;
LS_00000000028e1c80_0_8 .concat8 [ 1 1 1 1], L_00000000028ddc40, L_00000000028e8f30, L_00000000028e9010, L_00000000028e95c0;
LS_00000000028e1c80_0_12 .concat8 [ 1 1 1 1], L_00000000028e9630, L_00000000028e97f0, L_00000000028e9d80, L_00000000028eab80;
LS_00000000028e1c80_0_16 .concat8 [ 1 1 1 1], L_00000000028ea790, L_00000000028ea9c0, L_00000000028ea720, L_00000000028eaa30;
LS_00000000028e1c80_0_20 .concat8 [ 1 1 1 1], L_00000000028ec9e0, L_00000000028ec890, L_00000000028eb780, L_00000000028eccf0;
LS_00000000028e1c80_0_24 .concat8 [ 1 1 1 1], L_00000000028ecac0, L_00000000028ec3c0, L_00000000028ebe80, L_00000000028ec0b0;
LS_00000000028e1c80_0_28 .concat8 [ 1 1 1 1], L_00000000028ec5f0, L_00000000028ecba0, L_00000000028eb550, L_00000000028ed150;
LS_00000000028e1c80_1_0 .concat8 [ 4 4 4 4], LS_00000000028e1c80_0_0, LS_00000000028e1c80_0_4, LS_00000000028e1c80_0_8, LS_00000000028e1c80_0_12;
LS_00000000028e1c80_1_4 .concat8 [ 4 4 4 4], LS_00000000028e1c80_0_16, LS_00000000028e1c80_0_20, LS_00000000028e1c80_0_24, LS_00000000028e1c80_0_28;
L_00000000028e1c80 .concat8 [ 16 16 0 0], LS_00000000028e1c80_1_0, LS_00000000028e1c80_1_4;
L_00000000028e18c0 .part L_00000000028e1c80, 31, 1;
S_00000000008f4e30 .scope module, "fa0" "full_adder" 2 25, 2 9 0, S_00000000008f6e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ed0e0 .functor XOR 1, L_0000000002895788, L_00000000028e2e00, C4<0>, C4<0>;
L_00000000028ed1c0 .functor XOR 1, L_00000000028ed0e0, L_00000000028e24a0, C4<0>, C4<0>;
L_00000000028ed230 .functor XOR 1, L_00000000028e2e00, L_00000000028e24a0, C4<0>, C4<0>;
L_00000000028ed2a0 .functor AND 1, L_0000000002895788, L_00000000028ed230, C4<1>, C4<1>;
L_00000000028f2450 .functor AND 1, L_00000000028e2e00, L_00000000028e24a0, C4<1>, C4<1>;
L_00000000028f2920 .functor OR 1, L_00000000028ed2a0, L_00000000028f2450, C4<0>, C4<0>;
v00000000009ab2a0_0 .net *"_s0", 0 0, L_00000000028ed0e0;  1 drivers
v00000000009abde0_0 .net *"_s4", 0 0, L_00000000028ed230;  1 drivers
v00000000009aa9e0_0 .net *"_s6", 0 0, L_00000000028ed2a0;  1 drivers
v00000000009aabc0_0 .net *"_s8", 0 0, L_00000000028f2450;  1 drivers
v00000000009aac60_0 .net "a", 0 0, L_00000000028e2e00;  1 drivers
v00000000009ab020_0 .net "b", 0 0, L_00000000028e24a0;  1 drivers
v00000000009a9fe0_0 .net "cin", 0 0, L_0000000002895788;  alias, 1 drivers
v00000000009aa1c0_0 .net "cout", 0 0, L_00000000028f2920;  1 drivers
v00000000009aa440_0 .net "sum", 0 0, L_00000000028ed1c0;  1 drivers
S_00000000008f4fb0 .scope generate, "genblk1[1]" "genblk1[1]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1980 .param/l "i" 0 2 27, +C4<01>;
S_00000000008f6230 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000008f4fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000009a4610 .functor XOR 1, L_0000000002894b00, L_0000000002893840, C4<0>, C4<0>;
L_00000000009a4680 .functor XOR 1, L_00000000009a4610, L_00000000028938e0, C4<0>, C4<0>;
L_00000000009a46f0 .functor XOR 1, L_0000000002893840, L_00000000028938e0, C4<0>, C4<0>;
L_00000000009a4a70 .functor AND 1, L_0000000002894b00, L_00000000009a46f0, C4<1>, C4<1>;
L_00000000009a4ae0 .functor AND 1, L_0000000002893840, L_00000000028938e0, C4<1>, C4<1>;
L_00000000009a4bc0 .functor OR 1, L_00000000009a4a70, L_00000000009a4ae0, C4<0>, C4<0>;
v00000000009aa260_0 .net *"_s0", 0 0, L_00000000009a4610;  1 drivers
v00000000009aae40_0 .net *"_s4", 0 0, L_00000000009a46f0;  1 drivers
v00000000009aad00_0 .net *"_s6", 0 0, L_00000000009a4a70;  1 drivers
v00000000009ac4c0_0 .net *"_s8", 0 0, L_00000000009a4ae0;  1 drivers
v00000000009ab980_0 .net "a", 0 0, L_0000000002893840;  1 drivers
v00000000009aada0_0 .net "b", 0 0, L_00000000028938e0;  1 drivers
v00000000009ab5c0_0 .net "cin", 0 0, L_0000000002894b00;  1 drivers
v00000000009aa580_0 .net "cout", 0 0, L_00000000009a4bc0;  1 drivers
v00000000009abac0_0 .net "sum", 0 0, L_00000000009a4680;  1 drivers
S_00000000008f63b0 .scope generate, "genblk1[2]" "genblk1[2]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1480 .param/l "i" 0 2 27, +C4<010>;
S_00000000008a67b0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000008f63b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000009a3dc0 .functor XOR 1, L_0000000002894600, L_00000000028941a0, C4<0>, C4<0>;
L_00000000009a4ca0 .functor XOR 1, L_00000000009a3dc0, L_00000000028949c0, C4<0>, C4<0>;
L_00000000009a3f10 .functor XOR 1, L_00000000028941a0, L_00000000028949c0, C4<0>, C4<0>;
L_00000000009a3f80 .functor AND 1, L_0000000002894600, L_00000000009a3f10, C4<1>, C4<1>;
L_00000000009a3ff0 .functor AND 1, L_00000000028941a0, L_00000000028949c0, C4<1>, C4<1>;
L_00000000009a4060 .functor OR 1, L_00000000009a3f80, L_00000000009a3ff0, C4<0>, C4<0>;
v00000000009ac240_0 .net *"_s0", 0 0, L_00000000009a3dc0;  1 drivers
v00000000009ac060_0 .net *"_s4", 0 0, L_00000000009a3f10;  1 drivers
v00000000009ab340_0 .net *"_s6", 0 0, L_00000000009a3f80;  1 drivers
v00000000009aaa80_0 .net *"_s8", 0 0, L_00000000009a3ff0;  1 drivers
v00000000009ab0c0_0 .net "a", 0 0, L_00000000028941a0;  1 drivers
v00000000009abf20_0 .net "b", 0 0, L_00000000028949c0;  1 drivers
v00000000009aa620_0 .net "cin", 0 0, L_0000000002894600;  1 drivers
v00000000009ab660_0 .net "cout", 0 0, L_00000000009a4060;  1 drivers
v00000000009a9e00_0 .net "sum", 0 0, L_00000000009a4ca0;  1 drivers
S_00000000008a6930 .scope generate, "genblk1[3]" "genblk1[3]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1080 .param/l "i" 0 2 27, +C4<011>;
S_0000000002878020 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000008a6930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000009a40d0 .functor XOR 1, L_0000000002894880, L_00000000028946a0, C4<0>, C4<0>;
L_00000000028ddd90 .functor XOR 1, L_00000000009a40d0, L_00000000028947e0, C4<0>, C4<0>;
L_00000000028ddd20 .functor XOR 1, L_00000000028946a0, L_00000000028947e0, C4<0>, C4<0>;
L_00000000028dd930 .functor AND 1, L_0000000002894880, L_00000000028ddd20, C4<1>, C4<1>;
L_00000000028de570 .functor AND 1, L_00000000028946a0, L_00000000028947e0, C4<1>, C4<1>;
L_00000000028dd9a0 .functor OR 1, L_00000000028dd930, L_00000000028de570, C4<0>, C4<0>;
v00000000009aa6c0_0 .net *"_s0", 0 0, L_00000000009a40d0;  1 drivers
v00000000009aa760_0 .net *"_s4", 0 0, L_00000000028ddd20;  1 drivers
v00000000009aa800_0 .net *"_s6", 0 0, L_00000000028dd930;  1 drivers
v00000000009aa8a0_0 .net *"_s8", 0 0, L_00000000028de570;  1 drivers
v00000000009ab160_0 .net "a", 0 0, L_00000000028946a0;  1 drivers
v00000000009aa940_0 .net "b", 0 0, L_00000000028947e0;  1 drivers
v00000000009ab200_0 .net "cin", 0 0, L_0000000002894880;  1 drivers
v00000000009ac2e0_0 .net "cout", 0 0, L_00000000028dd9a0;  1 drivers
v00000000009abb60_0 .net "sum", 0 0, L_00000000028ddd90;  1 drivers
S_00000000028781a0 .scope generate, "genblk1[4]" "genblk1[4]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1d00 .param/l "i" 0 2 27, +C4<0100>;
S_0000000002878320 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000028781a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ddfc0 .functor XOR 1, L_0000000002893980, L_0000000002894920, C4<0>, C4<0>;
L_00000000028de2d0 .functor XOR 1, L_00000000028ddfc0, L_0000000002894ba0, C4<0>, C4<0>;
L_00000000028ddbd0 .functor XOR 1, L_0000000002894920, L_0000000002894ba0, C4<0>, C4<0>;
L_00000000028de500 .functor AND 1, L_0000000002893980, L_00000000028ddbd0, C4<1>, C4<1>;
L_00000000028dd7e0 .functor AND 1, L_0000000002894920, L_0000000002894ba0, C4<1>, C4<1>;
L_00000000028de030 .functor OR 1, L_00000000028de500, L_00000000028dd7e0, C4<0>, C4<0>;
v00000000009ab7a0_0 .net *"_s0", 0 0, L_00000000028ddfc0;  1 drivers
v00000000009ab3e0_0 .net *"_s4", 0 0, L_00000000028ddbd0;  1 drivers
v00000000009ab480_0 .net *"_s6", 0 0, L_00000000028de500;  1 drivers
v00000000009ab700_0 .net *"_s8", 0 0, L_00000000028dd7e0;  1 drivers
v00000000009ab840_0 .net "a", 0 0, L_0000000002894920;  1 drivers
v00000000009ab8e0_0 .net "b", 0 0, L_0000000002894ba0;  1 drivers
v00000000009abc00_0 .net "cin", 0 0, L_0000000002893980;  1 drivers
v00000000009ac560_0 .net "cout", 0 0, L_00000000028de030;  1 drivers
v00000000009abd40_0 .net "sum", 0 0, L_00000000028de2d0;  1 drivers
S_00000000028784a0 .scope generate, "genblk1[5]" "genblk1[5]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1540 .param/l "i" 0 2 27, +C4<0101>;
S_0000000002878620 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000028784a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ddcb0 .functor XOR 1, L_0000000002893c00, L_0000000002893ac0, C4<0>, C4<0>;
L_00000000028dd8c0 .functor XOR 1, L_00000000028ddcb0, L_0000000002893b60, C4<0>, C4<0>;
L_00000000028dda10 .functor XOR 1, L_0000000002893ac0, L_0000000002893b60, C4<0>, C4<0>;
L_00000000028de5e0 .functor AND 1, L_0000000002893c00, L_00000000028dda10, C4<1>, C4<1>;
L_00000000028dde70 .functor AND 1, L_0000000002893ac0, L_0000000002893b60, C4<1>, C4<1>;
L_00000000028de340 .functor OR 1, L_00000000028de5e0, L_00000000028dde70, C4<0>, C4<0>;
v00000000009abe80_0 .net *"_s0", 0 0, L_00000000028ddcb0;  1 drivers
v00000000009abfc0_0 .net *"_s4", 0 0, L_00000000028dda10;  1 drivers
v00000000009ac380_0 .net *"_s6", 0 0, L_00000000028de5e0;  1 drivers
v00000000009a9ea0_0 .net *"_s8", 0 0, L_00000000028dde70;  1 drivers
v00000000009ad6e0_0 .net "a", 0 0, L_0000000002893ac0;  1 drivers
v00000000009ace20_0 .net "b", 0 0, L_0000000002893b60;  1 drivers
v00000000009acec0_0 .net "cin", 0 0, L_0000000002893c00;  1 drivers
v00000000009ad820_0 .net "cout", 0 0, L_00000000028de340;  1 drivers
v00000000009ac9c0_0 .net "sum", 0 0, L_00000000028dd8c0;  1 drivers
S_00000000028787a0 .scope generate, "genblk1[6]" "genblk1[6]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1380 .param/l "i" 0 2 27, +C4<0110>;
S_0000000002878920 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000028787a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028de490 .functor XOR 1, L_00000000028e7040, L_0000000002893de0, C4<0>, C4<0>;
L_00000000028ddee0 .functor XOR 1, L_00000000028de490, L_00000000028e7540, C4<0>, C4<0>;
L_00000000028de1f0 .functor XOR 1, L_0000000002893de0, L_00000000028e7540, C4<0>, C4<0>;
L_00000000028ddf50 .functor AND 1, L_00000000028e7040, L_00000000028de1f0, C4<1>, C4<1>;
L_00000000028de3b0 .functor AND 1, L_0000000002893de0, L_00000000028e7540, C4<1>, C4<1>;
L_00000000028de0a0 .functor OR 1, L_00000000028ddf50, L_00000000028de3b0, C4<0>, C4<0>;
v00000000009ad780_0 .net *"_s0", 0 0, L_00000000028de490;  1 drivers
v00000000009acf60_0 .net *"_s4", 0 0, L_00000000028de1f0;  1 drivers
v00000000009aca60_0 .net *"_s6", 0 0, L_00000000028ddf50;  1 drivers
v00000000009ad000_0 .net *"_s8", 0 0, L_00000000028de3b0;  1 drivers
v00000000009acce0_0 .net "a", 0 0, L_0000000002893de0;  1 drivers
v00000000009ad0a0_0 .net "b", 0 0, L_00000000028e7540;  1 drivers
v00000000009acba0_0 .net "cin", 0 0, L_00000000028e7040;  1 drivers
v00000000009ac880_0 .net "cout", 0 0, L_00000000028de0a0;  1 drivers
v00000000009ac740_0 .net "sum", 0 0, L_00000000028ddee0;  1 drivers
S_00000000028790f0 .scope generate, "genblk1[7]" "genblk1[7]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a14c0 .param/l "i" 0 2 27, +C4<0111>;
S_0000000002879870 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000028790f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028dde00 .functor XOR 1, L_00000000028e7860, L_00000000028e7e00, C4<0>, C4<0>;
L_00000000028de260 .functor XOR 1, L_00000000028dde00, L_00000000028e6aa0, C4<0>, C4<0>;
L_00000000028de110 .functor XOR 1, L_00000000028e7e00, L_00000000028e6aa0, C4<0>, C4<0>;
L_00000000028de420 .functor AND 1, L_00000000028e7860, L_00000000028de110, C4<1>, C4<1>;
L_00000000028dda80 .functor AND 1, L_00000000028e7e00, L_00000000028e6aa0, C4<1>, C4<1>;
L_00000000028de650 .functor OR 1, L_00000000028de420, L_00000000028dda80, C4<0>, C4<0>;
v00000000009adbe0_0 .net *"_s0", 0 0, L_00000000028dde00;  1 drivers
v00000000009ad140_0 .net *"_s4", 0 0, L_00000000028de110;  1 drivers
v00000000009ac920_0 .net *"_s6", 0 0, L_00000000028de420;  1 drivers
v00000000009ad1e0_0 .net *"_s8", 0 0, L_00000000028dda80;  1 drivers
v00000000009ada00_0 .net "a", 0 0, L_00000000028e7e00;  1 drivers
v00000000009ad320_0 .net "b", 0 0, L_00000000028e6aa0;  1 drivers
v00000000009acb00_0 .net "cin", 0 0, L_00000000028e7860;  1 drivers
v00000000009ad8c0_0 .net "cout", 0 0, L_00000000028de650;  1 drivers
v00000000009ad280_0 .net "sum", 0 0, L_00000000028de260;  1 drivers
S_0000000002878c70 .scope generate, "genblk1[8]" "genblk1[8]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1500 .param/l "i" 0 2 27, +C4<01000>;
S_0000000002878df0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002878c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028dd850 .functor XOR 1, L_00000000028e5f60, L_00000000028e66e0, C4<0>, C4<0>;
L_00000000028ddaf0 .functor XOR 1, L_00000000028dd850, L_00000000028e6780, C4<0>, C4<0>;
L_00000000028de180 .functor XOR 1, L_00000000028e66e0, L_00000000028e6780, C4<0>, C4<0>;
L_00000000028de6c0 .functor AND 1, L_00000000028e5f60, L_00000000028de180, C4<1>, C4<1>;
L_00000000028ddb60 .functor AND 1, L_00000000028e66e0, L_00000000028e6780, C4<1>, C4<1>;
L_00000000028ddc40 .functor OR 1, L_00000000028de6c0, L_00000000028ddb60, C4<0>, C4<0>;
v00000000009ad500_0 .net *"_s0", 0 0, L_00000000028dd850;  1 drivers
v00000000009ac7e0_0 .net *"_s4", 0 0, L_00000000028de180;  1 drivers
v00000000009ac600_0 .net *"_s6", 0 0, L_00000000028de6c0;  1 drivers
v00000000009ad3c0_0 .net *"_s8", 0 0, L_00000000028ddb60;  1 drivers
v00000000009adc80_0 .net "a", 0 0, L_00000000028e66e0;  1 drivers
v00000000009ac6a0_0 .net "b", 0 0, L_00000000028e6780;  1 drivers
v00000000009ad460_0 .net "cin", 0 0, L_00000000028e5f60;  1 drivers
v00000000009ad960_0 .net "cout", 0 0, L_00000000028ddc40;  1 drivers
v00000000009acc40_0 .net "sum", 0 0, L_00000000028ddaf0;  1 drivers
S_0000000002878f70 .scope generate, "genblk1[9]" "genblk1[9]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1780 .param/l "i" 0 2 27, +C4<01001>;
S_0000000002879270 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002878f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028e9390 .functor XOR 1, L_00000000028e74a0, L_00000000028e5ce0, C4<0>, C4<0>;
L_00000000028e8c20 .functor XOR 1, L_00000000028e9390, L_00000000028e5e20, C4<0>, C4<0>;
L_00000000028e9a20 .functor XOR 1, L_00000000028e5ce0, L_00000000028e5e20, C4<0>, C4<0>;
L_00000000028e99b0 .functor AND 1, L_00000000028e74a0, L_00000000028e9a20, C4<1>, C4<1>;
L_00000000028e91d0 .functor AND 1, L_00000000028e5ce0, L_00000000028e5e20, C4<1>, C4<1>;
L_00000000028e8f30 .functor OR 1, L_00000000028e99b0, L_00000000028e91d0, C4<0>, C4<0>;
v00000000009ad5a0_0 .net *"_s0", 0 0, L_00000000028e9390;  1 drivers
v00000000009acd80_0 .net *"_s4", 0 0, L_00000000028e9a20;  1 drivers
v00000000009ad640_0 .net *"_s6", 0 0, L_00000000028e99b0;  1 drivers
v00000000009adaa0_0 .net *"_s8", 0 0, L_00000000028e91d0;  1 drivers
v00000000009adb40_0 .net "a", 0 0, L_00000000028e5ce0;  1 drivers
v000000000097feb0_0 .net "b", 0 0, L_00000000028e5e20;  1 drivers
v000000000097f2d0_0 .net "cin", 0 0, L_00000000028e74a0;  1 drivers
v000000000097fa50_0 .net "cout", 0 0, L_00000000028e8f30;  1 drivers
v000000000097f5f0_0 .net "sum", 0 0, L_00000000028e8c20;  1 drivers
S_00000000028793f0 .scope generate, "genblk1[10]" "genblk1[10]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a17c0 .param/l "i" 0 2 27, +C4<01010>;
S_0000000002878af0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000028793f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028e9080 .functor XOR 1, L_00000000028e75e0, L_00000000028e5d80, C4<0>, C4<0>;
L_00000000028e8fa0 .functor XOR 1, L_00000000028e9080, L_00000000028e6b40, C4<0>, C4<0>;
L_00000000028e9470 .functor XOR 1, L_00000000028e5d80, L_00000000028e6b40, C4<0>, C4<0>;
L_00000000028e8d70 .functor AND 1, L_00000000028e75e0, L_00000000028e9470, C4<1>, C4<1>;
L_00000000028e8b40 .functor AND 1, L_00000000028e5d80, L_00000000028e6b40, C4<1>, C4<1>;
L_00000000028e9010 .functor OR 1, L_00000000028e8d70, L_00000000028e8b40, C4<0>, C4<0>;
v000000000097ee70_0 .net *"_s0", 0 0, L_00000000028e9080;  1 drivers
v000000000097e3d0_0 .net *"_s4", 0 0, L_00000000028e9470;  1 drivers
v000000000097e830_0 .net *"_s6", 0 0, L_00000000028e8d70;  1 drivers
v000000000097e5b0_0 .net *"_s8", 0 0, L_00000000028e8b40;  1 drivers
v000000000097ec90_0 .net "a", 0 0, L_00000000028e5d80;  1 drivers
v000000000097ed30_0 .net "b", 0 0, L_00000000028e6b40;  1 drivers
v000000000098fc70_0 .net "cin", 0 0, L_00000000028e75e0;  1 drivers
v0000000000991390_0 .net "cout", 0 0, L_00000000028e9010;  1 drivers
v00000000009900d0_0 .net "sum", 0 0, L_00000000028e8fa0;  1 drivers
S_0000000002879570 .scope generate, "genblk1[11]" "genblk1[11]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a19c0 .param/l "i" 0 2 27, +C4<01011>;
S_00000000028796f0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002879570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028e9320 .functor XOR 1, L_00000000028e5b00, L_00000000028e5ec0, C4<0>, C4<0>;
L_00000000028e9550 .functor XOR 1, L_00000000028e9320, L_00000000028e7cc0, C4<0>, C4<0>;
L_00000000028e94e0 .functor XOR 1, L_00000000028e5ec0, L_00000000028e7cc0, C4<0>, C4<0>;
L_00000000028e9400 .functor AND 1, L_00000000028e5b00, L_00000000028e94e0, C4<1>, C4<1>;
L_00000000028e8bb0 .functor AND 1, L_00000000028e5ec0, L_00000000028e7cc0, C4<1>, C4<1>;
L_00000000028e95c0 .functor OR 1, L_00000000028e9400, L_00000000028e8bb0, C4<0>, C4<0>;
v0000000000991430_0 .net *"_s0", 0 0, L_00000000028e9320;  1 drivers
v00000000009916b0_0 .net *"_s4", 0 0, L_00000000028e94e0;  1 drivers
v00000000009908f0_0 .net *"_s6", 0 0, L_00000000028e9400;  1 drivers
v0000000000990b70_0 .net *"_s8", 0 0, L_00000000028e8bb0;  1 drivers
v00000000009917f0_0 .net "a", 0 0, L_00000000028e5ec0;  1 drivers
v000000000098fa90_0 .net "b", 0 0, L_00000000028e7cc0;  1 drivers
v0000000000990350_0 .net "cin", 0 0, L_00000000028e5b00;  1 drivers
v0000000000960300_0 .net "cout", 0 0, L_00000000028e95c0;  1 drivers
v0000000000960080_0 .net "sum", 0 0, L_00000000028e9550;  1 drivers
S_000000000287b780 .scope generate, "genblk1[12]" "genblk1[12]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a0fc0 .param/l "i" 0 2 27, +C4<01100>;
S_000000000287a280 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_000000000287b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028e90f0 .functor XOR 1, L_00000000028e6140, L_00000000028e7b80, C4<0>, C4<0>;
L_00000000028e9160 .functor XOR 1, L_00000000028e90f0, L_00000000028e6be0, C4<0>, C4<0>;
L_00000000028e98d0 .functor XOR 1, L_00000000028e7b80, L_00000000028e6be0, C4<0>, C4<0>;
L_00000000028e9940 .functor AND 1, L_00000000028e6140, L_00000000028e98d0, C4<1>, C4<1>;
L_00000000028e92b0 .functor AND 1, L_00000000028e7b80, L_00000000028e6be0, C4<1>, C4<1>;
L_00000000028e9630 .functor OR 1, L_00000000028e9940, L_00000000028e92b0, C4<0>, C4<0>;
v00000000009603a0_0 .net *"_s0", 0 0, L_00000000028e90f0;  1 drivers
v00000000009604e0_0 .net *"_s4", 0 0, L_00000000028e98d0;  1 drivers
v0000000000960800_0 .net *"_s6", 0 0, L_00000000028e9940;  1 drivers
v000000000095ef00_0 .net *"_s8", 0 0, L_00000000028e92b0;  1 drivers
v000000000095f4a0_0 .net "a", 0 0, L_00000000028e7b80;  1 drivers
v0000000000960940_0 .net "b", 0 0, L_00000000028e6be0;  1 drivers
v000000000095ec80_0 .net "cin", 0 0, L_00000000028e6140;  1 drivers
v000000000096d9b0_0 .net "cout", 0 0, L_00000000028e9630;  1 drivers
v000000000096d5f0_0 .net "sum", 0 0, L_00000000028e9160;  1 drivers
S_000000000287b000 .scope generate, "genblk1[13]" "genblk1[13]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1a00 .param/l "i" 0 2 27, +C4<01101>;
S_000000000287ab80 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_000000000287b000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028e8c90 .functor XOR 1, L_00000000028e7220, L_00000000028e65a0, C4<0>, C4<0>;
L_00000000028e9710 .functor XOR 1, L_00000000028e8c90, L_00000000028e6c80, C4<0>, C4<0>;
L_00000000028e9240 .functor XOR 1, L_00000000028e65a0, L_00000000028e6c80, C4<0>, C4<0>;
L_00000000028e96a0 .functor AND 1, L_00000000028e7220, L_00000000028e9240, C4<1>, C4<1>;
L_00000000028e9780 .functor AND 1, L_00000000028e65a0, L_00000000028e6c80, C4<1>, C4<1>;
L_00000000028e97f0 .functor OR 1, L_00000000028e96a0, L_00000000028e9780, C4<0>, C4<0>;
v000000000096da50_0 .net *"_s0", 0 0, L_00000000028e8c90;  1 drivers
v000000000096daf0_0 .net *"_s4", 0 0, L_00000000028e9240;  1 drivers
v000000000096db90_0 .net *"_s6", 0 0, L_00000000028e96a0;  1 drivers
v000000000096dd70_0 .net *"_s8", 0 0, L_00000000028e9780;  1 drivers
v000000000096deb0_0 .net "a", 0 0, L_00000000028e65a0;  1 drivers
v000000000096e590_0 .net "b", 0 0, L_00000000028e6c80;  1 drivers
v000000000096e6d0_0 .net "cin", 0 0, L_00000000028e7220;  1 drivers
v0000000000987b30_0 .net "cout", 0 0, L_00000000028e97f0;  1 drivers
v00000000009880d0_0 .net "sum", 0 0, L_00000000028e9710;  1 drivers
S_000000000287a400 .scope generate, "genblk1[14]" "genblk1[14]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1b40 .param/l "i" 0 2 27, +C4<01110>;
S_000000000287aa00 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_000000000287a400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028e9860 .functor XOR 1, L_00000000028e6960, L_00000000028e6000, C4<0>, C4<0>;
L_00000000028e8de0 .functor XOR 1, L_00000000028e9860, L_00000000028e6820, C4<0>, C4<0>;
L_00000000028e8d00 .functor XOR 1, L_00000000028e6000, L_00000000028e6820, C4<0>, C4<0>;
L_00000000028e8ec0 .functor AND 1, L_00000000028e6960, L_00000000028e8d00, C4<1>, C4<1>;
L_00000000028e8e50 .functor AND 1, L_00000000028e6000, L_00000000028e6820, C4<1>, C4<1>;
L_00000000028e9d80 .functor OR 1, L_00000000028e8ec0, L_00000000028e8e50, C4<0>, C4<0>;
v0000000000988210_0 .net *"_s0", 0 0, L_00000000028e9860;  1 drivers
v0000000000988490_0 .net *"_s4", 0 0, L_00000000028e8d00;  1 drivers
v0000000000988670_0 .net *"_s6", 0 0, L_00000000028e8ec0;  1 drivers
v00000000009885d0_0 .net *"_s8", 0 0, L_00000000028e8e50;  1 drivers
v0000000000986af0_0 .net "a", 0 0, L_00000000028e6000;  1 drivers
v0000000000986cd0_0 .net "b", 0 0, L_00000000028e6820;  1 drivers
v00000000009a3b10_0 .net "cin", 0 0, L_00000000028e6960;  1 drivers
v00000000009a1db0_0 .net "cout", 0 0, L_00000000028e9d80;  1 drivers
v00000000009a28f0_0 .net "sum", 0 0, L_00000000028e8de0;  1 drivers
S_000000000287b900 .scope generate, "genblk1[15]" "genblk1[15]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a0e40 .param/l "i" 0 2 27, +C4<01111>;
S_000000000287ae80 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_000000000287b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ea640 .functor XOR 1, L_00000000028e7f40, L_00000000028e68c0, C4<0>, C4<0>;
L_00000000028ea100 .functor XOR 1, L_00000000028ea640, L_00000000028e7ea0, C4<0>, C4<0>;
L_00000000028ea560 .functor XOR 1, L_00000000028e68c0, L_00000000028e7ea0, C4<0>, C4<0>;
L_00000000028ea410 .functor AND 1, L_00000000028e7f40, L_00000000028ea560, C4<1>, C4<1>;
L_00000000028eab10 .functor AND 1, L_00000000028e68c0, L_00000000028e7ea0, C4<1>, C4<1>;
L_00000000028eab80 .functor OR 1, L_00000000028ea410, L_00000000028eab10, C4<0>, C4<0>;
v00000000009a1f90_0 .net *"_s0", 0 0, L_00000000028ea640;  1 drivers
v00000000009a2cb0_0 .net *"_s4", 0 0, L_00000000028ea560;  1 drivers
v00000000009a2e90_0 .net *"_s6", 0 0, L_00000000028ea410;  1 drivers
v00000000009a2f30_0 .net *"_s8", 0 0, L_00000000028eab10;  1 drivers
v00000000009a2fd0_0 .net "a", 0 0, L_00000000028e68c0;  1 drivers
v000000000094c850_0 .net "b", 0 0, L_00000000028e7ea0;  1 drivers
v000000000094bbd0_0 .net "cin", 0 0, L_00000000028e7f40;  1 drivers
v000000000094ae10_0 .net "cout", 0 0, L_00000000028eab80;  1 drivers
v000000000094af50_0 .net "sum", 0 0, L_00000000028ea100;  1 drivers
S_000000000287ad00 .scope generate, "genblk1[16]" "genblk1[16]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1bc0 .param/l "i" 0 2 27, +C4<010000>;
S_000000000287b180 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_000000000287ad00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028e9e60 .functor XOR 1, L_00000000028e60a0, L_00000000028e72c0, C4<0>, C4<0>;
L_00000000028ea2c0 .functor XOR 1, L_00000000028e9e60, L_00000000028e6fa0, C4<0>, C4<0>;
L_00000000028ea250 .functor XOR 1, L_00000000028e72c0, L_00000000028e6fa0, C4<0>, C4<0>;
L_00000000028e9ca0 .functor AND 1, L_00000000028e60a0, L_00000000028ea250, C4<1>, C4<1>;
L_00000000028ea8e0 .functor AND 1, L_00000000028e72c0, L_00000000028e6fa0, C4<1>, C4<1>;
L_00000000028ea790 .functor OR 1, L_00000000028e9ca0, L_00000000028ea8e0, C4<0>, C4<0>;
v0000000000915fc0_0 .net *"_s0", 0 0, L_00000000028e9e60;  1 drivers
v00000000009171e0_0 .net *"_s4", 0 0, L_00000000028ea250;  1 drivers
v000000000287db00_0 .net *"_s6", 0 0, L_00000000028e9ca0;  1 drivers
v000000000287c2a0_0 .net *"_s8", 0 0, L_00000000028ea8e0;  1 drivers
v000000000287de20_0 .net "a", 0 0, L_00000000028e72c0;  1 drivers
v000000000287cc00_0 .net "b", 0 0, L_00000000028e6fa0;  1 drivers
v000000000287dba0_0 .net "cin", 0 0, L_00000000028e60a0;  1 drivers
v000000000287dc40_0 .net "cout", 0 0, L_00000000028ea790;  1 drivers
v000000000287d740_0 .net "sum", 0 0, L_00000000028ea2c0;  1 drivers
S_000000000287a580 .scope generate, "genblk1[17]" "genblk1[17]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1c00 .param/l "i" 0 2 27, +C4<010001>;
S_000000000287b300 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_000000000287a580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ea480 .functor XOR 1, L_00000000028e6d20, L_00000000028e5920, C4<0>, C4<0>;
L_00000000028ea330 .functor XOR 1, L_00000000028ea480, L_00000000028e6280, C4<0>, C4<0>;
L_00000000028e9fb0 .functor XOR 1, L_00000000028e5920, L_00000000028e6280, C4<0>, C4<0>;
L_00000000028ea4f0 .functor AND 1, L_00000000028e6d20, L_00000000028e9fb0, C4<1>, C4<1>;
L_00000000028ea170 .functor AND 1, L_00000000028e5920, L_00000000028e6280, C4<1>, C4<1>;
L_00000000028ea9c0 .functor OR 1, L_00000000028ea4f0, L_00000000028ea170, C4<0>, C4<0>;
v000000000287c840_0 .net *"_s0", 0 0, L_00000000028ea480;  1 drivers
v000000000287d420_0 .net *"_s4", 0 0, L_00000000028e9fb0;  1 drivers
v000000000287cac0_0 .net *"_s6", 0 0, L_00000000028ea4f0;  1 drivers
v000000000287da60_0 .net *"_s8", 0 0, L_00000000028ea170;  1 drivers
v000000000287bee0_0 .net "a", 0 0, L_00000000028e5920;  1 drivers
v000000000287e140_0 .net "b", 0 0, L_00000000028e6280;  1 drivers
v000000000287cb60_0 .net "cin", 0 0, L_00000000028e6d20;  1 drivers
v000000000287e280_0 .net "cout", 0 0, L_00000000028ea9c0;  1 drivers
v000000000287d100_0 .net "sum", 0 0, L_00000000028ea330;  1 drivers
S_000000000287a700 .scope generate, "genblk1[18]" "genblk1[18]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1c40 .param/l "i" 0 2 27, +C4<010010>;
S_000000000287a880 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_000000000287a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ea5d0 .functor XOR 1, L_00000000028e7a40, L_00000000028e70e0, C4<0>, C4<0>;
L_00000000028ea1e0 .functor XOR 1, L_00000000028ea5d0, L_00000000028e7c20, C4<0>, C4<0>;
L_00000000028ea3a0 .functor XOR 1, L_00000000028e70e0, L_00000000028e7c20, C4<0>, C4<0>;
L_00000000028ea090 .functor AND 1, L_00000000028e7a40, L_00000000028ea3a0, C4<1>, C4<1>;
L_00000000028ea6b0 .functor AND 1, L_00000000028e70e0, L_00000000028e7c20, C4<1>, C4<1>;
L_00000000028ea720 .functor OR 1, L_00000000028ea090, L_00000000028ea6b0, C4<0>, C4<0>;
v000000000287c020_0 .net *"_s0", 0 0, L_00000000028ea5d0;  1 drivers
v000000000287c160_0 .net *"_s4", 0 0, L_00000000028ea3a0;  1 drivers
v000000000287d6a0_0 .net *"_s6", 0 0, L_00000000028ea090;  1 drivers
v000000000287d1a0_0 .net *"_s8", 0 0, L_00000000028ea6b0;  1 drivers
v000000000287d380_0 .net "a", 0 0, L_00000000028e70e0;  1 drivers
v000000000287d2e0_0 .net "b", 0 0, L_00000000028e7c20;  1 drivers
v000000000287d7e0_0 .net "cin", 0 0, L_00000000028e7a40;  1 drivers
v000000000287ce80_0 .net "cout", 0 0, L_00000000028ea720;  1 drivers
v000000000287cca0_0 .net "sum", 0 0, L_00000000028ea1e0;  1 drivers
S_000000000287a100 .scope generate, "genblk1[19]" "genblk1[19]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a1cc0 .param/l "i" 0 2 27, +C4<010011>;
S_000000000287b480 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_000000000287a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ea800 .functor XOR 1, L_00000000028e6a00, L_00000000028e7fe0, C4<0>, C4<0>;
L_00000000028e9d10 .functor XOR 1, L_00000000028ea800, L_00000000028e7680, C4<0>, C4<0>;
L_00000000028ea950 .functor XOR 1, L_00000000028e7fe0, L_00000000028e7680, C4<0>, C4<0>;
L_00000000028ea870 .functor AND 1, L_00000000028e6a00, L_00000000028ea950, C4<1>, C4<1>;
L_00000000028e9df0 .functor AND 1, L_00000000028e7fe0, L_00000000028e7680, C4<1>, C4<1>;
L_00000000028eaa30 .functor OR 1, L_00000000028ea870, L_00000000028e9df0, C4<0>, C4<0>;
v000000000287c5c0_0 .net *"_s0", 0 0, L_00000000028ea800;  1 drivers
v000000000287dce0_0 .net *"_s4", 0 0, L_00000000028ea950;  1 drivers
v000000000287d4c0_0 .net *"_s6", 0 0, L_00000000028ea870;  1 drivers
v000000000287c480_0 .net *"_s8", 0 0, L_00000000028e9df0;  1 drivers
v000000000287cfc0_0 .net "a", 0 0, L_00000000028e7fe0;  1 drivers
v000000000287cde0_0 .net "b", 0 0, L_00000000028e7680;  1 drivers
v000000000287e1e0_0 .net "cin", 0 0, L_00000000028e6a00;  1 drivers
v000000000287c0c0_0 .net "cout", 0 0, L_00000000028eaa30;  1 drivers
v000000000287d060_0 .net "sum", 0 0, L_00000000028e9d10;  1 drivers
S_000000000287b600 .scope generate, "genblk1[20]" "genblk1[20]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_00000000009a0dc0 .param/l "i" 0 2 27, +C4<010100>;
S_0000000002879b00 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_000000000287b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028eaaa0 .functor XOR 1, L_00000000028e59c0, L_00000000028e7d60, C4<0>, C4<0>;
L_00000000028e9ed0 .functor XOR 1, L_00000000028eaaa0, L_00000000028e5a60, C4<0>, C4<0>;
L_00000000028e9f40 .functor XOR 1, L_00000000028e7d60, L_00000000028e5a60, C4<0>, C4<0>;
L_00000000028ea020 .functor AND 1, L_00000000028e59c0, L_00000000028e9f40, C4<1>, C4<1>;
L_00000000028ebe10 .functor AND 1, L_00000000028e7d60, L_00000000028e5a60, C4<1>, C4<1>;
L_00000000028ec9e0 .functor OR 1, L_00000000028ea020, L_00000000028ebe10, C4<0>, C4<0>;
v000000000287d560_0 .net *"_s0", 0 0, L_00000000028eaaa0;  1 drivers
v000000000287df60_0 .net *"_s4", 0 0, L_00000000028e9f40;  1 drivers
v000000000287cf20_0 .net *"_s6", 0 0, L_00000000028ea020;  1 drivers
v000000000287e0a0_0 .net *"_s8", 0 0, L_00000000028ebe10;  1 drivers
v000000000287d240_0 .net "a", 0 0, L_00000000028e7d60;  1 drivers
v000000000287d880_0 .net "b", 0 0, L_00000000028e5a60;  1 drivers
v000000000287cd40_0 .net "cin", 0 0, L_00000000028e59c0;  1 drivers
v000000000287d920_0 .net "cout", 0 0, L_00000000028ec9e0;  1 drivers
v000000000287d600_0 .net "sum", 0 0, L_00000000028e9ed0;  1 drivers
S_0000000002879c80 .scope generate, "genblk1[21]" "genblk1[21]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099e4c0 .param/l "i" 0 2 27, +C4<010101>;
S_0000000002879e00 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002879c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ebb00 .functor XOR 1, L_00000000028e6e60, L_00000000028e7360, C4<0>, C4<0>;
L_00000000028ec200 .functor XOR 1, L_00000000028ebb00, L_00000000028e6dc0, C4<0>, C4<0>;
L_00000000028eb5c0 .functor XOR 1, L_00000000028e7360, L_00000000028e6dc0, C4<0>, C4<0>;
L_00000000028ec2e0 .functor AND 1, L_00000000028e6e60, L_00000000028eb5c0, C4<1>, C4<1>;
L_00000000028ebf60 .functor AND 1, L_00000000028e7360, L_00000000028e6dc0, C4<1>, C4<1>;
L_00000000028ec890 .functor OR 1, L_00000000028ec2e0, L_00000000028ebf60, C4<0>, C4<0>;
v000000000287c8e0_0 .net *"_s0", 0 0, L_00000000028ebb00;  1 drivers
v000000000287d9c0_0 .net *"_s4", 0 0, L_00000000028eb5c0;  1 drivers
v000000000287bc60_0 .net *"_s6", 0 0, L_00000000028ec2e0;  1 drivers
v000000000287dd80_0 .net *"_s8", 0 0, L_00000000028ebf60;  1 drivers
v000000000287dec0_0 .net "a", 0 0, L_00000000028e7360;  1 drivers
v000000000287e000_0 .net "b", 0 0, L_00000000028e6dc0;  1 drivers
v000000000287bda0_0 .net "cin", 0 0, L_00000000028e6e60;  1 drivers
v000000000287bb20_0 .net "cout", 0 0, L_00000000028ec890;  1 drivers
v000000000287bd00_0 .net "sum", 0 0, L_00000000028ec200;  1 drivers
S_0000000002879f80 .scope generate, "genblk1[22]" "genblk1[22]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099e280 .param/l "i" 0 2 27, +C4<010110>;
S_00000000028812b0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002879f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ec580 .functor XOR 1, L_00000000028e7400, L_00000000028e6f00, C4<0>, C4<0>;
L_00000000028ebda0 .functor XOR 1, L_00000000028ec580, L_00000000028e7180, C4<0>, C4<0>;
L_00000000028eb7f0 .functor XOR 1, L_00000000028e6f00, L_00000000028e7180, C4<0>, C4<0>;
L_00000000028eba20 .functor AND 1, L_00000000028e7400, L_00000000028eb7f0, C4<1>, C4<1>;
L_00000000028ebd30 .functor AND 1, L_00000000028e6f00, L_00000000028e7180, C4<1>, C4<1>;
L_00000000028eb780 .functor OR 1, L_00000000028eba20, L_00000000028ebd30, C4<0>, C4<0>;
v000000000287bbc0_0 .net *"_s0", 0 0, L_00000000028ec580;  1 drivers
v000000000287c980_0 .net *"_s4", 0 0, L_00000000028eb7f0;  1 drivers
v000000000287be40_0 .net *"_s6", 0 0, L_00000000028eba20;  1 drivers
v000000000287bf80_0 .net *"_s8", 0 0, L_00000000028ebd30;  1 drivers
v000000000287c7a0_0 .net "a", 0 0, L_00000000028e6f00;  1 drivers
v000000000287c700_0 .net "b", 0 0, L_00000000028e7180;  1 drivers
v000000000287c200_0 .net "cin", 0 0, L_00000000028e7400;  1 drivers
v000000000287ca20_0 .net "cout", 0 0, L_00000000028eb780;  1 drivers
v000000000287c340_0 .net "sum", 0 0, L_00000000028ebda0;  1 drivers
S_00000000028827b0 .scope generate, "genblk1[23]" "genblk1[23]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099df40 .param/l "i" 0 2 27, +C4<010111>;
S_0000000002881430 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000028827b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ebcc0 .functor XOR 1, L_00000000028e77c0, L_00000000028e5ba0, C4<0>, C4<0>;
L_00000000028ec740 .functor XOR 1, L_00000000028ebcc0, L_00000000028e7720, C4<0>, C4<0>;
L_00000000028ecc80 .functor XOR 1, L_00000000028e5ba0, L_00000000028e7720, C4<0>, C4<0>;
L_00000000028ec270 .functor AND 1, L_00000000028e77c0, L_00000000028ecc80, C4<1>, C4<1>;
L_00000000028ebfd0 .functor AND 1, L_00000000028e5ba0, L_00000000028e7720, C4<1>, C4<1>;
L_00000000028eccf0 .functor OR 1, L_00000000028ec270, L_00000000028ebfd0, C4<0>, C4<0>;
v000000000287c3e0_0 .net *"_s0", 0 0, L_00000000028ebcc0;  1 drivers
v000000000287c520_0 .net *"_s4", 0 0, L_00000000028ecc80;  1 drivers
v000000000287c660_0 .net *"_s6", 0 0, L_00000000028ec270;  1 drivers
v000000000287e500_0 .net *"_s8", 0 0, L_00000000028ebfd0;  1 drivers
v000000000287e640_0 .net "a", 0 0, L_00000000028e5ba0;  1 drivers
v000000000287f7c0_0 .net "b", 0 0, L_00000000028e7720;  1 drivers
v000000000287e5a0_0 .net "cin", 0 0, L_00000000028e77c0;  1 drivers
v000000000287e6e0_0 .net "cout", 0 0, L_00000000028eccf0;  1 drivers
v000000000287f2c0_0 .net "sum", 0 0, L_00000000028ec740;  1 drivers
S_0000000002882030 .scope generate, "genblk1[24]" "genblk1[24]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099e780 .param/l "i" 0 2 27, +C4<011000>;
S_0000000002881bb0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002882030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ebb70 .functor XOR 1, L_00000000028e6460, L_00000000028e7900, C4<0>, C4<0>;
L_00000000028eb470 .functor XOR 1, L_00000000028ebb70, L_00000000028e6320, C4<0>, C4<0>;
L_00000000028eb6a0 .functor XOR 1, L_00000000028e7900, L_00000000028e6320, C4<0>, C4<0>;
L_00000000028ec350 .functor AND 1, L_00000000028e6460, L_00000000028eb6a0, C4<1>, C4<1>;
L_00000000028ebc50 .functor AND 1, L_00000000028e7900, L_00000000028e6320, C4<1>, C4<1>;
L_00000000028ecac0 .functor OR 1, L_00000000028ec350, L_00000000028ebc50, C4<0>, C4<0>;
v000000000287ec80_0 .net *"_s0", 0 0, L_00000000028ebb70;  1 drivers
v000000000287ed20_0 .net *"_s4", 0 0, L_00000000028eb6a0;  1 drivers
v000000000287f720_0 .net *"_s6", 0 0, L_00000000028ec350;  1 drivers
v000000000287f680_0 .net *"_s8", 0 0, L_00000000028ebc50;  1 drivers
v000000000287edc0_0 .net "a", 0 0, L_00000000028e7900;  1 drivers
v000000000287ee60_0 .net "b", 0 0, L_00000000028e6320;  1 drivers
v000000000287ea00_0 .net "cin", 0 0, L_00000000028e6460;  1 drivers
v000000000287e8c0_0 .net "cout", 0 0, L_00000000028ecac0;  1 drivers
v000000000287f220_0 .net "sum", 0 0, L_00000000028eb470;  1 drivers
S_00000000028815b0 .scope generate, "genblk1[25]" "genblk1[25]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099e600 .param/l "i" 0 2 27, +C4<011001>;
S_0000000002881a30 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000028815b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ebbe0 .functor XOR 1, L_00000000028e8080, L_00000000028e79a0, C4<0>, C4<0>;
L_00000000028eb860 .functor XOR 1, L_00000000028ebbe0, L_00000000028e7ae0, C4<0>, C4<0>;
L_00000000028ec040 .functor XOR 1, L_00000000028e79a0, L_00000000028e7ae0, C4<0>, C4<0>;
L_00000000028ec7b0 .functor AND 1, L_00000000028e8080, L_00000000028ec040, C4<1>, C4<1>;
L_00000000028eceb0 .functor AND 1, L_00000000028e79a0, L_00000000028e7ae0, C4<1>, C4<1>;
L_00000000028ec3c0 .functor OR 1, L_00000000028ec7b0, L_00000000028eceb0, C4<0>, C4<0>;
v000000000287ef00_0 .net *"_s0", 0 0, L_00000000028ebbe0;  1 drivers
v000000000287f540_0 .net *"_s4", 0 0, L_00000000028ec040;  1 drivers
v000000000287f860_0 .net *"_s6", 0 0, L_00000000028ec7b0;  1 drivers
v000000000287e960_0 .net *"_s8", 0 0, L_00000000028eceb0;  1 drivers
v000000000287efa0_0 .net "a", 0 0, L_00000000028e79a0;  1 drivers
v000000000287e780_0 .net "b", 0 0, L_00000000028e7ae0;  1 drivers
v000000000287f040_0 .net "cin", 0 0, L_00000000028e8080;  1 drivers
v000000000287f0e0_0 .net "cout", 0 0, L_00000000028ec3c0;  1 drivers
v000000000287f180_0 .net "sum", 0 0, L_00000000028eb860;  1 drivers
S_0000000002882930 .scope generate, "genblk1[26]" "genblk1[26]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099de80 .param/l "i" 0 2 27, +C4<011010>;
S_0000000002881eb0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002882930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ec660 .functor XOR 1, L_00000000028e63c0, L_00000000028e5c40, C4<0>, C4<0>;
L_00000000028ec120 .functor XOR 1, L_00000000028ec660, L_00000000028e61e0, C4<0>, C4<0>;
L_00000000028ecd60 .functor XOR 1, L_00000000028e5c40, L_00000000028e61e0, C4<0>, C4<0>;
L_00000000028ec4a0 .functor AND 1, L_00000000028e63c0, L_00000000028ecd60, C4<1>, C4<1>;
L_00000000028eb8d0 .functor AND 1, L_00000000028e5c40, L_00000000028e61e0, C4<1>, C4<1>;
L_00000000028ebe80 .functor OR 1, L_00000000028ec4a0, L_00000000028eb8d0, C4<0>, C4<0>;
v000000000287f360_0 .net *"_s0", 0 0, L_00000000028ec660;  1 drivers
v000000000287f9a0_0 .net *"_s4", 0 0, L_00000000028ecd60;  1 drivers
v000000000287f900_0 .net *"_s6", 0 0, L_00000000028ec4a0;  1 drivers
v000000000287f400_0 .net *"_s8", 0 0, L_00000000028eb8d0;  1 drivers
v000000000287f4a0_0 .net "a", 0 0, L_00000000028e5c40;  1 drivers
v000000000287f5e0_0 .net "b", 0 0, L_00000000028e61e0;  1 drivers
v000000000287e820_0 .net "cin", 0 0, L_00000000028e63c0;  1 drivers
v000000000287eaa0_0 .net "cout", 0 0, L_00000000028ebe80;  1 drivers
v000000000287eb40_0 .net "sum", 0 0, L_00000000028ec120;  1 drivers
S_0000000002881d30 .scope generate, "genblk1[27]" "genblk1[27]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099e2c0 .param/l "i" 0 2 27, +C4<011011>;
S_00000000028821b0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002881d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028eb630 .functor XOR 1, L_00000000028e84e0, L_00000000028e6500, C4<0>, C4<0>;
L_00000000028ebef0 .functor XOR 1, L_00000000028eb630, L_00000000028e6640, C4<0>, C4<0>;
L_00000000028ecf20 .functor XOR 1, L_00000000028e6500, L_00000000028e6640, C4<0>, C4<0>;
L_00000000028eca50 .functor AND 1, L_00000000028e84e0, L_00000000028ecf20, C4<1>, C4<1>;
L_00000000028ec970 .functor AND 1, L_00000000028e6500, L_00000000028e6640, C4<1>, C4<1>;
L_00000000028ec0b0 .functor OR 1, L_00000000028eca50, L_00000000028ec970, C4<0>, C4<0>;
v000000000287e320_0 .net *"_s0", 0 0, L_00000000028eb630;  1 drivers
v000000000287ebe0_0 .net *"_s4", 0 0, L_00000000028ecf20;  1 drivers
v000000000287e3c0_0 .net *"_s6", 0 0, L_00000000028eca50;  1 drivers
v000000000287e460_0 .net *"_s8", 0 0, L_00000000028ec970;  1 drivers
v0000000002885350_0 .net "a", 0 0, L_00000000028e6500;  1 drivers
v00000000028857b0_0 .net "b", 0 0, L_00000000028e6640;  1 drivers
v0000000002886570_0 .net "cin", 0 0, L_00000000028e84e0;  1 drivers
v00000000028866b0_0 .net "cout", 0 0, L_00000000028ec0b0;  1 drivers
v0000000002886430_0 .net "sum", 0 0, L_00000000028ebef0;  1 drivers
S_0000000002881730 .scope generate, "genblk1[28]" "genblk1[28]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099e340 .param/l "i" 0 2 27, +C4<011100>;
S_0000000002882330 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002881730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ec190 .functor XOR 1, L_00000000028e8300, L_00000000028e8120, C4<0>, C4<0>;
L_00000000028ec430 .functor XOR 1, L_00000000028ec190, L_00000000028e8800, C4<0>, C4<0>;
L_00000000028eba90 .functor XOR 1, L_00000000028e8120, L_00000000028e8800, C4<0>, C4<0>;
L_00000000028eb940 .functor AND 1, L_00000000028e8300, L_00000000028eba90, C4<1>, C4<1>;
L_00000000028ec510 .functor AND 1, L_00000000028e8120, L_00000000028e8800, C4<1>, C4<1>;
L_00000000028ec5f0 .functor OR 1, L_00000000028eb940, L_00000000028ec510, C4<0>, C4<0>;
v0000000002885b70_0 .net *"_s0", 0 0, L_00000000028ec190;  1 drivers
v0000000002886250_0 .net *"_s4", 0 0, L_00000000028eba90;  1 drivers
v0000000002885cb0_0 .net *"_s6", 0 0, L_00000000028eb940;  1 drivers
v0000000002886610_0 .net *"_s8", 0 0, L_00000000028ec510;  1 drivers
v00000000028855d0_0 .net "a", 0 0, L_00000000028e8120;  1 drivers
v00000000028869d0_0 .net "b", 0 0, L_00000000028e8800;  1 drivers
v0000000002885d50_0 .net "cin", 0 0, L_00000000028e8300;  1 drivers
v00000000028853f0_0 .net "cout", 0 0, L_00000000028ec5f0;  1 drivers
v0000000002886110_0 .net "sum", 0 0, L_00000000028ec430;  1 drivers
S_00000000028818b0 .scope generate, "genblk1[29]" "genblk1[29]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099df80 .param/l "i" 0 2 27, +C4<011101>;
S_00000000028824b0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_00000000028818b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ecf90 .functor XOR 1, L_00000000028e8760, L_00000000028e81c0, C4<0>, C4<0>;
L_00000000028ec6d0 .functor XOR 1, L_00000000028ecf90, L_00000000028e86c0, C4<0>, C4<0>;
L_00000000028ec820 .functor XOR 1, L_00000000028e81c0, L_00000000028e86c0, C4<0>, C4<0>;
L_00000000028ecb30 .functor AND 1, L_00000000028e8760, L_00000000028ec820, C4<1>, C4<1>;
L_00000000028ec900 .functor AND 1, L_00000000028e81c0, L_00000000028e86c0, C4<1>, C4<1>;
L_00000000028ecba0 .functor OR 1, L_00000000028ecb30, L_00000000028ec900, C4<0>, C4<0>;
v0000000002885710_0 .net *"_s0", 0 0, L_00000000028ecf90;  1 drivers
v0000000002885850_0 .net *"_s4", 0 0, L_00000000028ec820;  1 drivers
v00000000028864d0_0 .net *"_s6", 0 0, L_00000000028ecb30;  1 drivers
v00000000028861b0_0 .net *"_s8", 0 0, L_00000000028ec900;  1 drivers
v00000000028862f0_0 .net "a", 0 0, L_00000000028e81c0;  1 drivers
v0000000002886390_0 .net "b", 0 0, L_00000000028e86c0;  1 drivers
v0000000002886750_0 .net "cin", 0 0, L_00000000028e8760;  1 drivers
v0000000002885fd0_0 .net "cout", 0 0, L_00000000028ecba0;  1 drivers
v0000000002885df0_0 .net "sum", 0 0, L_00000000028ec6d0;  1 drivers
S_0000000002881130 .scope generate, "genblk1[30]" "genblk1[30]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099dfc0 .param/l "i" 0 2 27, +C4<011110>;
S_0000000002882630 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002881130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028eb9b0 .functor XOR 1, L_00000000028e8260, L_00000000028e83a0, C4<0>, C4<0>;
L_00000000028eb4e0 .functor XOR 1, L_00000000028eb9b0, L_00000000028e8440, C4<0>, C4<0>;
L_00000000028ecc10 .functor XOR 1, L_00000000028e83a0, L_00000000028e8440, C4<0>, C4<0>;
L_00000000028ecdd0 .functor AND 1, L_00000000028e8260, L_00000000028ecc10, C4<1>, C4<1>;
L_00000000028ece40 .functor AND 1, L_00000000028e83a0, L_00000000028e8440, C4<1>, C4<1>;
L_00000000028eb550 .functor OR 1, L_00000000028ecdd0, L_00000000028ece40, C4<0>, C4<0>;
v0000000002885a30_0 .net *"_s0", 0 0, L_00000000028eb9b0;  1 drivers
v00000000028867f0_0 .net *"_s4", 0 0, L_00000000028ecc10;  1 drivers
v0000000002886890_0 .net *"_s6", 0 0, L_00000000028ecdd0;  1 drivers
v0000000002885990_0 .net *"_s8", 0 0, L_00000000028ece40;  1 drivers
v0000000002886070_0 .net "a", 0 0, L_00000000028e83a0;  1 drivers
v0000000002885f30_0 .net "b", 0 0, L_00000000028e8440;  1 drivers
v0000000002885490_0 .net "cin", 0 0, L_00000000028e8260;  1 drivers
v00000000028858f0_0 .net "cout", 0 0, L_00000000028eb550;  1 drivers
v0000000002886930_0 .net "sum", 0 0, L_00000000028eb4e0;  1 drivers
S_0000000002880b30 .scope generate, "genblk1[31]" "genblk1[31]" 2 27, 2 27 0, S_00000000008f6e10;
 .timescale 0 0;
P_000000000099e840 .param/l "i" 0 2 27, +C4<011111>;
S_0000000002880cb0 .scope module, "fa" "full_adder" 2 29, 2 9 0, S_0000000002880b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "sum"
    .port_info 4 /OUTPUT 1 "cout"
L_00000000028ed000 .functor XOR 1, L_00000000028e2d60, L_00000000028e8580, C4<0>, C4<0>;
L_00000000028eb710 .functor XOR 1, L_00000000028ed000, L_00000000028e8620, C4<0>, C4<0>;
L_00000000028ed310 .functor XOR 1, L_00000000028e8580, L_00000000028e8620, C4<0>, C4<0>;
L_00000000028ed380 .functor AND 1, L_00000000028e2d60, L_00000000028ed310, C4<1>, C4<1>;
L_00000000028ed070 .functor AND 1, L_00000000028e8580, L_00000000028e8620, C4<1>, C4<1>;
L_00000000028ed150 .functor OR 1, L_00000000028ed380, L_00000000028ed070, C4<0>, C4<0>;
v0000000002885530_0 .net *"_s0", 0 0, L_00000000028ed000;  1 drivers
v0000000002885e90_0 .net *"_s4", 0 0, L_00000000028ed310;  1 drivers
v0000000002885670_0 .net *"_s6", 0 0, L_00000000028ed380;  1 drivers
v0000000002885ad0_0 .net *"_s8", 0 0, L_00000000028ed070;  1 drivers
v0000000002885c10_0 .net "a", 0 0, L_00000000028e8580;  1 drivers
v0000000002883f50_0 .net "b", 0 0, L_00000000028e8620;  1 drivers
v00000000028848b0_0 .net "cin", 0 0, L_00000000028e2d60;  1 drivers
v0000000002883d70_0 .net "cout", 0 0, L_00000000028ed150;  1 drivers
v00000000028846d0_0 .net "sum", 0 0, L_00000000028eb710;  1 drivers
S_0000000002880e30 .scope generate, "genblk1[0]" "genblk1[0]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e500 .param/l "i" 0 4 16, +C4<00>;
S_0000000002880fb0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002880e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002882dd0_0 .net "i", 0 0, L_0000000002892120;  1 drivers
v00000000028844f0_0 .net "o", 0 0, L_00000000028926c0;  1 drivers
L_00000000028926c0 .reduce/nor L_0000000002892120;
S_00000000028878d0 .scope generate, "genblk1[1]" "genblk1[1]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099ddc0 .param/l "i" 0 4 16, +C4<01>;
S_00000000028887d0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_00000000028878d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884f90_0 .net "i", 0 0, L_0000000002891180;  1 drivers
v00000000028830f0_0 .net "o", 0 0, L_0000000002891220;  1 drivers
L_0000000002891220 .reduce/nor L_0000000002891180;
S_0000000002887750 .scope generate, "genblk1[2]" "genblk1[2]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e300 .param/l "i" 0 4 16, +C4<010>;
S_0000000002888650 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002887750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884310_0 .net "i", 0 0, L_0000000002892300;  1 drivers
v00000000028839b0_0 .net "o", 0 0, L_0000000002892760;  1 drivers
L_0000000002892760 .reduce/nor L_0000000002892300;
S_0000000002888950 .scope generate, "genblk1[3]" "genblk1[3]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099df00 .param/l "i" 0 4 16, +C4<011>;
S_0000000002887a50 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002888950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884950_0 .net "i", 0 0, L_0000000002890fa0;  1 drivers
v00000000028849f0_0 .net "o", 0 0, L_0000000002893480;  1 drivers
L_0000000002893480 .reduce/nor L_0000000002890fa0;
S_0000000002887bd0 .scope generate, "genblk1[4]" "genblk1[4]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e200 .param/l "i" 0 4 16, +C4<0100>;
S_0000000002886b50 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002887bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002885210_0 .net "i", 0 0, L_00000000028932a0;  1 drivers
v0000000002883190_0 .net "o", 0 0, L_0000000002891720;  1 drivers
L_0000000002891720 .reduce/nor L_00000000028932a0;
S_00000000028881d0 .scope generate, "genblk1[5]" "genblk1[5]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e640 .param/l "i" 0 4 16, +C4<0101>;
S_0000000002887ed0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_00000000028881d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884a90_0 .net "i", 0 0, L_00000000028935c0;  1 drivers
v0000000002883550_0 .net "o", 0 0, L_0000000002893520;  1 drivers
L_0000000002893520 .reduce/nor L_00000000028935c0;
S_0000000002886cd0 .scope generate, "genblk1[6]" "genblk1[6]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099eb80 .param/l "i" 0 4 16, +C4<0110>;
S_0000000002888050 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002886cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884ef0_0 .net "i", 0 0, L_0000000002892b20;  1 drivers
v0000000002884590_0 .net "o", 0 0, L_0000000002893340;  1 drivers
L_0000000002893340 .reduce/nor L_0000000002892b20;
S_0000000002888350 .scope generate, "genblk1[7]" "genblk1[7]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099ec00 .param/l "i" 0 4 16, +C4<0111>;
S_0000000002886e50 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002888350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002883230_0 .net "i", 0 0, L_0000000002893660;  1 drivers
v0000000002884b30_0 .net "o", 0 0, L_0000000002891c20;  1 drivers
L_0000000002891c20 .reduce/nor L_0000000002893660;
S_00000000028884d0 .scope generate, "genblk1[8]" "genblk1[8]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e240 .param/l "i" 0 4 16, +C4<01000>;
S_0000000002886fd0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_00000000028884d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002883eb0_0 .net "i", 0 0, L_00000000028928a0;  1 drivers
v0000000002883ff0_0 .net "o", 0 0, L_0000000002891d60;  1 drivers
L_0000000002891d60 .reduce/nor L_00000000028928a0;
S_0000000002887150 .scope generate, "genblk1[9]" "genblk1[9]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099ed40 .param/l "i" 0 4 16, +C4<01001>;
S_00000000028872d0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002887150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884bd0_0 .net "i", 0 0, L_0000000002893700;  1 drivers
v0000000002884db0_0 .net "o", 0 0, L_00000000028915e0;  1 drivers
L_00000000028915e0 .reduce/nor L_0000000002893700;
S_0000000002887450 .scope generate, "genblk1[10]" "genblk1[10]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e380 .param/l "i" 0 4 16, +C4<01010>;
S_00000000028875d0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002887450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884810_0 .net "i", 0 0, L_0000000002891040;  1 drivers
v0000000002884c70_0 .net "o", 0 0, L_0000000002892bc0;  1 drivers
L_0000000002892bc0 .reduce/nor L_0000000002891040;
S_0000000002887d50 .scope generate, "genblk1[11]" "genblk1[11]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e440 .param/l "i" 0 4 16, +C4<01011>;
S_000000000288a460 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002887d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884450_0 .net "i", 0 0, L_0000000002892da0;  1 drivers
v0000000002883870_0 .net "o", 0 0, L_00000000028914a0;  1 drivers
L_00000000028914a0 .reduce/nor L_0000000002892da0;
S_000000000288a160 .scope generate, "genblk1[12]" "genblk1[12]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e580 .param/l "i" 0 4 16, +C4<01100>;
S_000000000288abe0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288a160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v00000000028834b0_0 .net "i", 0 0, L_0000000002892800;  1 drivers
v0000000002883910_0 .net "o", 0 0, L_0000000002892f80;  1 drivers
L_0000000002892f80 .reduce/nor L_0000000002892800;
S_00000000028893e0 .scope generate, "genblk1[13]" "genblk1[13]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e000 .param/l "i" 0 4 16, +C4<01101>;
S_00000000028899e0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_00000000028893e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884d10_0 .net "i", 0 0, L_0000000002891540;  1 drivers
v0000000002884090_0 .net "o", 0 0, L_0000000002892260;  1 drivers
L_0000000002892260 .reduce/nor L_0000000002891540;
S_0000000002889560 .scope generate, "genblk1[14]" "genblk1[14]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e3c0 .param/l "i" 0 4 16, +C4<01110>;
S_000000000288a5e0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002889560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884e50_0 .net "i", 0 0, L_00000000028912c0;  1 drivers
v0000000002883a50_0 .net "o", 0 0, L_0000000002891ea0;  1 drivers
L_0000000002891ea0 .reduce/nor L_00000000028912c0;
S_00000000028890e0 .scope generate, "genblk1[15]" "genblk1[15]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e400 .param/l "i" 0 4 16, +C4<01111>;
S_0000000002889ce0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_00000000028890e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002882f10_0 .net "i", 0 0, L_0000000002891a40;  1 drivers
v00000000028832d0_0 .net "o", 0 0, L_0000000002891360;  1 drivers
L_0000000002891360 .reduce/nor L_0000000002891a40;
S_000000000288ad60 .scope generate, "genblk1[16]" "genblk1[16]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e480 .param/l "i" 0 4 16, +C4<010000>;
S_000000000288a2e0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288ad60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002884130_0 .net "i", 0 0, L_0000000002892c60;  1 drivers
v00000000028843b0_0 .net "o", 0 0, L_0000000002893020;  1 drivers
L_0000000002893020 .reduce/nor L_0000000002892c60;
S_00000000028896e0 .scope generate, "genblk1[17]" "genblk1[17]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e540 .param/l "i" 0 4 16, +C4<010001>;
S_000000000288a760 .scope module, "inv" "inverter" 4 18, 4 1 0, S_00000000028896e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002883370_0 .net "i", 0 0, L_0000000002893160;  1 drivers
v0000000002882fb0_0 .net "o", 0 0, L_00000000028930c0;  1 drivers
L_00000000028930c0 .reduce/nor L_0000000002893160;
S_0000000002889860 .scope generate, "genblk1[18]" "genblk1[18]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e5c0 .param/l "i" 0 4 16, +C4<010010>;
S_0000000002889b60 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002889860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002882b50_0 .net "i", 0 0, L_0000000002891680;  1 drivers
v0000000002885030_0 .net "o", 0 0, L_0000000002891400;  1 drivers
L_0000000002891400 .reduce/nor L_0000000002891680;
S_0000000002889e60 .scope generate, "genblk1[19]" "genblk1[19]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099ed80 .param/l "i" 0 4 16, +C4<010011>;
S_0000000002889fe0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_0000000002889e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v00000000028850d0_0 .net "i", 0 0, L_0000000002891860;  1 drivers
v0000000002883730_0 .net "o", 0 0, L_00000000028917c0;  1 drivers
L_00000000028917c0 .reduce/nor L_0000000002891860;
S_000000000288a8e0 .scope generate, "genblk1[20]" "genblk1[20]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e680 .param/l "i" 0 4 16, +C4<010100>;
S_0000000002888f60 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288a8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002885170_0 .net "i", 0 0, L_0000000002891900;  1 drivers
v00000000028852b0_0 .net "o", 0 0, L_0000000002891ae0;  1 drivers
L_0000000002891ae0 .reduce/nor L_0000000002891900;
S_000000000288aa60 .scope generate, "genblk1[21]" "genblk1[21]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099de00 .param/l "i" 0 4 16, +C4<010101>;
S_0000000002889260 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288aa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v00000000028841d0_0 .net "i", 0 0, L_0000000002891f40;  1 drivers
v00000000028837d0_0 .net "o", 0 0, L_0000000002891e00;  1 drivers
L_0000000002891e00 .reduce/nor L_0000000002891f40;
S_000000000288c470 .scope generate, "genblk1[22]" "genblk1[22]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099de40 .param/l "i" 0 4 16, +C4<010110>;
S_000000000288b3f0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288c470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002882bf0_0 .net "i", 0 0, L_0000000002893e80;  1 drivers
v00000000028835f0_0 .net "o", 0 0, L_0000000002893ca0;  1 drivers
L_0000000002893ca0 .reduce/nor L_0000000002893e80;
S_000000000288c5f0 .scope generate, "genblk1[23]" "genblk1[23]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e900 .param/l "i" 0 4 16, +C4<010111>;
S_000000000288b9f0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002882c90_0 .net "i", 0 0, L_00000000028942e0;  1 drivers
v0000000002882d30_0 .net "o", 0 0, L_00000000028937a0;  1 drivers
L_00000000028937a0 .reduce/nor L_00000000028942e0;
S_000000000288af70 .scope generate, "genblk1[24]" "genblk1[24]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099dec0 .param/l "i" 0 4 16, +C4<011000>;
S_000000000288cd70 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288af70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002883410_0 .net "i", 0 0, L_0000000002894ce0;  1 drivers
v0000000002883af0_0 .net "o", 0 0, L_0000000002893a20;  1 drivers
L_0000000002893a20 .reduce/nor L_0000000002894ce0;
S_000000000288bb70 .scope generate, "genblk1[25]" "genblk1[25]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e6c0 .param/l "i" 0 4 16, +C4<011001>;
S_000000000288c770 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288bb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002882e70_0 .net "i", 0 0, L_0000000002894380;  1 drivers
v0000000002883b90_0 .net "o", 0 0, L_0000000002894420;  1 drivers
L_0000000002894420 .reduce/nor L_0000000002894380;
S_000000000288bcf0 .scope generate, "genblk1[26]" "genblk1[26]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e700 .param/l "i" 0 4 16, +C4<011010>;
S_000000000288b570 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288bcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002883cd0_0 .net "i", 0 0, L_0000000002894a60;  1 drivers
v0000000002883050_0 .net "o", 0 0, L_0000000002893f20;  1 drivers
L_0000000002893f20 .reduce/nor L_0000000002894a60;
S_000000000288be70 .scope generate, "genblk1[27]" "genblk1[27]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e040 .param/l "i" 0 4 16, +C4<011011>;
S_000000000288c8f0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002891b80_0 .net "i", 0 0, L_00000000028944c0;  1 drivers
v0000000002892ee0_0 .net "o", 0 0, L_0000000002893fc0;  1 drivers
L_0000000002893fc0 .reduce/nor L_00000000028944c0;
S_000000000288bff0 .scope generate, "genblk1[28]" "genblk1[28]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e800 .param/l "i" 0 4 16, +C4<011100>;
S_000000000288b6f0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288bff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v00000000028919a0_0 .net "i", 0 0, L_0000000002894740;  1 drivers
v0000000002892940_0 .net "o", 0 0, L_0000000002893d40;  1 drivers
L_0000000002893d40 .reduce/nor L_0000000002894740;
S_000000000288c2f0 .scope generate, "genblk1[29]" "genblk1[29]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e740 .param/l "i" 0 4 16, +C4<011101>;
S_000000000288b870 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288c2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v00000000028929e0_0 .net "i", 0 0, L_0000000002894240;  1 drivers
v0000000002891fe0_0 .net "o", 0 0, L_0000000002894560;  1 drivers
L_0000000002894560 .reduce/nor L_0000000002894240;
S_000000000288c170 .scope generate, "genblk1[30]" "genblk1[30]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e7c0 .param/l "i" 0 4 16, +C4<011110>;
S_000000000288ca70 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288c170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v00000000028924e0_0 .net "i", 0 0, L_0000000002894d80;  1 drivers
v0000000002891cc0_0 .net "o", 0 0, L_0000000002894060;  1 drivers
L_0000000002894060 .reduce/nor L_0000000002894d80;
S_000000000288cbf0 .scope generate, "genblk1[31]" "genblk1[31]" 4 16, 4 16 0, S_00000000008f6c90;
 .timescale 0 0;
P_000000000099e880 .param/l "i" 0 4 16, +C4<011111>;
S_000000000288b0f0 .scope module, "inv" "inverter" 4 18, 4 1 0, S_000000000288cbf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i"
    .port_info 1 /OUTPUT 1 "o"
v0000000002892580_0 .net "i", 0 0, L_0000000002894c40;  1 drivers
v00000000028933e0_0 .net "o", 0 0, L_0000000002894100;  1 drivers
L_0000000002894100 .reduce/nor L_0000000002894c40;
    .scope S_00000000008fa1d0;
T_0 ;
    %vpi_call 3 12 "$monitor", v0000000002892a80_0, " ", v0000000002892e40_0, " ", " ", v00000000028910e0_0, " ", v00000000028923a0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002892a80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002892e40_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000000002892a80_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000002892e40_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 4294967289, 0, 32;
    %store/vec4 v0000000002892a80_0, 0, 32;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000002892e40_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 4294967289, 0, 32;
    %store/vec4 v0000000002892a80_0, 0, 32;
    %pushi/vec4 4294967290, 0, 32;
    %store/vec4 v0000000002892e40_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v0000000002892a80_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000000002892e40_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000000002892a80_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000000002892e40_0, 0, 32;
    %delay 1, 0;
    %vpi_call 3 19 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./../src/adder_32_bit.v";
    "subtract_32_bit_tb.v";
    "./../src/subtract_32_bit.v";
