// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module nnlayer_runLayer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        input_r,
        numOfInNeurons,
        numOfOutNeurons,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0,
        output_V_q0,
        weights_V_address0,
        weights_V_ce0,
        weights_V_q0,
        weights_V_address1,
        weights_V_ce1,
        weights_V_q1
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] input_r;
input  [15:0] numOfInNeurons;
input  [15:0] numOfOutNeurons;
output  [7:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [15:0] output_V_d0;
input  [15:0] output_V_q0;
output  [15:0] weights_V_address0;
output   weights_V_ce0;
input  [15:0] weights_V_q0;
output  [15:0] weights_V_address1;
output   weights_V_ce1;
input  [15:0] weights_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;
reg[7:0] output_V_address0;
reg output_V_ce0;
reg output_V_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] cmp440_fu_136_p2;
reg   [0:0] cmp440_reg_278;
reg   [57:0] trunc_ln_reg_282;
reg   [27:0] tmp_2_reg_287;
wire   [15:0] add_ln39_2_fu_218_p2;
reg   [15:0] add_ln39_2_reg_295;
wire    ap_CS_fsm_state2;
reg   [7:0] output_V_addr_reg_300;
wire   [0:0] icmp_ln39_fu_213_p2;
reg   [15:0] conv1450_load_1_reg_305;
wire    ap_CS_fsm_state3;
reg   [15:0] output_V_load_reg_310;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_start;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_done;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_idle;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_ready;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWVALID;
wire   [63:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWADDR;
wire   [0:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWID;
wire   [31:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWLEN;
wire   [2:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWSIZE;
wire   [1:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWBURST;
wire   [1:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWLOCK;
wire   [3:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWCACHE;
wire   [2:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWPROT;
wire   [3:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWQOS;
wire   [3:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWREGION;
wire   [0:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWUSER;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WVALID;
wire   [511:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WDATA;
wire   [63:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WSTRB;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WLAST;
wire   [0:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WID;
wire   [0:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WUSER;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARVALID;
wire   [63:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARADDR;
wire   [0:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARID;
wire   [31:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARLEN;
wire   [2:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARSIZE;
wire   [1:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARBURST;
wire   [1:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARLOCK;
wire   [3:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARCACHE;
wire   [2:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARPROT;
wire   [3:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARQOS;
wire   [3:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARREGION;
wire   [0:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARUSER;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_RREADY;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_BREADY;
wire   [15:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_lhs_out;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_lhs_out_ap_vld;
wire   [15:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_address0;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_ce0;
wire   [15:0] grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_address1;
wire    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_ce1;
reg    grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_start_reg;
wire    ap_CS_fsm_state4;
wire   [63:0] idxprom9_fu_224_p1;
reg   [15:0] inc153844_fu_70;
wire    ap_CS_fsm_state5;
reg   [15:0] conv1450_fu_74;
wire   [15:0] add_ln46_fu_233_p2;
wire   [16:0] numOfInNeurons_cast_fu_132_p1;
wire   [16:0] add_ln39_fu_142_p2;
wire   [10:0] tmp_fu_148_p4;
wire   [16:0] tmp_1_fu_158_p3;
wire  signed [31:0] sext_ln39_fu_166_p1;
wire   [32:0] zext_ln39_fu_170_p1;
wire   [32:0] add_ln39_1_fu_174_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_start_reg = 1'b0;
end

nnlayer_runLayer_Pipeline_VITIS_LOOP_41_2 grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_start),
    .ap_done(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_done),
    .ap_idle(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_idle),
    .ap_ready(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_ready),
    .output_V_load(output_V_load_reg_310),
    .m_axi_gmem_AWVALID(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
    .m_axi_gmem_RREADY(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(m_axi_gmem_RDATA),
    .m_axi_gmem_RLAST(m_axi_gmem_RLAST),
    .m_axi_gmem_RID(m_axi_gmem_RID),
    .m_axi_gmem_RFIFONUM(m_axi_gmem_RFIFONUM),
    .m_axi_gmem_RUSER(m_axi_gmem_RUSER),
    .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln41(trunc_ln_reg_282),
    .numOfInNeurons(numOfInNeurons),
    .conv1450(conv1450_load_1_reg_305),
    .zext_ln41(tmp_2_reg_287),
    .lhs_out(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_lhs_out),
    .lhs_out_ap_vld(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_lhs_out_ap_vld),
    .weights_V_address0(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_address0),
    .weights_V_ce0(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_ce0),
    .weights_V_q0(weights_V_q0),
    .weights_V_address1(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_address1),
    .weights_V_ce1(grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_ce1),
    .weights_V_q1(weights_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_start_reg <= 1'b1;
        end else if ((grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_ready == 1'b1)) begin
            grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        conv1450_fu_74 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        conv1450_fu_74 <= add_ln46_fu_233_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        inc153844_fu_70 <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        inc153844_fu_70 <= add_ln39_2_reg_295;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln39_2_reg_295 <= add_ln39_2_fu_218_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        cmp440_reg_278 <= cmp440_fu_136_p2;
        tmp_2_reg_287 <= {{add_ln39_1_fu_174_p2[32:5]}};
        trunc_ln_reg_282 <= {{input_r[63:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        conv1450_load_1_reg_305 <= conv1450_fu_74;
        output_V_load_reg_310 <= output_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln39_fu_213_p2 == 1'd0))) begin
        output_V_addr_reg_300 <= idxprom9_fu_224_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state2) & (icmp_ln39_fu_213_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln39_fu_213_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_ARVALID = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARVALID;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_RREADY = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_RREADY;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        output_V_address0 = output_V_addr_reg_300;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_V_address0 = idxprom9_fu_224_p1;
    end else begin
        output_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state2))) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (cmp440_reg_278 == 1'd0))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln39_fu_213_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln39_fu_213_p2 == 1'd0) & (cmp440_reg_278 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln39_1_fu_174_p2 = (zext_ln39_fu_170_p1 + 33'd64);

assign add_ln39_2_fu_218_p2 = (inc153844_fu_70 + 16'd1);

assign add_ln39_fu_142_p2 = ($signed(numOfInNeurons_cast_fu_132_p1) + $signed(17'd131071));

assign add_ln46_fu_233_p2 = (conv1450_fu_74 + numOfInNeurons);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign cmp440_fu_136_p2 = ((numOfInNeurons == 16'd0) ? 1'b1 : 1'b0);

assign grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_start = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_ap_start_reg;

assign icmp_ln39_fu_213_p2 = ((inc153844_fu_70 == numOfOutNeurons) ? 1'b1 : 1'b0);

assign idxprom9_fu_224_p1 = inc153844_fu_70;

assign m_axi_gmem_ARADDR = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARADDR;

assign m_axi_gmem_ARBURST = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARBURST;

assign m_axi_gmem_ARCACHE = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARCACHE;

assign m_axi_gmem_ARID = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARID;

assign m_axi_gmem_ARLEN = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARLEN;

assign m_axi_gmem_ARLOCK = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARLOCK;

assign m_axi_gmem_ARPROT = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARPROT;

assign m_axi_gmem_ARQOS = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARQOS;

assign m_axi_gmem_ARREGION = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARREGION;

assign m_axi_gmem_ARSIZE = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARSIZE;

assign m_axi_gmem_ARUSER = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_m_axi_gmem_ARUSER;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign numOfInNeurons_cast_fu_132_p1 = numOfInNeurons;

assign output_V_d0 = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_lhs_out;

assign sext_ln39_fu_166_p1 = $signed(tmp_1_fu_158_p3);

assign tmp_1_fu_158_p3 = {{tmp_fu_148_p4}, {6'd0}};

assign tmp_fu_148_p4 = {{add_ln39_fu_142_p2[16:6]}};

assign weights_V_address0 = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_address0;

assign weights_V_address1 = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_address1;

assign weights_V_ce0 = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_ce0;

assign weights_V_ce1 = grp_runLayer_Pipeline_VITIS_LOOP_41_2_fu_113_weights_V_ce1;

assign zext_ln39_fu_170_p1 = $unsigned(sext_ln39_fu_166_p1);

endmodule //nnlayer_runLayer
