<?xml version="1.0" encoding="UTF-8"?>
<module id="MibSpi" HW_revision="" XML_version="1" description="Multibuffered Serial Peripheral Interface">

<!-- (c) Texas Instruments 2003-2012, All rights reserved. -->
<!-- Filename:Hercules_MIBSPI_spec_3.0.1.xml                  -->
<!-- Version:1.0                                           -->

  <register id="GlbCtrl0" acronym="GlbCtrl0" offset="0x00" width="32" description="Global control register 0"></register>
  <register id="GlbCtrl1" acronym="GlbCtrl1" offset="0x04" width="32" description="Global control register 1"></register>
  <register id="Int0" acronym="Int0" offset="0x08" width="32" description="Interrupt Register"></register>
  <register id="IntLvl" acronym="IntLvl" offset="0x0C" width="32" description="Interrupt Level Register"></register>
  <register id="IntFlg" acronym="IntFlg" offset="0x10" width="32" description="Flag Register"></register>
  <register id="Fun" acronym="Fun" offset="0x14" width="32" description="Pin Control 0"></register>
  <register id="Dir" acronym="Dir" offset="0x18" width="32" description="Pin Control 1"></register>
  <register id="DIn" acronym="DIn" offset="0x1C" width="32" description="Pin Control 2"></register>
  <register id="DOut" acronym="DOut" offset="0x20" width="32" description="Pin Control 3"></register>
  <register id="DSet" acronym="DSet" offset="0x24" width="32" description="Pin Control 4"></register>
  <register id="DClr" acronym="DClr" offset="0x28" width="32" description="Pin Control 5"></register>
  <register id="PDr" acronym="PDr" offset="0x2C" width="32" description="Pin Control 6"></register>
  <register id="PDis" acronym="PDis" offset="0x30" width="32" description="Pin Control 7"></register>
  <register id="PSel" acronym="PSel" offset="0x34" width="32" description="Pin Control 8"></register>
  <register id="TxDat0" acronym="TxDat0" offset="0x38" width="32" description="Transmit Data Register 0"></register>
  <register id="TxDat1" acronym="TxDat1" offset="0x3C" width="32" description="Transmit Data Register 1"></register>
  <register id="RxBuf" acronym="RxBuf" offset="0x40" width="32" description="Receive Buffer Register"></register>
  <register id="Emu" acronym="Emu" offset="0x44" width="32" description="Emulation Register"></register>
  <register id="Delay" acronym="Delay" offset="0x48" width="32" description="Delay Register"></register>
  <register id="DefCs" acronym="DefCs" offset="0x4C" width="32" description="Default Chip select Register"></register>
  <register id="DatFmt0" acronym="DatFmt0" offset="0x50" width="32" description="Data Format Register 0"></register>
  <register id="DatFmt1" acronym="DatFmt1" offset="0x54" width="32" description="Data Format Register 1"></register>
  <register id="DatFmt2" acronym="DatFmt2" offset="0x58" width="32" description="Data Format Register 2"></register>
  <register id="DatFmt3" acronym="DatFmt3" offset="0x5C" width="32" description="Data Format Register 3"></register>
  <register id="SrSel" acronym="SrSel" offset="0x68" width="32" description="Pin Control Register 9"></register>
  <register id="IoLpbkTstCtrl" acronym="IoLpbkTstCtrl" offset="0x134" width="32" description="IO Loopback Test Control Register"></register>
</module>
