{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701355362747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701355362747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 23:42:42 2023 " "Processing started: Thu Nov 30 23:42:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701355362747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355362747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off termproject -c termproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off termproject -c termproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355362747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701355363031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701355363031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keypad_converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_converter " "Found entity 1: keypad_converter" {  } { { "keypad_converter.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_binary.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_binary.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_binary " "Found entity 1: decimal_to_binary" {  } { { "decimal_to_binary.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/decimal_to_binary.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register4 " "Found entity 1: register4" {  } { { "register4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/register4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trigger " "Found entity 1: trigger" {  } { { "trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_equal4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_equal4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_equal4 " "Found entity 1: is_equal4" {  } { { "is_equal4.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/is_equal4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/counter2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alphabet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alphabet_encoder " "Found entity 1: alphabet_encoder" {  } { { "alphabet_encoder.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file temp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/temp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register5 " "Found entity 1: register5" {  } { { "register5.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/register5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file word_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 word_register " "Found entity 1: word_register" {  } { { "word_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/word_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grader.bdf 1 1 " "Found 1 design units, including 1 entities, in source file grader.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 grader " "Found entity 1: grader" {  } { { "grader.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/grader.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "falling_trigger.bdf 1 1 " "Found 1 design units, including 1 entities, in source file falling_trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 falling_trigger " "Found entity 1: falling_trigger" {  } { { "falling_trigger.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/falling_trigger.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_correct.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_correct.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_correct " "Found entity 1: is_correct" {  } { { "is_correct.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/is_correct.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.bdf 1 1 " "Found 1 design units, including 1 entities, in source file checker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 checker " "Found entity 1: checker" {  } { { "checker.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/checker.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hang_man.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hang_man.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hang_man " "Found entity 1: hang_man" {  } { { "hang_man.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "life_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file life_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 life_register " "Found entity 1: life_register" {  } { { "life_register.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/life_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet_to_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file alphabet_to_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 alphabet_to_segment " "Found entity 1: alphabet_to_segment" {  } { { "alphabet_to_segment.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_to_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alphabet_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file alphabet_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 alphabet_selector " "Found entity 1: alphabet_selector" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "array_segment_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file array_segment_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 array_segment_controller " "Found entity 1: array_segment_controller" {  } { { "array_segment_controller.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/array_segment_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter3 " "Found entity 1: counter3" {  } { { "counter3.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/counter3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/decoder_3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file color_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 color_controller " "Found entity 1: color_controller" {  } { { "color_controller.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/color_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pnu_clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file pnu_clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 pnu_clk_div " "Found entity 1: pnu_clk_div" {  } { { "pnu_clk_div.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/pnu_clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sound_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sound_controller " "Found entity 1: sound_controller" {  } { { "sound_controller.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "index_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file index_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 index_generator " "Found entity 1: index_generator" {  } { { "index_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/index_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_generator " "Found entity 1: address_generator" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hang_man " "Elaborating entity \"hang_man\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701355369492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphabet_to_segment alphabet_to_segment:inst3 " "Elaborating entity \"alphabet_to_segment\" for hierarchy \"alphabet_to_segment:inst3\"" {  } { { "hang_man.bdf" "inst3" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { -232 704 864 -56 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_converter keypad_converter:inst " "Elaborating entity \"keypad_converter\" for hierarchy \"keypad_converter:inst\"" {  } { { "hang_man.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { -40 336 504 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_to_binary keypad_converter:inst\|decimal_to_binary:inst1 " "Elaborating entity \"decimal_to_binary\" for hierarchy \"keypad_converter:inst\|decimal_to_binary:inst1\"" {  } { { "keypad_converter.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 8 144 328 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphabet_encoder keypad_converter:inst\|alphabet_encoder:inst27 " "Elaborating entity \"alphabet_encoder\" for hierarchy \"keypad_converter:inst\|alphabet_encoder:inst27\"" {  } { { "keypad_converter.bdf" "inst27" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 184 1160 1368 264 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter2 keypad_converter:inst\|counter2:inst3 " "Elaborating entity \"counter2\" for hierarchy \"keypad_converter:inst\|counter2:inst3\"" {  } { { "keypad_converter.bdf" "inst3" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 344 920 1080 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6 " "Elaborating entity \"BUSMUX\" for hierarchy \"keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\"" {  } { { "counter2.bdf" "inst6" { Schematic "C:/intelFPGA_lite/20.1/termproject/counter2.bdf" { { 232 488 600 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\"" {  } { { "counter2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/counter2.bdf" { { 232 488 600 320 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6 " "Instantiated megafunction \"keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701355369579 ""}  } { { "counter2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/counter2.bdf" { { 232 488 600 320 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701355369579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\|lpm_mux:\$00000 keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6 " "Elaborated megafunction instantiation \"keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\", which is child of megafunction instantiation \"keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "counter2.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/counter2.bdf" { { 232 488 600 320 "inst6" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pjc " "Found entity 1: mux_pjc" {  } { { "db/mux_pjc.tdf" "" { Text "C:/intelFPGA_lite/20.1/termproject/db/mux_pjc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701355369712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355369712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pjc keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_pjc:auto_generated " "Elaborating entity \"mux_pjc\" for hierarchy \"keypad_converter:inst\|counter2:inst3\|BUSMUX:inst6\|lpm_mux:\$00000\|mux_pjc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_equal4 keypad_converter:inst\|is_equal4:inst25 " "Elaborating entity \"is_equal4\" for hierarchy \"keypad_converter:inst\|is_equal4:inst25\"" {  } { { "keypad_converter.bdf" "inst25" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 344 464 640 440 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register4 keypad_converter:inst\|register4:inst24 " "Elaborating entity \"register4\" for hierarchy \"keypad_converter:inst\|register4:inst24\"" {  } { { "keypad_converter.bdf" "inst24" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 88 472 632 216 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigger keypad_converter:inst\|trigger:inst23 " "Elaborating entity \"trigger\" for hierarchy \"keypad_converter:inst\|trigger:inst23\"" {  } { { "keypad_converter.bdf" "inst23" { Schematic "C:/intelFPGA_lite/20.1/termproject/keypad_converter.bdf" { { 192 168 280 288 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_register life_register:inst4 " "Elaborating entity \"life_register\" for hierarchy \"life_register:inst4\"" {  } { { "hang_man.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { 568 2248 2488 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grader grader:inst2 " "Elaborating entity \"grader\" for hierarchy \"grader:inst2\"" {  } { { "hang_man.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { 488 1792 2040 744 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "falling_trigger grader:inst2\|falling_trigger:inst9 " "Elaborating entity \"falling_trigger\" for hierarchy \"grader:inst2\|falling_trigger:inst9\"" {  } { { "grader.bdf" "inst9" { Schematic "C:/intelFPGA_lite/20.1/termproject/grader.bdf" { { 152 -40 72 248 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_correct is_correct:inst1 " "Elaborating entity \"is_correct\" for hierarchy \"is_correct:inst1\"" {  } { { "hang_man.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { 344 1264 1520 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checker is_correct:inst1\|checker:inst " "Elaborating entity \"checker\" for hierarchy \"is_correct:inst1\|checker:inst\"" {  } { { "is_correct.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/termproject/is_correct.bdf" { { -976 320 552 -880 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369822 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "XNOR inst " "Block or symbol \"XNOR\" of instance \"inst\" overlaps another block or symbol" {  } { { "checker.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/checker.bdf" { { 184 592 656 232 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701355369838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word_register word_register:inst8 " "Elaborating entity \"word_register\" for hierarchy \"word_register:inst8\"" {  } { { "hang_man.bdf" "inst8" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { -8 792 1064 184 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register5 word_register:inst8\|register5:inst " "Elaborating entity \"register5\" for hierarchy \"word_register:inst8\|register5:inst\"" {  } { { "word_register.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/termproject/word_register.bdf" { { -592 736 896 -464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_segment_controller array_segment_controller:inst5 " "Elaborating entity \"array_segment_controller\" for hierarchy \"array_segment_controller:inst5\"" {  } { { "hang_man.bdf" "inst5" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { -8 1808 2000 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 array_segment_controller:inst5\|decoder_3to8:inst3 " "Elaborating entity \"decoder_3to8\" for hierarchy \"array_segment_controller:inst5\|decoder_3to8:inst3\"" {  } { { "array_segment_controller.bdf" "inst3" { Schematic "C:/intelFPGA_lite/20.1/termproject/array_segment_controller.bdf" { { 80 -112 64 256 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355369995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3 array_segment_controller:inst5\|counter3:inst2 " "Elaborating entity \"counter3\" for hierarchy \"array_segment_controller:inst5\|counter3:inst2\"" {  } { { "array_segment_controller.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/termproject/array_segment_controller.bdf" { { 80 -568 -408 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alphabet_selector array_segment_controller:inst5\|alphabet_selector:inst1 " "Elaborating entity \"alphabet_selector\" for hierarchy \"array_segment_controller:inst5\|alphabet_selector:inst1\"" {  } { { "array_segment_controller.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/termproject/array_segment_controller.bdf" { { -232 -384 -136 104 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370026 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_alphabet alphabet_selector.v(30) " "Verilog HDL Always Construct warning at alphabet_selector.v(30): inferring latch(es) for variable \"output_alphabet\", which holds its previous value in one or more paths through the always construct" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[0\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[0\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[1\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[1\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[2\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[2\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[3\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[3\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|alphabet_selector"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_alphabet\[4\] alphabet_selector.v(32) " "Inferred latch for \"output_alphabet\[4\]\" at alphabet_selector.v(32)" {  } { { "alphabet_selector.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/alphabet_selector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|alphabet_selector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sound_controller sound_controller:inst7 " "Elaborating entity \"sound_controller\" for hierarchy \"sound_controller:inst7\"" {  } { { "hang_man.bdf" "inst7" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { 304 2584 2792 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "pnu_clk_div inst " "Block or symbol \"pnu_clk_div\" of instance \"inst\" overlaps another block or symbol" {  } { { "sound_controller.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { -8 720 872 104 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "pnu_clk_div inst3 " "Block or symbol \"pnu_clk_div\" of instance \"inst3\" overlaps another block or symbol" {  } { { "sound_controller.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { 200 720 872 312 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "pnu_clk_div inst2 " "Block or symbol \"pnu_clk_div\" of instance \"inst2\" overlaps another block or symbol" {  } { { "sound_controller.bdf" "" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { 312 720 872 424 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pnu_clk_div sound_controller:inst7\|pnu_clk_div:inst4 " "Elaborating entity \"pnu_clk_div\" for hierarchy \"sound_controller:inst7\|pnu_clk_div:inst4\"" {  } { { "sound_controller.bdf" "inst4" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { 416 720 872 528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|sound_controller|pnu_clk_div:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator sound_controller:inst7\|address_generator:inst5 " "Elaborating entity \"address_generator\" for hierarchy \"sound_controller:inst7\|address_generator:inst5\"" {  } { { "sound_controller.bdf" "inst5" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { -120 136 368 24 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register0.data_a 0 address_generator.v(12) " "Net \"register0.data_a\" at address_generator.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register0.waddr_a 0 address_generator.v(12) " "Net \"register0.waddr_a\" at address_generator.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register1.data_a 0 address_generator.v(13) " "Net \"register1.data_a\" at address_generator.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register1.waddr_a 0 address_generator.v(13) " "Net \"register1.waddr_a\" at address_generator.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register2.data_a 0 address_generator.v(14) " "Net \"register2.data_a\" at address_generator.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register2.waddr_a 0 address_generator.v(14) " "Net \"register2.waddr_a\" at address_generator.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register3.data_a 0 address_generator.v(15) " "Net \"register3.data_a\" at address_generator.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register3.waddr_a 0 address_generator.v(15) " "Net \"register3.waddr_a\" at address_generator.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register0.we_a 0 address_generator.v(12) " "Net \"register0.we_a\" at address_generator.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register1.we_a 0 address_generator.v(13) " "Net \"register1.we_a\" at address_generator.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register2.we_a 0 address_generator.v(14) " "Net \"register2.we_a\" at address_generator.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "register3.we_a 0 address_generator.v(15) " "Net \"register3.we_a\" at address_generator.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "address_generator.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|address_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "index_generator sound_controller:inst7\|address_generator:inst5\|index_generator:index_gen " "Elaborating entity \"index_generator\" for hierarchy \"sound_controller:inst7\|address_generator:inst5\|index_generator:index_gen\"" {  } { { "address_generator.v" "index_gen" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pnu_clk_div sound_controller:inst7\|pnu_clk_div:inst14 " "Elaborating entity \"pnu_clk_div\" for hierarchy \"sound_controller:inst7\|pnu_clk_div:inst14\"" {  } { { "sound_controller.bdf" "inst14" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { -40 -224 -72 72 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|sound_controller|pnu_clk_div:inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pnu_clk_div sound_controller:inst7\|pnu_clk_div:inst " "Elaborating entity \"pnu_clk_div\" for hierarchy \"sound_controller:inst7\|pnu_clk_div:inst\"" {  } { { "sound_controller.bdf" "inst" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { -8 720 872 104 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|sound_controller|pnu_clk_div:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pnu_clk_div sound_controller:inst7\|pnu_clk_div:inst3 " "Elaborating entity \"pnu_clk_div\" for hierarchy \"sound_controller:inst7\|pnu_clk_div:inst3\"" {  } { { "sound_controller.bdf" "inst3" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { 200 720 872 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|sound_controller|pnu_clk_div:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pnu_clk_div sound_controller:inst7\|pnu_clk_div:inst2 " "Elaborating entity \"pnu_clk_div\" for hierarchy \"sound_controller:inst7\|pnu_clk_div:inst2\"" {  } { { "sound_controller.bdf" "inst2" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { 312 720 872 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 "|sound_controller|pnu_clk_div:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pnu_clk_div sound_controller:inst7\|pnu_clk_div:inst1 " "Elaborating entity \"pnu_clk_div\" for hierarchy \"sound_controller:inst7\|pnu_clk_div:inst1\"" {  } { { "sound_controller.bdf" "inst1" { Schematic "C:/intelFPGA_lite/20.1/termproject/sound_controller.bdf" { { 96 720 872 208 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370042 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pnu_clk_div.v(26) " "Verilog HDL assignment warning at pnu_clk_div.v(26): truncated value with size 32 to match size of target (20)" {  } { { "pnu_clk_div.v" "" { Text "C:/intelFPGA_lite/20.1/termproject/pnu_clk_div.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701355370058 "|sound_controller|pnu_clk_div:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_controller color_controller:inst6 " "Elaborating entity \"color_controller\" for hierarchy \"color_controller:inst6\"" {  } { { "hang_man.bdf" "inst6" { Schematic "C:/intelFPGA_lite/20.1/termproject/hang_man.bdf" { { 488 2592 2776 584 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370058 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sound_controller:inst7\|address_generator:inst5\|register0 " "RAM logic \"sound_controller:inst7\|address_generator:inst5\|register0\" is uninferred due to inappropriate RAM size" {  } { { "address_generator.v" "register0" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701355370280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sound_controller:inst7\|address_generator:inst5\|register1 " "RAM logic \"sound_controller:inst7\|address_generator:inst5\|register1\" is uninferred due to inappropriate RAM size" {  } { { "address_generator.v" "register1" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701355370280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sound_controller:inst7\|address_generator:inst5\|register2 " "RAM logic \"sound_controller:inst7\|address_generator:inst5\|register2\" is uninferred due to inappropriate RAM size" {  } { { "address_generator.v" "register2" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701355370280 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sound_controller:inst7\|address_generator:inst5\|register3 " "RAM logic \"sound_controller:inst7\|address_generator:inst5\|register3\" is uninferred due to inappropriate RAM size" {  } { { "address_generator.v" "register3" { Text "C:/intelFPGA_lite/20.1/termproject/address_generator.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1701355370280 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701355370280 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 C:/intelFPGA_lite/20.1/termproject/db/termproject.ram0_address_generator_1e65b5f3.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"C:/intelFPGA_lite/20.1/termproject/db/termproject.ram0_address_generator_1e65b5f3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701355370280 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 C:/intelFPGA_lite/20.1/termproject/db/termproject.ram1_address_generator_1e65b5f3.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"C:/intelFPGA_lite/20.1/termproject/db/termproject.ram1_address_generator_1e65b5f3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701355370280 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 C:/intelFPGA_lite/20.1/termproject/db/termproject.ram2_address_generator_1e65b5f3.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"C:/intelFPGA_lite/20.1/termproject/db/termproject.ram2_address_generator_1e65b5f3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701355370280 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 5 C:/intelFPGA_lite/20.1/termproject/db/termproject.ram3_address_generator_1e65b5f3.hdl.mif " "Memory depth (8) in the design file differs from memory depth (5) in the Memory Initialization File \"C:/intelFPGA_lite/20.1/termproject/db/termproject.ram3_address_generator_1e65b5f3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1701355370280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701355370561 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701355370909 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701355370909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "419 " "Implemented 419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701355370968 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701355370968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "370 " "Implemented 370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701355370968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701355370968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701355370981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 23:42:50 2023 " "Processing ended: Thu Nov 30 23:42:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701355370981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701355370981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701355370981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701355370981 ""}
