// Seed: 4106265534
module module_0;
  wire id_1 = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
  wire id_5;
  tri1 id_6 = 1;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1
);
  assign id_0 = 1;
  assign id_0 = 1'b0;
  module_0();
endmodule
module module_0 (
    output uwire id_0,
    input wire module_2,
    input tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri1 id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri id_10,
    input supply0 id_11,
    input tri id_12,
    input wor id_13,
    input wire id_14,
    input tri id_15,
    output tri1 id_16,
    output tri1 id_17,
    input tri0 id_18,
    output uwire id_19,
    input wor id_20,
    output wor id_21,
    input tri1 id_22,
    output tri1 id_23,
    input wand id_24
);
  module_0();
  rnmos (1'b0, 1);
  wire id_26;
endmodule
