;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SUB #72, @210
	DAT #30, #9
	DAT #30, #89
	CMP #12, @10
	CMP -207, <-721
	CMP #12, @10
	SLT @-127, 100
	SPL 0, <402
	SUB #12, @223
	CMP -207, <-721
	SUB @1, -1
	ADD 30, 9
	ADD 30, 9
	SPL 0, <402
	SPL @101, @-201
	SPL @101, @-201
	MOV -7, <-20
	MOV -1, <-20
	SPL 0, <402
	SUB #0, -40
	SUB 30, 9
	SLT #101, <-201
	ADD 30, 9
	SLT #101, <-201
	DJN 20, #10
	CMP #12, @10
	SPL 0, <402
	SPL 0, <402
	SLT -1, <-20
	SUB #10, <3
	SLT 701, 260
	DJN 20, #10
	ADD 210, 60
	CMP 10, 600
	SLT -1, <-20
	ADD 210, 60
	SUB #10, <3
	CMP #12, @200
	MOV -1, <-20
	SPL 0, <402
	DJN -1, @-20
