INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/Esercizio6_versionenuova/Esercizio6_versionenuova.srcs/sim_1/new/tester_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tester_tb'
