

================================================================
== Synthesis Summary Report of 'lab1_z1'
================================================================
+ General Information: 
    * Date:           Mon Oct 10 00:45:08 2022
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab1_z1
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |  Modules  | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |          |     |
    |  & Loops  | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ lab1_z1  |     -|  0.90|        1|   6.000|         -|        2|     -|        no|     -|   -|  19 (~0%)|  73 (~0%)|    -|
    +-----------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| a         | ap_none | 16       |
| ap_return |         | 32       |
| b         | ap_none | 16       |
| c         | ap_none | 16       |
| d         | ap_none | 16       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | short    |
| b        | in        | short    |
| c        | in        | short    |
| d        | in        | short    |
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| a        | a            | port    |
| b        | b            | port    |
| c        | c            | port    |
| d        | d            | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+----------------------+-----+--------+-----------+-----+--------+---------+
| Name                 | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+----------------------+-----+--------+-----------+-----+--------+---------+
| + lab1_z1            | 0   |        |           |     |        |         |
|   add_ln5_fu_56_p2   | -   |        | add_ln5   | add | fabric | 0       |
|   add_ln5_1_fu_73_p2 | -   |        | add_ln5_1 | sub | tadder | 0       |
|   y_fu_79_p2         | -   |        | y         | sub | tadder | 0       |
+----------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== User Pragma Report
================================================================
  No pragmas found

