{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601680863731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601680863741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 02 17:21:03 2020 " "Processing started: Fri Oct 02 17:21:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601680863741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680863741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Embed -c Embed " "Command: quartus_map --read_settings_files=on --write_settings_files=off Embed -c Embed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680863741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601680865419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601680865419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/embed.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/embed.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed " "Found entity 1: Embed" {  } { { "Embed/synthesis/Embed.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/Embed.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Embed/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Embed/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "Embed/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_irq_mapper " "Found entity 1: Embed_irq_mapper" {  } { { "Embed/synthesis/submodules/Embed_irq_mapper.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1 " "Found entity 1: Embed_mm_interconnect_1" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_rsp_mux " "Found entity 1: Embed_mm_interconnect_1_rsp_mux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878424 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Embed/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_rsp_demux " "Found entity 1: Embed_mm_interconnect_1_rsp_demux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_demux.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_cmd_mux " "Found entity 1: Embed_mm_interconnect_1_cmd_mux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_mux.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_cmd_demux " "Found entity 1: Embed_mm_interconnect_1_cmd_demux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_demux.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Embed/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878429 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Embed/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Embed/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_router_001_default_decode " "Found entity 1: Embed_mm_interconnect_1_router_001_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878439 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_1_router_001 " "Found entity 2: Embed_mm_interconnect_1_router_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878439 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_1_router_default_decode " "Found entity 1: Embed_mm_interconnect_1_router_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878448 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_1_router " "Found entity 2: Embed_mm_interconnect_1_router" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Embed/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Embed/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Embed/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Embed/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0 " "Found entity 1: Embed_mm_interconnect_0" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter_005" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "Embed/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Embed/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Embed/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_mux_002 " "Found entity 1: Embed_mm_interconnect_0_rsp_mux_002" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_mux_001 " "Found entity 1: Embed_mm_interconnect_0_rsp_mux_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_mux " "Found entity 1: Embed_mm_interconnect_0_rsp_mux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux_010 " "Found entity 1: Embed_mm_interconnect_0_rsp_demux_010" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_010.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux_007 " "Found entity 1: Embed_mm_interconnect_0_rsp_demux_007" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_007.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux_001 " "Found entity 1: Embed_mm_interconnect_0_rsp_demux_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_rsp_demux " "Found entity 1: Embed_mm_interconnect_0_rsp_demux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_mux_001 " "Found entity 1: Embed_mm_interconnect_0_cmd_mux_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_mux " "Found entity 1: Embed_mm_interconnect_0_cmd_mux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_demux_002 " "Found entity 1: Embed_mm_interconnect_0_cmd_demux_002" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_002.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_demux_001 " "Found entity 1: Embed_mm_interconnect_0_cmd_demux_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_cmd_demux " "Found entity 1: Embed_mm_interconnect_0_cmd_demux" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878538 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878538 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878538 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878538 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878538 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Embed/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878550 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Embed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Embed/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Embed/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_012_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_012_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878560 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_012 " "Found entity 2: Embed_mm_interconnect_0_router_012" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_010_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_010_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878560 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_010 " "Found entity 2: Embed_mm_interconnect_0_router_010" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_008_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_008_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878560 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_008 " "Found entity 2: Embed_mm_interconnect_0_router_008" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878560 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_004_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_004_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878568 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_004 " "Found entity 2: Embed_mm_interconnect_0_router_004" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_003_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_003_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878570 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_003 " "Found entity 2: Embed_mm_interconnect_0_router_003" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_002_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_002_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878570 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_002 " "Found entity 2: Embed_mm_interconnect_0_router_002" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_001_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_001_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878570 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router_001 " "Found entity 2: Embed_mm_interconnect_0_router_001" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Embed_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Embed_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Embed_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680878578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_mm_interconnect_0_router_default_decode " "Found entity 1: Embed_mm_interconnect_0_router_default_decode" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878580 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_mm_interconnect_0_router " "Found entity 2: Embed_mm_interconnect_0_router" {  } { { "Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_timer_0 " "Found entity 1: Embed_timer_0" {  } { { "Embed/synthesis/submodules/Embed_timer_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_sysid " "Found entity 1: Embed_sysid" {  } { { "Embed/synthesis/submodules/Embed_sysid.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_spi_0 " "Found entity 1: Embed_spi_0" {  } { { "Embed/synthesis/submodules/Embed_spi_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_slide_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_slide_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_slide_pio " "Found entity 1: Embed_slide_pio" {  } { { "Embed/synthesis/submodules/Embed_slide_pio.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_slide_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file embed/synthesis/submodules/embed_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_sdram_input_efifo_module " "Found entity 1: Embed_sdram_input_efifo_module" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878590 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_sdram " "Found entity 2: Embed_sdram" {  } { { "Embed/synthesis/submodules/Embed_sdram.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_onchip_memory2_0 " "Found entity 1: Embed_onchip_memory2_0" {  } { { "Embed/synthesis/submodules/Embed_onchip_memory2_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file embed/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878600 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878600 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878600 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878600 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878600 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878600 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_util.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "Embed/synthesis/submodules/altera_onchip_flash.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "Embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0 " "Found entity 1: Embed_nios2_gen2_0" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680878711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680878711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: Embed_nios2_gen2_0_cpu_ic_data_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: Embed_nios2_gen2_0_cpu_ic_tag_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_nios2_gen2_0_cpu_bht_module " "Found entity 3: Embed_nios2_gen2_0_cpu_bht_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: Embed_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "5 Embed_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: Embed_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "6 Embed_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: Embed_nios2_gen2_0_cpu_dc_tag_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "7 Embed_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: Embed_nios2_gen2_0_cpu_dc_data_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "8 Embed_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: Embed_nios2_gen2_0_cpu_dc_victim_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "9 Embed_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: Embed_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "10 Embed_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: Embed_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "11 Embed_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: Embed_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "12 Embed_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: Embed_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "13 Embed_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: Embed_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "14 Embed_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: Embed_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "15 Embed_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: Embed_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "16 Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: Embed_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "17 Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: Embed_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1908 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "18 Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: Embed_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "19 Embed_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: Embed_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 1998 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "20 Embed_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: Embed_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "21 Embed_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: Embed_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2507 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "22 Embed_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: Embed_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2577 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "23 Embed_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: Embed_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "24 Embed_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: Embed_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2687 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "25 Embed_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: Embed_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "26 Embed_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: Embed_nios2_gen2_0_cpu_nios2_oci" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""} { "Info" "ISGN_ENTITY_NAME" "27 Embed_nios2_gen2_0_cpu " "Found entity 27: Embed_nios2_gen2_0_cpu" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu.v" 3484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: Embed_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: Embed_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: Embed_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_mult_cell " "Found entity 1: Embed_nios2_gen2_0_cpu_mult_cell" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_nios2_gen2_0_cpu_test_bench " "Found entity 1: Embed_nios2_gen2_0_cpu_test_bench" {  } { { "Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0 " "Found entity 1: Embed_modular_adc_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_001 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_001" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_001_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_1.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_splitter " "Found entity 1: altera_avalon_st_splitter" {  } { { "Embed/synthesis/submodules/altera_avalon_st_splitter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_splitter.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sample_store.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sequencer.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "Embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_modular_adc_0_adc_monitor_internal.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_modular_adc_0_adc_monitor_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_modular_adc_0_adc_monitor_internal " "Found entity 1: Embed_modular_adc_0_adc_monitor_internal" {  } { { "Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_modular_adc_0_adc_monitor_internal.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv 2 1 " "Found 2 design units, including 1 entities, in source file embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_trace_monitor_endpoint_wpackage (SystemVerilog) (Embed) " "Found design unit 1: altera_trace_monitor_endpoint_wpackage (SystemVerilog) (Embed)" {  } { { "Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880198 ""} { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_monitor_endpoint_wrapper " "Found entity 1: altera_trace_monitor_endpoint_wrapper" {  } { { "Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_monitor_endpoint_wrapper.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(148) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(148): always construct contains both blocking and non-blocking assignments" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 148 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1601680880198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_trace_adc_monitor_core.sv(637) " "Verilog HDL warning at altera_trace_adc_monitor_core.sv(637): extended using \"x\" or \"z\"" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 637 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1601680880198 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_trace_adc_monitor_core.sv(523) " "Verilog HDL information at altera_trace_adc_monitor_core.sv(523): always construct contains both blocking and non-blocking assignments" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 523 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1601680880198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_trace_adc_monitor_core.sv 4 4 " "Found 4 design units, including 4 entities, in source file embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_timestamp_manager " "Found entity 1: altera_trace_adc_monitor_timestamp_manager" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880198 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_trace_adc_monitor_issp " "Found entity 2: altera_trace_adc_monitor_issp" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880198 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_trace_adc_monitor_capture_interface " "Found entity 3: altera_trace_adc_monitor_capture_interface" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880198 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_trace_adc_monitor_core " "Found entity 4: altera_trace_adc_monitor_core" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_core.sv" 648 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa_inst " "Found entity 1: altera_trace_adc_monitor_wa_inst" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_wa_inst.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_trace_adc_monitor_wa.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_trace_adc_monitor_wa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_trace_adc_monitor_wa " "Found entity 1: altera_trace_adc_monitor_wa" {  } { { "Embed/synthesis/submodules/altera_trace_adc_monitor_wa.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_trace_adc_monitor_wa.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880208 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1601680880216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "Embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "Embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "Embed/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0 " "Found entity 1: Embed_master_0" {  } { { "Embed/synthesis/submodules/Embed_master_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0_p2b_adapter " "Found entity 1: Embed_master_0_p2b_adapter" {  } { { "Embed/synthesis/submodules/Embed_master_0_p2b_adapter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0_b2p_adapter " "Found entity 1: Embed_master_0_b2p_adapter" {  } { { "Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file embed/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880248 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880248 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880248 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880248 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880248 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880248 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "Embed/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "Embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_master_0_timing_adt " "Found entity 1: Embed_master_0_timing_adt" {  } { { "Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file embed/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880258 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880258 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "Embed/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "Embed/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "Embed/synthesis/submodules/altera_jtag_streaming.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "Embed/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "Embed/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file embed/synthesis/submodules/embed_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_led_pio " "Found entity 1: Embed_led_pio" {  } { { "Embed/synthesis/submodules/Embed_led_pio.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file embed/synthesis/submodules/embed_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_jtag_uart_0_sim_scfifo_w " "Found entity 1: Embed_jtag_uart_0_sim_scfifo_w" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880278 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_jtag_uart_0_scfifo_w " "Found entity 2: Embed_jtag_uart_0_scfifo_w" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880278 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_jtag_uart_0_sim_scfifo_r " "Found entity 3: Embed_jtag_uart_0_sim_scfifo_r" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880278 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_jtag_uart_0_scfifo_r " "Found entity 4: Embed_jtag_uart_0_scfifo_r" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880278 ""} { "Info" "ISGN_ENTITY_NAME" "5 Embed_jtag_uart_0 " "Found entity 5: Embed_jtag_uart_0" {  } { { "Embed/synthesis/submodules/Embed_jtag_uart_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_altpll_1.v 4 4 " "Found 4 design units, including 4 entities, in source file embed/synthesis/submodules/embed_altpll_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_altpll_1_dffpipe_l2c " "Found entity 1: Embed_altpll_1_dffpipe_l2c" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880286 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_altpll_1_stdsync_sv6 " "Found entity 2: Embed_altpll_1_stdsync_sv6" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880286 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_altpll_1_altpll_gr22 " "Found entity 3: Embed_altpll_1_altpll_gr22" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880286 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_altpll_1 " "Found entity 4: Embed_altpll_1" {  } { { "Embed/synthesis/submodules/Embed_altpll_1.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_1.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "embed/synthesis/submodules/embed_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file embed/synthesis/submodules/embed_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Embed_altpll_0_dffpipe_l2c " "Found entity 1: Embed_altpll_0_dffpipe_l2c" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880288 ""} { "Info" "ISGN_ENTITY_NAME" "2 Embed_altpll_0_stdsync_sv6 " "Found entity 2: Embed_altpll_0_stdsync_sv6" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880288 ""} { "Info" "ISGN_ENTITY_NAME" "3 Embed_altpll_0_altpll_a3g2 " "Found entity 3: Embed_altpll_0_altpll_a3g2" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880288 ""} { "Info" "ISGN_ENTITY_NAME" "4 Embed_altpll_0 " "Found entity 4: Embed_altpll_0" {  } { { "Embed/synthesis/submodules/Embed_altpll_0.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed/synthesis/submodules/Embed_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "v/spi_ee_config.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/v/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "v/spi_param.h" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/v/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601680880298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "v/spi_controller.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/v/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880298 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "v/led_driver.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/v/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1601680880298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file v/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "v/led_driver.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/v/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "v/SEG7_LUT_6.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/v/SEG7_LUT_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/v/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "VGA_DATA/VGA_OSD_RAM.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/VGA_DATA/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_DATA/VGA_Controller.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/VGA_DATA/VGA_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_data/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "VGA_DATA/Img_RAM.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/VGA_DATA/Img_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/v/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880318 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"endmodule\" DE10_LITE_Default.v(107) " "Verilog HDL syntax error at DE10_LITE_Default.v(107) near text: \";\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE10_LITE_Default.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/DE10_LITE_Default.v" 107 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1601680880318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_Default.v(130) " "Verilog HDL Module Instantiation warning at DE10_LITE_Default.v(130): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_Default.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/DE10_LITE_Default.v" 130 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1601680880318 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE10_LITE_Default DE10_LITE_Default.v(6) " "Ignored design unit \"DE10_LITE_Default\" at DE10_LITE_Default.v(6) due to previous errors" {  } { { "DE10_LITE_Default.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/DE10_LITE_Default.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1601680880318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default.v 0 0 " "Found 0 design units, including 0 entities, in source file de10_lite_default.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "E:/repos/ECEN5863_projects/DE10liteEmbed/VGA_Audio_PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601680880318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/repos/ECEN5863_projects/DE10liteEmbed/Embed.map.smsg " "Generated suppressed messages file E:/repos/ECEN5863_projects/DE10liteEmbed/Embed.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680880457 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601680882335 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 02 17:21:22 2020 " "Processing ended: Fri Oct 02 17:21:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601680882335 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601680882335 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601680882335 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601680882335 ""}
