ARM GAS  E:\msys32\tmp\cc7KgjiY.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim2.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.TIM_Base_Init,"ax",%progbits
  18              		.align	1
  19              		.global	TIM_Base_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	TIM_Base_Init:
  26              	.LFB1:
  27              		.file 1 "Src/tim2.c"
   1:Src/tim2.c    **** #include "project.h"
   2:Src/tim2.c    **** 
   3:Src/tim2.c    **** void counter2_config(){	
   4:Src/tim2.c    **** 	TIM_Base_Init();
   5:Src/tim2.c    **** 	config_ext_clk1();
   6:Src/tim2.c    **** 	// mTIM_Base_SetConfig(10u , 0u);
   7:Src/tim2.c    **** 	// TIM_SlaveConfigSynchronization();
   8:Src/tim2.c    **** 	// TIMEx_MasterConfigSynchronization();
   9:Src/tim2.c    **** 		
  10:Src/tim2.c    **** }
  11:Src/tim2.c    **** void TIM_Base_Init(){
  28              		.loc 1 11 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 24
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  12:Src/tim2.c    **** 	/* Init the low level hardware :CLOCK , GPIO, NVIC */
  13:Src/tim2.c    ****     //HAL_TIM_Base_MspInit(htim);
  14:Src/tim2.c    **** 	//1.enable clock 
  15:Src/tim2.c    **** 	//2.config gpio
  16:Src/tim2.c    **** 	//3.set priority & enable interrupt
  17:Src/tim2.c    **** 	mGPIO_TypeDef GPIO_Init;
  18:Src/tim2.c    **** 	GPIO_Init.mpin  =  mGPIO_PIN(0);
  40              		.loc 1 18 0
ARM GAS  E:\msys32\tmp\cc7KgjiY.s 			page 2


  41 0004 0123     		movs	r3, #1
  42 0006 0093     		str	r3, [sp]
  19:Src/tim2.c    **** 	GPIO_Init.moder = mGPIO_MODER_ALT;
  43              		.loc 1 19 0
  44 0008 0222     		movs	r2, #2
  45 000a 0192     		str	r2, [sp, #4]
  20:Src/tim2.c    **** 	GPIO_Init.type = mPUSH_PULL;
  46              		.loc 1 20 0
  47 000c 0024     		movs	r4, #0
  48 000e 0294     		str	r4, [sp, #8]
  21:Src/tim2.c    **** 	GPIO_Init.pull  = mNO_PULL;
  49              		.loc 1 21 0
  50 0010 0394     		str	r4, [sp, #12]
  22:Src/tim2.c    **** 	GPIO_Init.speed = mFAST_SPEED;
  51              		.loc 1 22 0
  52 0012 0492     		str	r2, [sp, #16]
  23:Src/tim2.c    **** 	GPIO_Init.alternate = 1; 
  53              		.loc 1 23 0
  54 0014 0593     		str	r3, [sp, #20]
  24:Src/tim2.c    **** 		
  25:Src/tim2.c    **** 	/* Peripheral clock enable tim 4*/
  26:Src/tim2.c    **** 	enable_rcc_tim2();
  55              		.loc 1 26 0
  56 0016 094A     		ldr	r2, .L3
  57 0018 1368     		ldr	r3, [r2]
  58 001a 43F00103 		orr	r3, r3, #1
  59 001e 1360     		str	r3, [r2]
  27:Src/tim2.c    **** 	
  28:Src/tim2.c    **** 	init_pin(mGPIOA , &GPIO_Init);
  60              		.loc 1 28 0
  61 0020 6946     		mov	r1, sp
  62 0022 0748     		ldr	r0, .L3+4
  63 0024 FFF7FEFF 		bl	init_pin
  64              	.LVL0:
  29:Src/tim2.c    **** 	mNVIC_SetPriority(TIM2_IRQn, 0);
  65              		.loc 1 29 0
  66 0028 2146     		mov	r1, r4
  67 002a 1C20     		movs	r0, #28
  68 002c FFF7FEFF 		bl	mNVIC_SetPriority
  69              	.LVL1:
  30:Src/tim2.c    **** 	mNVIC_EnableIRQ(TIM2_IRQn);
  70              		.loc 1 30 0
  71 0030 1C20     		movs	r0, #28
  72 0032 FFF7FEFF 		bl	mNVIC_EnableIRQ
  73              	.LVL2:
  31:Src/tim2.c    **** 	
  32:Src/tim2.c    **** 
  33:Src/tim2.c    **** }
  74              		.loc 1 33 0
  75 0036 06B0     		add	sp, sp, #24
  76              	.LCFI2:
  77              		.cfi_def_cfa_offset 8
  78              		@ sp needed
  79 0038 10BD     		pop	{r4, pc}
  80              	.L4:
  81 003a 00BF     		.align	2
  82              	.L3:
ARM GAS  E:\msys32\tmp\cc7KgjiY.s 			page 3


  83 003c 40380240 		.word	1073887296
  84 0040 00000240 		.word	1073872896
  85              		.cfi_endproc
  86              	.LFE1:
  88              		.section	.text.counter2_config,"ax",%progbits
  89              		.align	1
  90              		.global	counter2_config
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  94              		.fpu fpv4-sp-d16
  96              	counter2_config:
  97              	.LFB0:
   3:Src/tim2.c    **** 	TIM_Base_Init();
  98              		.loc 1 3 0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 0
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102 0000 08B5     		push	{r3, lr}
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 8
 105              		.cfi_offset 3, -8
 106              		.cfi_offset 14, -4
   4:Src/tim2.c    **** 	config_ext_clk1();
 107              		.loc 1 4 0
 108 0002 FFF7FEFF 		bl	TIM_Base_Init
 109              	.LVL3:
   5:Src/tim2.c    **** 	// mTIM_Base_SetConfig(10u , 0u);
 110              		.loc 1 5 0
 111 0006 FFF7FEFF 		bl	config_ext_clk1
 112              	.LVL4:
  10:Src/tim2.c    **** void TIM_Base_Init(){
 113              		.loc 1 10 0
 114 000a 08BD     		pop	{r3, pc}
 115              		.cfi_endproc
 116              	.LFE0:
 118              		.section	.text.TIM_SlaveConfigSynchronization,"ax",%progbits
 119              		.align	1
 120              		.global	TIM_SlaveConfigSynchronization
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 126              	TIM_SlaveConfigSynchronization:
 127              	.LFB2:
  34:Src/tim2.c    **** 
  35:Src/tim2.c    **** void TIM_SlaveConfigSynchronization(){
 128              		.loc 1 35 0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		@ link register save eliminated.
  36:Src/tim2.c    **** 	u32_t temp_reg , tmpccer , tmpccmr1;
  37:Src/tim2.c    **** 	//TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
  38:Src/tim2.c    ****     /* Set the Time Base configuration */
  39:Src/tim2.c    **** 		/* Set the Input Trigger source */
  40:Src/tim2.c    **** 		temp_reg = read_reg(mTIM_SMCR(mTIM2) , ~(7u <<4));
ARM GAS  E:\msys32\tmp\cc7KgjiY.s 			page 4


 133              		.loc 1 40 0
 134 0000 0C4A     		ldr	r2, .L8
 135 0002 1368     		ldr	r3, [r2]
 136 0004 23F07003 		bic	r3, r3, #112
 137              	.LVL5:
  41:Src/tim2.c    **** 		temp_reg |= (5u <<4);
  42:Src/tim2.c    **** 		write_reg(mTIM_SMCR(mTIM2) , temp_reg);	
  43:Src/tim2.c    **** 		
  44:Src/tim2.c    **** 		/* Set the slave mode */
  45:Src/tim2.c    **** 		temp_reg = read_reg(mTIM_SMCR(mTIM2) , ~(7u <<0));
  46:Src/tim2.c    **** 		temp_reg |= 7u;
 138              		.loc 1 46 0
 139 0008 43F05703 		orr	r3, r3, #87
 140              	.LVL6:
  47:Src/tim2.c    **** 		write_reg(mTIM_SMCR(mTIM2) , temp_reg);
 141              		.loc 1 47 0
 142 000c 1360     		str	r3, [r2]
  48:Src/tim2.c    **** 	
  49:Src/tim2.c    ****     	/* Configure the trigger prescaler, filter, and polarity */  
  50:Src/tim2.c    **** 					  
  51:Src/tim2.c    **** 			tmpccer = read_reg(mTIM_CCER(mTIM2) , ~(1u <<0));
 143              		.loc 1 51 0
 144 000e 0A48     		ldr	r0, .L8+4
 145 0010 0268     		ldr	r2, [r0]
 146              	.LVL7:
  52:Src/tim2.c    **** 			tmpccmr1 = read_reg(mTIM_CCMR1(mTIM2) , ~0U);
 147              		.loc 1 52 0
 148 0012 0A49     		ldr	r1, .L8+8
 149 0014 0B68     		ldr	r3, [r1]
 150              	.LVL8:
  53:Src/tim2.c    **** 
  54:Src/tim2.c    **** 			/* Set the filter */
  55:Src/tim2.c    **** 
  56:Src/tim2.c    **** 			tmpccmr1   &= ~(0xFu << 4);
  57:Src/tim2.c    **** 			tmpccmr1   |= (15u << 4);
 151              		.loc 1 57 0
 152 0016 43F0F003 		orr	r3, r3, #240
 153              	.LVL9:
  58:Src/tim2.c    **** 
  59:Src/tim2.c    **** 			// /* Select the Polarity and set the CC1E Bit */
  60:Src/tim2.c    **** 			// tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  61:Src/tim2.c    **** 			// tmpccer |= TIM_ICPolarity;
  62:Src/tim2.c    **** 			tmpccer  &= ~(1u <<0 | 1u << 3);
 154              		.loc 1 62 0
 155 001a 22F00902 		bic	r2, r2, #9
 156              	.LVL10:
  63:Src/tim2.c    **** 			tmpccer |= 0u;
  64:Src/tim2.c    **** 			
  65:Src/tim2.c    **** 			write_reg(mTIM_CCER(mTIM2) , tmpccer);
 157              		.loc 1 65 0
 158 001e 0260     		str	r2, [r0]
  66:Src/tim2.c    **** 			write_reg(mTIM_CCMR1(mTIM2) , tmpccmr1);
 159              		.loc 1 66 0
 160 0020 0B60     		str	r3, [r1]
  67:Src/tim2.c    **** 							
  68:Src/tim2.c    **** 			// /* Disable Trigger Interrupt */		
  69:Src/tim2.c    **** 			temp_reg = read_reg(mTIM_DIER(mTIM2) , ~(1u << 6));
ARM GAS  E:\msys32\tmp\cc7KgjiY.s 			page 5


 161              		.loc 1 69 0
 162 0022 074A     		ldr	r2, .L8+12
 163              	.LVL11:
 164 0024 1368     		ldr	r3, [r2]
 165              	.LVL12:
  70:Src/tim2.c    **** 			write_reg(mTIM_DIER(mTIM2) , temp_reg);
  71:Src/tim2.c    **** 			
  72:Src/tim2.c    **** 
  73:Src/tim2.c    **** 			// /* Disable Trigger DMA request */
  74:Src/tim2.c    **** 			temp_reg = read_reg(mTIM_DIER(mTIM2) , ~(1u << 14));
 166              		.loc 1 74 0
 167 0026 23F48043 		bic	r3, r3, #16384
 168              	.LVL13:
 169 002a 23F04003 		bic	r3, r3, #64
 170              	.LVL14:
  75:Src/tim2.c    **** 			write_reg(mTIM_DIER(mTIM2) , temp_reg);			
 171              		.loc 1 75 0
 172 002e 1360     		str	r3, [r2]
  76:Src/tim2.c    **** 
  77:Src/tim2.c    **** 	
  78:Src/tim2.c    **** }
 173              		.loc 1 78 0
 174 0030 7047     		bx	lr
 175              	.L9:
 176 0032 00BF     		.align	2
 177              	.L8:
 178 0034 08000040 		.word	1073741832
 179 0038 20000040 		.word	1073741856
 180 003c 18000040 		.word	1073741848
 181 0040 0C000040 		.word	1073741836
 182              		.cfi_endproc
 183              	.LFE2:
 185              		.section	.text.TIMEx_MasterConfigSynchronization,"ax",%progbits
 186              		.align	1
 187              		.global	TIMEx_MasterConfigSynchronization
 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 191              		.fpu fpv4-sp-d16
 193              	TIMEx_MasterConfigSynchronization:
 194              	.LFB3:
  79:Src/tim2.c    **** void TIMEx_MasterConfigSynchronization(){
 195              		.loc 1 79 0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 0
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199              		@ link register save eliminated.
  80:Src/tim2.c    **** 		u32_t temp_reg;
  81:Src/tim2.c    **** 	  /* Reset the MMS Bits */
  82:Src/tim2.c    **** 		 /* Select the TRGO source */
  83:Src/tim2.c    **** 		temp_reg  = read_reg(mTIM_CR2(mTIM2) , ~(7u << 4));
 200              		.loc 1 83 0
 201 0000 054A     		ldr	r2, .L11
 202 0002 1368     		ldr	r3, [r2]
 203 0004 23F07003 		bic	r3, r3, #112
 204              	.LVL15:
  84:Src/tim2.c    **** 		write_reg(mTIM_CR2(mTIM2) , temp_reg);
ARM GAS  E:\msys32\tmp\cc7KgjiY.s 			page 6


 205              		.loc 1 84 0
 206 0008 1360     		str	r3, [r2]
  85:Src/tim2.c    **** 		
  86:Src/tim2.c    **** 		// /* Set or Reset the MSM Bit */
  87:Src/tim2.c    **** 		// htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
  88:Src/tim2.c    **** 		temp_reg  = read_reg(mTIM_SMCR(mTIM2) , ~(1u << 7));
 207              		.loc 1 88 0
 208 000a 0432     		adds	r2, r2, #4
 209 000c 1368     		ldr	r3, [r2]
 210              	.LVL16:
 211 000e 23F08003 		bic	r3, r3, #128
 212              	.LVL17:
  89:Src/tim2.c    **** 		write_reg(mTIM_SMCR(mTIM2) , temp_reg);
 213              		.loc 1 89 0
 214 0012 1360     		str	r3, [r2]
  90:Src/tim2.c    **** }
 215              		.loc 1 90 0
 216 0014 7047     		bx	lr
 217              	.L12:
 218 0016 00BF     		.align	2
 219              	.L11:
 220 0018 04000040 		.word	1073741828
 221              		.cfi_endproc
 222              	.LFE3:
 224              		.text
 225              	.Letext0:
 226              		.file 2 "E:/Users/VuHaiLong/Documents/stm/mylib/mInc/mtype.h"
 227              		.file 3 "E:/Users/VuHaiLong/Documents/stm/mylib/mInc/gpio.h"
 228              		.file 4 "Inc/stm32f4xx_it.h"
 229              		.file 5 "Inc/test.h"
ARM GAS  E:\msys32\tmp\cc7KgjiY.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 tim2.c
E:\msys32\tmp\cc7KgjiY.s:18     .text.TIM_Base_Init:00000000 $t
E:\msys32\tmp\cc7KgjiY.s:25     .text.TIM_Base_Init:00000000 TIM_Base_Init
E:\msys32\tmp\cc7KgjiY.s:83     .text.TIM_Base_Init:0000003c $d
E:\msys32\tmp\cc7KgjiY.s:89     .text.counter2_config:00000000 $t
E:\msys32\tmp\cc7KgjiY.s:96     .text.counter2_config:00000000 counter2_config
E:\msys32\tmp\cc7KgjiY.s:119    .text.TIM_SlaveConfigSynchronization:00000000 $t
E:\msys32\tmp\cc7KgjiY.s:126    .text.TIM_SlaveConfigSynchronization:00000000 TIM_SlaveConfigSynchronization
E:\msys32\tmp\cc7KgjiY.s:178    .text.TIM_SlaveConfigSynchronization:00000034 $d
E:\msys32\tmp\cc7KgjiY.s:186    .text.TIMEx_MasterConfigSynchronization:00000000 $t
E:\msys32\tmp\cc7KgjiY.s:193    .text.TIMEx_MasterConfigSynchronization:00000000 TIMEx_MasterConfigSynchronization
E:\msys32\tmp\cc7KgjiY.s:220    .text.TIMEx_MasterConfigSynchronization:00000018 $d

UNDEFINED SYMBOLS
init_pin
mNVIC_SetPriority
mNVIC_EnableIRQ
config_ext_clk1
