Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 15:54:28 2018
| Host         : Monsoon-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: _5MHz_to_1Hz/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.383        0.000                      0                   31        0.275        0.000                      0                   31        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.383        0.000                      0                   31        0.275        0.000                      0                   31       13.360        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.383ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 2.473ns (56.856%)  route 1.877ns (43.144%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.899 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.899    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.016 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.016    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  _5MHz_to_1Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.133    _5MHz_to_1Hz/cnt0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.250 r  _5MHz_to_1Hz/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.250    _5MHz_to_1Hz/cnt0_carry__5_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.469 r  _5MHz_to_1Hz/cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.745     3.214    _5MHz_to_1Hz/data0[29]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.321     3.535 r  _5MHz_to_1Hz/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     3.535    _5MHz_to_1Hz/cnt_0[29]
    SLICE_X3Y96          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y96          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[29]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.075   198.918    _5MHz_to_1Hz/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                195.383    

Slack (MET) :             195.409ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 2.117ns (48.966%)  route 2.206ns (51.034%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.097 r  _5MHz_to_1Hz/cnt0_carry__2/O[3]
                         net (fo=1, routed)           1.075     3.172    _5MHz_to_1Hz/data0[16]
    SLICE_X3Y93          LUT4 (Prop_lut4_I3_O)        0.337     3.509 r  _5MHz_to_1Hz/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     3.509    _5MHz_to_1Hz/cnt_0[16]
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.075   198.918    _5MHz_to_1Hz/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -3.509    
  -------------------------------------------------------------------
                         slack                                195.409    

Slack (MET) :             195.415ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 2.384ns (55.221%)  route 1.933ns (44.779%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.899 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.899    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.016 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.016    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  _5MHz_to_1Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.133    _5MHz_to_1Hz/cnt0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.372 r  _5MHz_to_1Hz/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.802     3.173    _5MHz_to_1Hz/data0[27]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.329     3.502 r  _5MHz_to_1Hz/cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     3.502    _5MHz_to_1Hz/cnt_0[27]
    SLICE_X3Y95          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y95          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[27]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y95          FDCE (Setup_fdce_C_D)        0.075   198.918    _5MHz_to_1Hz/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                195.415    

Slack (MET) :             195.416ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 2.241ns (51.617%)  route 2.101ns (48.383%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.899 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.899    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.016 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.016    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.235 r  _5MHz_to_1Hz/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.969     3.204    _5MHz_to_1Hz/data0[21]
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.323     3.527 r  _5MHz_to_1Hz/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.527    _5MHz_to_1Hz/cnt_0[21]
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.075   198.943    _5MHz_to_1Hz/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.943    
                         arrival time                          -3.527    
  -------------------------------------------------------------------
                         slack                                195.416    

Slack (MET) :             195.475ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 2.466ns (57.928%)  route 1.791ns (42.072%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.899 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.899    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.016 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.016    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  _5MHz_to_1Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.133    _5MHz_to_1Hz/cnt0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.448 r  _5MHz_to_1Hz/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.659     3.107    _5MHz_to_1Hz/data0[28]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.335     3.442 r  _5MHz_to_1Hz/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     3.442    _5MHz_to_1Hz/cnt_0[28]
    SLICE_X3Y96          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y96          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[28]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.075   198.918    _5MHz_to_1Hz/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                195.475    

Slack (MET) :             195.508ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 2.124ns (50.277%)  route 2.101ns (49.723%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.899 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.899    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.118 r  _5MHz_to_1Hz/cnt0_carry__3/O[0]
                         net (fo=1, routed)           0.969     3.087    _5MHz_to_1Hz/data0[17]
    SLICE_X3Y93          LUT4 (Prop_lut4_I3_O)        0.323     3.410 r  _5MHz_to_1Hz/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     3.410    _5MHz_to_1Hz/cnt_0[17]
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[17]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.075   198.918    _5MHz_to_1Hz/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                195.508    

Slack (MET) :             195.533ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 2.234ns (52.885%)  route 1.990ns (47.115%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.899 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.899    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.214 r  _5MHz_to_1Hz/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.859     3.073    _5MHz_to_1Hz/data0[20]
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.337     3.410 r  _5MHz_to_1Hz/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     3.410    _5MHz_to_1Hz/cnt_0[20]
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/C
                         clock pessimism              0.600   199.185    
                         clock uncertainty           -0.318   198.868    
    SLICE_X3Y94          FDCE (Setup_fdce_C_D)        0.075   198.943    _5MHz_to_1Hz/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.943    
                         arrival time                          -3.410    
  -------------------------------------------------------------------
                         slack                                195.533    

Slack (MET) :             195.593ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 2.349ns (56.753%)  route 1.790ns (43.247%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.899 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.899    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.016 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.016    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.331 r  _5MHz_to_1Hz/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.658     2.989    _5MHz_to_1Hz/data0[24]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.335     3.324 r  _5MHz_to_1Hz/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     3.324    _5MHz_to_1Hz/cnt_0[24]
    SLICE_X3Y95          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y95          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[24]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y95          FDCE (Setup_fdce_C_D)        0.075   198.918    _5MHz_to_1Hz/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -3.324    
  -------------------------------------------------------------------
                         slack                                195.593    

Slack (MET) :             195.599ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 2.330ns (57.010%)  route 1.757ns (42.990%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.899 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.899    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.016 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.016    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.133 r  _5MHz_to_1Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.133    _5MHz_to_1Hz/cnt0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.352 r  _5MHz_to_1Hz/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.625     2.977    _5MHz_to_1Hz/data0[25]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.295     3.272 r  _5MHz_to_1Hz/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     3.272    _5MHz_to_1Hz/cnt_0[25]
    SLICE_X3Y96          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y96          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[25]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.029   198.872    _5MHz_to_1Hz/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        198.872    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                195.599    

Slack (MET) :             195.648ns  (required time - arrival time)
  Source:                 _5MHz_to_1Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 2.328ns (57.642%)  route 1.711ns (42.358%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.725    -0.815    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.132     0.736    _5MHz_to_1Hz/cnt[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.548 r  _5MHz_to_1Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.548    _5MHz_to_1Hz/cnt0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.665 r  _5MHz_to_1Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.665    _5MHz_to_1Hz/cnt0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.782 r  _5MHz_to_1Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.782    _5MHz_to_1Hz/cnt0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.899 r  _5MHz_to_1Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.899    _5MHz_to_1Hz/cnt0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.016 r  _5MHz_to_1Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.016    _5MHz_to_1Hz/cnt0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.339 r  _5MHz_to_1Hz/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.579     2.918    _5MHz_to_1Hz/data0[22]
    SLICE_X3Y95          LUT4 (Prop_lut4_I3_O)        0.306     3.224 r  _5MHz_to_1Hz/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     3.224    _5MHz_to_1Hz/cnt_0[22]
    SLICE_X3Y95          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          1.605   198.585    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y95          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[22]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y95          FDCE (Setup_fdce_C_D)        0.029   198.872    _5MHz_to_1Hz/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.872    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                195.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/clk_1Hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/clk_1Hz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.604    -0.560    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  _5MHz_to_1Hz/clk_1Hz_reg/Q
                         net (fo=9, routed)           0.180    -0.239    _5MHz_to_1Hz/CLK
    SLICE_X3Y94          LUT4 (Prop_lut4_I3_O)        0.045    -0.194 r  _5MHz_to_1Hz/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.194    _5MHz_to_1Hz/clk_1Hz_i_1_n_0
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.877    -0.796    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/clk_1Hz_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.091    -0.469    _5MHz_to_1Hz/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.277ns (55.810%)  route 0.219ns (44.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.604    -0.560    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.128    -0.432 f  _5MHz_to_1Hz/cnt_reg[21]/Q
                         net (fo=2, routed)           0.101    -0.331    _5MHz_to_1Hz/cnt[21]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.098    -0.233 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          0.118    -0.115    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.051    -0.064 r  _5MHz_to_1Hz/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    _5MHz_to_1Hz/cnt_0[20]
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.877    -0.796    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[20]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.107    -0.453    _5MHz_to_1Hz/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.271ns (55.269%)  route 0.219ns (44.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.604    -0.560    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.128    -0.432 f  _5MHz_to_1Hz/cnt_reg[21]/Q
                         net (fo=2, routed)           0.101    -0.331    _5MHz_to_1Hz/cnt[21]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.098    -0.233 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          0.118    -0.115    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.070 r  _5MHz_to_1Hz/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    _5MHz_to_1Hz/cnt_0[19]
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.877    -0.796    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[19]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.092    -0.468    _5MHz_to_1Hz/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.277ns (47.976%)  route 0.300ns (52.024%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.604    -0.560    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.128    -0.432 f  _5MHz_to_1Hz/cnt_reg[21]/Q
                         net (fo=2, routed)           0.101    -0.331    _5MHz_to_1Hz/cnt[21]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.098    -0.233 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          0.199    -0.034    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.051     0.017 r  _5MHz_to_1Hz/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     0.017    _5MHz_to_1Hz/cnt_0[16]
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.877    -0.796    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[16]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.107    -0.437    _5MHz_to_1Hz/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.271ns (47.430%)  route 0.300ns (52.570%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.604    -0.560    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.128    -0.432 f  _5MHz_to_1Hz/cnt_reg[21]/Q
                         net (fo=2, routed)           0.101    -0.331    _5MHz_to_1Hz/cnt[21]
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.098    -0.233 r  _5MHz_to_1Hz/cnt[29]_i_3/O
                         net (fo=30, routed)          0.199    -0.034    _5MHz_to_1Hz/cnt[29]_i_3_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.045     0.011 r  _5MHz_to_1Hz/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     0.011    _5MHz_to_1Hz/cnt_0[15]
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.877    -0.796    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[15]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y93          FDCE (Hold_fdce_C_D)         0.092    -0.452    _5MHz_to_1Hz/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.011    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.234ns (40.449%)  route 0.345ns (59.551%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y92          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  _5MHz_to_1Hz/cnt_reg[11]/Q
                         net (fo=2, routed)           0.145    -0.275    _5MHz_to_1Hz/cnt[11]
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.045    -0.230 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.199    -0.031    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.048     0.017 r  _5MHz_to_1Hz/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     0.017    _5MHz_to_1Hz/cnt_0[12]
    SLICE_X3Y92          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y92          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[12]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.107    -0.454    _5MHz_to_1Hz/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.237ns (40.850%)  route 0.343ns (59.150%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y91          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  _5MHz_to_1Hz/cnt_reg[2]/Q
                         net (fo=2, routed)           0.203    -0.217    _5MHz_to_1Hz/cnt[2]
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.045    -0.172 r  _5MHz_to_1Hz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.140    -0.032    _5MHz_to_1Hz/cnt[29]_i_4_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.051     0.019 r  _5MHz_to_1Hz/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.019    _5MHz_to_1Hz/cnt_0[8]
    SLICE_X3Y91          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y91          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[8]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.107    -0.454    _5MHz_to_1Hz/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.235ns (40.482%)  route 0.346ns (59.518%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y92          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  _5MHz_to_1Hz/cnt_reg[11]/Q
                         net (fo=2, routed)           0.145    -0.275    _5MHz_to_1Hz/cnt[11]
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.045    -0.230 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.200    -0.030    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.049     0.019 r  _5MHz_to_1Hz/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.019    _5MHz_to_1Hz/cnt_0[9]
    SLICE_X3Y92          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y92          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[9]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.107    -0.454    _5MHz_to_1Hz/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.232%)  route 0.343ns (59.768%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y91          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  _5MHz_to_1Hz/cnt_reg[2]/Q
                         net (fo=2, routed)           0.203    -0.217    _5MHz_to_1Hz/cnt[2]
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.045    -0.172 r  _5MHz_to_1Hz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.140    -0.032    _5MHz_to_1Hz/cnt[29]_i_4_n_0
    SLICE_X3Y91          LUT4 (Prop_lut4_I1_O)        0.045     0.013 r  _5MHz_to_1Hz/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.013    _5MHz_to_1Hz/cnt_0[7]
    SLICE_X3Y91          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y91          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[7]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y91          FDCE (Hold_fdce_C_D)         0.092    -0.469    _5MHz_to_1Hz/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 _5MHz_to_1Hz/cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1Hz/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.231ns (40.139%)  route 0.345ns (59.861%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.603    -0.561    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y92          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  _5MHz_to_1Hz/cnt_reg[11]/Q
                         net (fo=2, routed)           0.145    -0.275    _5MHz_to_1Hz/cnt[11]
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.045    -0.230 r  _5MHz_to_1Hz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.199    -0.031    _5MHz_to_1Hz/cnt[29]_i_5_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I2_O)        0.045     0.014 r  _5MHz_to_1Hz/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     0.014    _5MHz_to_1Hz/cnt_0[11]
    SLICE_X3Y92          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=31, routed)          0.876    -0.797    _5MHz_to_1Hz/bbstub_clk_out1
    SLICE_X3Y92          FDCE                                         r  _5MHz_to_1Hz/cnt_reg[11]/C
                         clock pessimism              0.236    -0.561    
    SLICE_X3Y92          FDCE (Hold_fdce_C_D)         0.091    -0.470    _5MHz_to_1Hz/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.485    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   _100MHz_to_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y94      _5MHz_to_1Hz/clk_1Hz_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X4Y93      _5MHz_to_1Hz/cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      _5MHz_to_1Hz/cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y92      _5MHz_to_1Hz/cnt_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y93      _5MHz_to_1Hz/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y94      _5MHz_to_1Hz/clk_1Hz_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      _5MHz_to_1Hz/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      _5MHz_to_1Hz/cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      _5MHz_to_1Hz/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y92      _5MHz_to_1Hz/cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y94      _5MHz_to_1Hz/clk_1Hz_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y94      _5MHz_to_1Hz/clk_1Hz_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X4Y93      _5MHz_to_1Hz/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y93      _5MHz_to_1Hz/cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   _100MHz_to_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT



