Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Oct 17 10:04:59 2017
| Host         : GodFeng running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file io_spi_control_sets_placed.rpt
| Design       : io_spi
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |              64 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+--------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                          | low              |                1 |              1 |
|  clk_IBUF_BUFG |                          |                  |                2 |              3 |
|  clk_IBUF_BUFG | next_state               | rst_IBUF         |                2 |              6 |
|  clk_IBUF_BUFG |                          | state_counter0   |                3 |              8 |
|  clk_IBUF_BUFG | shift_counter[7]_i_1_n_0 | start_tx_IBUF    |                2 |              8 |
|  clk_IBUF_BUFG | start_tx_IBUF            |                  |                7 |             32 |
|  clk_IBUF_BUFG | buffer                   |                  |               10 |             32 |
+----------------+--------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 6      |                     1 |
| 8      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


