{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656525401320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656525401320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 13:56:41 2022 " "Processing started: Wed Jun 29 13:56:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656525401320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525401320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525401320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656525401717 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656525401717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/test_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/test_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_ALU-RTL " "Found design unit 1: TEST_ALU-RTL" {  } { { "../VHDL/test_alu.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409462 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_ALU " "Found entity 1: TEST_ALU" {  } { { "../VHDL/test_alu.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525409462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/shifts.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/shifts.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifts-RTL " "Found design unit 1: Shifts-RTL" {  } { { "../VHDL/Shifts.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifts " "Found entity 1: Shifts" {  } { { "../VHDL/Shifts.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Shifts.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525409464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-RTL " "Found design unit 1: FullAdder-RTL" {  } { { "../VHDL/FullAdder.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409465 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../VHDL/FullAdder.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525409465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Flags-RTL " "Found design unit 1: Flags-RTL" {  } { { "../VHDL/Flags.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Flags.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409467 ""} { "Info" "ISGN_ENTITY_NAME" "1 Flags " "Found entity 1: Flags" {  } { { "../VHDL/Flags.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Flags.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525409467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/bitwise_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/bitwise_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bitwise_16bit-RTL " "Found design unit 1: Bitwise_16bit-RTL" {  } { { "../VHDL/Bitwise_16bit.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409469 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bitwise_16bit " "Found entity 1: Bitwise_16bit" {  } { { "../VHDL/Bitwise_16bit.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Bitwise_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525409469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409471 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525409471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/adder_uint16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/yodav/onedrive/documents/conestoga_college/fourth_term/reconfigurablesystems/fpga-design-simulations/simulation3-integeralu/vhdl/adder_uint16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_uint16-RTL " "Found design unit 1: Adder_uint16-RTL" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_uint16 " "Found entity 1: Adder_uint16" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656525409473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525409473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656525409517 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(166) " "VHDL Process Statement warning at ALU.vhd(166): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409520 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(170) " "VHDL Process Statement warning at ALU.vhd(170): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409520 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Adder ALU.vhd(183) " "VHDL Process Statement warning at ALU.vhd(183): signal \"foutSignal_Adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(187) " "VHDL Process Statement warning at ALU.vhd(187): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Adder ALU.vhd(200) " "VHDL Process Statement warning at ALU.vhd(200): signal \"foutSignal_Adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(204) " "VHDL Process Statement warning at ALU.vhd(204): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(205) " "VHDL Process Statement warning at ALU.vhd(205): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN ALU.vhd(206) " "VHDL Process Statement warning at ALU.vhd(206): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Adder ALU.vhd(217) " "VHDL Process Statement warning at ALU.vhd(217): signal \"foutSignal_Adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(221) " "VHDL Process Statement warning at ALU.vhd(221): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(222) " "VHDL Process Statement warning at ALU.vhd(222): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN ALU.vhd(223) " "VHDL Process Statement warning at ALU.vhd(223): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Adder ALU.vhd(234) " "VHDL Process Statement warning at ALU.vhd(234): signal \"foutSignal_Adder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(243) " "VHDL Process Statement warning at ALU.vhd(243): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(244) " "VHDL Process Statement warning at ALU.vhd(244): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 244 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Bitwise ALU.vhd(251) " "VHDL Process Statement warning at ALU.vhd(251): signal \"foutSignal_Bitwise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(260) " "VHDL Process Statement warning at ALU.vhd(260): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(261) " "VHDL Process Statement warning at ALU.vhd(261): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409521 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Bitwise ALU.vhd(268) " "VHDL Process Statement warning at ALU.vhd(268): signal \"foutSignal_Bitwise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(277) " "VHDL Process Statement warning at ALU.vhd(277): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BBUS ALU.vhd(278) " "VHDL Process Statement warning at ALU.vhd(278): signal \"BBUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Bitwise ALU.vhd(285) " "VHDL Process Statement warning at ALU.vhd(285): signal \"foutSignal_Bitwise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(294) " "VHDL Process Statement warning at ALU.vhd(294): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Bitwise ALU.vhd(302) " "VHDL Process Statement warning at ALU.vhd(302): signal \"foutSignal_Bitwise\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(315) " "VHDL Process Statement warning at ALU.vhd(315): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(319) " "VHDL Process Statement warning at ALU.vhd(319): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(332) " "VHDL Process Statement warning at ALU.vhd(332): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(336) " "VHDL Process Statement warning at ALU.vhd(336): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(349) " "VHDL Process Statement warning at ALU.vhd(349): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(353) " "VHDL Process Statement warning at ALU.vhd(353): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(366) " "VHDL Process Statement warning at ALU.vhd(366): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN ALU.vhd(367) " "VHDL Process Statement warning at ALU.vhd(367): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(370) " "VHDL Process Statement warning at ALU.vhd(370): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ABUS ALU.vhd(383) " "VHDL Process Statement warning at ALU.vhd(383): signal \"ABUS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409522 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CIN ALU.vhd(384) " "VHDL Process Statement warning at ALU.vhd(384): signal \"CIN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409523 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "foutSignal_Shifts ALU.vhd(387) " "VHDL Process Statement warning at ALU.vhd(387): signal \"foutSignal_Shifts\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/ALU.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1656525409523 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_uint16 Adder_uint16:Adder0 " "Elaborating entity \"Adder_uint16\" for hierarchy \"Adder_uint16:Adder0\"" {  } { { "../VHDL/ALU.vhd" "Adder0" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656525409555 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "0 15 downto 1 coutSignal Adder_uint16.vhd(45) " "VHDL error at Adder_uint16.vhd(45): index value 0 is outside the range (15 downto 1) of object \"coutSignal\"" {  } { { "../VHDL/Adder_uint16.vhd" "" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/Adder_uint16.vhd" 45 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656525409556 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Adder_uint16:Adder0 " "Can't elaborate user hierarchy \"Adder_uint16:Adder0\"" {  } { { "../VHDL/ALU.vhd" "Adder0" { Text "C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/ALU.vhd" 104 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656525409556 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656525409638 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 29 13:56:49 2022 " "Processing ended: Wed Jun 29 13:56:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656525409638 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656525409638 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656525409638 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525409638 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656525410228 ""}
