{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491624146806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491624146811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 01:02:26 2017 " "Processing started: Sat Apr  8 01:02:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491624146811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624146811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624146812 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491624148332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172709 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172711 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172712 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172714 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172715 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172716 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172719 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172722 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172723 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172725 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172727 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172728 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172731 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172739 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172743 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172747 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172748 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172749 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172750 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172751 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172751 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172752 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172754 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172756 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172757 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172758 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172760 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172761 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172766 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172766 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "s_vacilou std_logic_vector CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): type of identifier \"s_vacilou\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s_media CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): object \"s_media\" is used but not declared" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out depuraMedia CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): cannot associate formal port \"depuraMedia\" of mode \"out\" with an expression" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "depuraMedia std_logic CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): type of identifier \"depuraMedia\" does not agree with its usage as \"std_logic\" type" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out rodada CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): cannot associate formal port \"rodada\" of mode \"out\" with an expression" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "fimJogada std_logic_vector CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): type of identifier \"fimJogada\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out estadoJogada CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): cannot associate formal port \"estadoJogada\" of mode \"out\" with an expression" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "Media 13 CircuitoBase.vhd(59) " "VHDL Port Map Aspect error at CircuitoBase.vhd(59): too many actuals for block \"Media\" with only 13 formals" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Media CircuitoBase.vhd(38) " "HDL error at CircuitoBase.vhd(38): see declaration for object \"Media\"" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 38 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1229 " "Peak virtual memory: 1229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491624173012 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr  8 01:02:53 2017 " "Processing ended: Sat Apr  8 01:02:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491624173012 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491624173012 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491624173012 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624173012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1491624146806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1491624146811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  8 01:02:26 2017 " "Processing started: Sat Apr  8 01:02:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1491624146811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624146811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoBase -c CircuitoBase" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624146812 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1491624148332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Somador4bits_comportamental.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Somador4bits_comportamental.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador4bits_comportamental-comportamental " "Found design unit 1: Somador4bits_comportamental-comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172706 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador4bits_comportamental " "Found entity 1: Somador4bits_comportamental" {  } { { "VHDL/Somador4bits_comportamental.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Somador4bits_comportamental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/DetectorCodigoInvalido.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/DetectorCodigoInvalido.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorCodigoInvalido-Detector " "Found design unit 1: DetectorCodigoInvalido-Detector" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172709 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorCodigoInvalido " "Found entity 1: DetectorCodigoInvalido" {  } { { "VHDL/DetectorCodigoInvalido.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/DetectorCodigoInvalido.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/SomadorBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/SomadorBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorBCD-estrutural " "Found design unit 1: SomadorBCD-estrutural" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172711 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorBCD " "Found entity 1: SomadorBCD" {  } { { "VHDL/SomadorBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/SomadorBCD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD16_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD16_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD16_bits-estrutural " "Found design unit 1: somadorBCD16_bits-estrutural" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172712 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD16_bits " "Found entity 1: somadorBCD16_bits" {  } { { "VHDL/somadorBCD16_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD16_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BCDTo32Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BCDTo32Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDTo32Bit-Behavioral " "Found design unit 1: BCDTo32Bit-Behavioral" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172714 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDTo32Bit " "Found entity 1: BCDTo32Bit" {  } { { "VHDL/BCDTo32Bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BCDTo32Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4-behavioral " "Found design unit 1: deMux_4-behavioral" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172715 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4 " "Found entity 1: deMux_4" {  } { { "VHDL/deMux_4.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/somadorBCD32_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/somadorBCD32_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorBCD32_bits-estrutural " "Found design unit 1: somadorBCD32_bits-estrutural" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172716 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorBCD32_bits " "Found entity 1: somadorBCD32_bits" {  } { { "VHDL/somadorBCD32_bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/somadorBCD32_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleJogada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleJogada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleJogada-maquinaDeEstados " "Found design unit 1: controleJogada-maquinaDeEstados" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172719 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleJogada " "Found entity 1: controleJogada" {  } { { "VHDL/controleJogada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleJogada.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/dadosMedidas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/dadosMedidas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dadosMedidas-fluxoDados " "Found design unit 1: dadosMedidas-fluxoDados" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172722 ""} { "Info" "ISGN_ENTITY_NAME" "1 dadosMedidas " "Found entity 1: dadosMedidas" {  } { { "VHDL/dadosMedidas.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/dadosMedidas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en2-reg16bits_en2 " "Found design unit 1: reg16bits_en2-reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172723 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en2 " "Found entity 1: reg16bits_en2" {  } { { "VHDL/reg16bits_en2.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/LFSR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/LFSR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-rtl " "Found design unit 1: LFSR-rtl" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172725 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "VHDL/LFSR.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/bitToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/bitToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitToBCD-behaviour " "Found design unit 1: bitToBCD-behaviour" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172727 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitToBCD " "Found entity 1: bitToBCD" {  } { { "VHDL/bitToBCD.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/bitToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-arch " "Found design unit 1: comparador-arch" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172728 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "VHDL/comparador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleAtrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleAtrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleAtrasador-maquinaEstados " "Found design unit 1: controleAtrasador-maquinaEstados" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172731 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleAtrasador " "Found entity 1: controleAtrasador" {  } { { "VHDL/controleAtrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleAtrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Atrasador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Atrasador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atrasador-arch " "Found design unit 1: Atrasador-arch" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172734 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atrasador " "Found entity 1: Atrasador" {  } { { "VHDL/Atrasador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Atrasador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controleRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controleRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleRodada-Estados " "Found design unit 1: controleRodada-Estados" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172739 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleRodada " "Found entity 1: controleRodada" {  } { { "VHDL/controleRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controleRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hex7seg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hex7seg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex7seg_en-hex7seg_en " "Found design unit 1: hex7seg_en-hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172743 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex7seg_en " "Found entity 1: hex7seg_en" {  } { { "VHDL/hex7seg_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hex7seg_en.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-controlador " "Found design unit 1: controlador-controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172747 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "VHDL/controlador.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controlador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/reg16bits_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/reg16bits_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16bits_en-reg16bits_en " "Found design unit 1: reg16bits_en-reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172748 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16bits_en " "Found entity 1: reg16bits_en" {  } { { "VHDL/reg16bits_en.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/reg16bits_en.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare-Behavioral " "Found design unit 1: compare-Behavioral" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172749 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare " "Found entity 1: compare" {  } { { "VHDL/compare.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/compare.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/IC_74163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/IC_74163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IC_74163-IC_74163_1 " "Found design unit 1: IC_74163-IC_74163_1" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172750 ""} { "Info" "ISGN_ENTITY_NAME" "1 IC_74163 " "Found entity 1: IC_74163" {  } { { "VHDL/IC_74163.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/IC_74163.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172751 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "VHDL/controle.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Four_Digit_BCD_Counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Four_Digit_BCD_Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1 " "Found design unit 1: Four_Digit_BCD_Counter-Four_Digit_BCD_Counter_1" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172751 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_Digit_BCD_Counter " "Found entity 1: Four_Digit_BCD_Counter" {  } { { "VHDL/Four_Digit_BCD_Counter.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Four_Digit_BCD_Counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/medidor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/medidor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 medidor-medidor " "Found design unit 1: medidor-medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172752 ""} { "Info" "ISGN_ENTITY_NAME" "1 medidor " "Found entity 1: medidor" {  } { { "VHDL/medidor.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/medidor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/hierarquico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/hierarquico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hierarquico-hierarquica " "Found design unit 1: hierarquico-hierarquica" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172754 ""} { "Info" "ISGN_ENTITY_NAME" "1 hierarquico " "Found entity 1: hierarquico" {  } { { "VHDL/hierarquico.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/hierarquico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/BoxRodada.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/BoxRodada.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoxRodada-arch " "Found design unit 1: BoxRodada-arch" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172756 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoxRodada " "Found entity 1: BoxRodada" {  } { { "VHDL/BoxRodada.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/BoxRodada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behavioral " "Found design unit 1: mux4to1-behavioral" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172757 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../Jogo_Reflexo/mux4to1.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/Jogo_Reflexo/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/Media.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/Media.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Media-arch " "Found design unit 1: Media-arch" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172758 ""} { "Info" "ISGN_ENTITY_NAME" "1 Media " "Found entity 1: Media" {  } { { "VHDL/Media.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/Media.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/contador2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/contador2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador2bits-arch " "Found design unit 1: contador2bits-arch" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172760 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador2bits " "Found entity 1: contador2bits" {  } { { "VHDL/contador2bits.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/contador2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/deMux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/deMux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deMux_4_1bit-behavioral " "Found design unit 1: deMux_4_1bit-behavioral" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172761 ""} { "Info" "ISGN_ENTITY_NAME" "1 deMux_4_1bit " "Found entity 1: deMux_4_1bit" {  } { { "VHDL/deMux4_1bit.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/deMux4_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VHDL/CircuitoBase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VHDL/CircuitoBase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoBase-estrutural " "Found design unit 1: CircuitoBase-estrutural" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172766 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoBase " "Found entity 1: CircuitoBase" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1491624172766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624172766 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "s_vacilou std_logic_vector CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): type of identifier \"s_vacilou\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s_media CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): object \"s_media\" is used but not declared" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out depuraMedia CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): cannot associate formal port \"depuraMedia\" of mode \"out\" with an expression" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "depuraMedia std_logic CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): type of identifier \"depuraMedia\" does not agree with its usage as \"std_logic\" type" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out rodada CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): cannot associate formal port \"rodada\" of mode \"out\" with an expression" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ERROR_IDENTIFIER_TYPE_DOES_NOT_MATCH_USAGE_AS_EXPECTED_TYPE" "fimJogada std_logic_vector CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): type of identifier \"fimJogada\" does not agree with its usage as \"std_logic_vector\" type" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10476 "VHDL error at %3!s!: type of identifier \"%1!s!\" does not agree with its usage as \"%2!s!\" type" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out estadoJogada CircuitoBase.vhd(59) " "VHDL error at CircuitoBase.vhd(59): cannot associate formal port \"estadoJogada\" of mode \"out\" with an expression" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "Media 13 CircuitoBase.vhd(59) " "VHDL Port Map Aspect error at CircuitoBase.vhd(59): too many actuals for block \"Media\" with only 13 formals" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 59 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "Media CircuitoBase.vhd(38) " "HDL error at CircuitoBase.vhd(38): see declaration for object \"Media\"" {  } { { "VHDL/CircuitoBase.vhd" "" { Text "/home/danzambuja/Quartus/Projetos/CircuitoBase/VHDL/CircuitoBase.vhd" 38 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1491624172797 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1229 " "Peak virtual memory: 1229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1491624173012 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr  8 01:02:53 2017 " "Processing ended: Sat Apr  8 01:02:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1491624173012 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1491624173012 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1491624173012 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624173012 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1491624173512 ""}
