

================================================================
== Vitis HLS Report for 'systolic_array_kernel_Pipeline_EXTRACT_I_EXTRACT_J'
================================================================
* Date:           Thu Feb 12 07:52:11 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sys_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       68|       68|  0.680 us|  0.680 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- EXTRACT_I_EXTRACT_J  |       66|       66|         4|          1|          1|    64|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [systolic.cpp:161]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [systolic.cpp:160]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv3_i_i_7_7465_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_7465_reload"   --->   Operation 10 'read' 'conv3_i_i_7_7465_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv3_i_i_7_6462_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_6462_reload"   --->   Operation 11 'read' 'conv3_i_i_7_6462_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv3_i_i_7_5459_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_5459_reload"   --->   Operation 12 'read' 'conv3_i_i_7_5459_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%conv3_i_i_7_4456_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_4456_reload"   --->   Operation 13 'read' 'conv3_i_i_7_4456_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv3_i_i_7_3453_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_3453_reload"   --->   Operation 14 'read' 'conv3_i_i_7_3453_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%conv3_i_i_7_2450_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_2450_reload"   --->   Operation 15 'read' 'conv3_i_i_7_2450_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv3_i_i_7_1447_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7_1447_reload"   --->   Operation 16 'read' 'conv3_i_i_7_1447_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv3_i_i_7444_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7444_reload"   --->   Operation 17 'read' 'conv3_i_i_7444_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv3_i_i_6_7442_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_7442_reload"   --->   Operation 18 'read' 'conv3_i_i_6_7442_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv3_i_i_6_6439_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_6439_reload"   --->   Operation 19 'read' 'conv3_i_i_6_6439_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%conv3_i_i_6_5436_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_5436_reload"   --->   Operation 20 'read' 'conv3_i_i_6_5436_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv3_i_i_6_4433_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_4433_reload"   --->   Operation 21 'read' 'conv3_i_i_6_4433_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv3_i_i_6_3430_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_3430_reload"   --->   Operation 22 'read' 'conv3_i_i_6_3430_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv3_i_i_6_2427_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_2427_reload"   --->   Operation 23 'read' 'conv3_i_i_6_2427_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv3_i_i_6_1424_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6_1424_reload"   --->   Operation 24 'read' 'conv3_i_i_6_1424_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv3_i_i_6421_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6421_reload"   --->   Operation 25 'read' 'conv3_i_i_6421_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv3_i_i_5_7419_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_7419_reload"   --->   Operation 26 'read' 'conv3_i_i_5_7419_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv3_i_i_5_6416_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_6416_reload"   --->   Operation 27 'read' 'conv3_i_i_5_6416_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv3_i_i_5_5413_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_5413_reload"   --->   Operation 28 'read' 'conv3_i_i_5_5413_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv3_i_i_5_4410_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_4410_reload"   --->   Operation 29 'read' 'conv3_i_i_5_4410_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv3_i_i_5_3407_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_3407_reload"   --->   Operation 30 'read' 'conv3_i_i_5_3407_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv3_i_i_5_2404_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_2404_reload"   --->   Operation 31 'read' 'conv3_i_i_5_2404_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv3_i_i_5_1401_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5_1401_reload"   --->   Operation 32 'read' 'conv3_i_i_5_1401_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv3_i_i_5398_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5398_reload"   --->   Operation 33 'read' 'conv3_i_i_5398_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv3_i_i_4_7396_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_7396_reload"   --->   Operation 34 'read' 'conv3_i_i_4_7396_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv3_i_i_4_6393_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_6393_reload"   --->   Operation 35 'read' 'conv3_i_i_4_6393_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv3_i_i_4_5390_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_5390_reload"   --->   Operation 36 'read' 'conv3_i_i_4_5390_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv3_i_i_4_4387_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_4387_reload"   --->   Operation 37 'read' 'conv3_i_i_4_4387_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv3_i_i_4_3384_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_3384_reload"   --->   Operation 38 'read' 'conv3_i_i_4_3384_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv3_i_i_4_2381_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_2381_reload"   --->   Operation 39 'read' 'conv3_i_i_4_2381_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv3_i_i_4_1378_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4_1378_reload"   --->   Operation 40 'read' 'conv3_i_i_4_1378_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv3_i_i_4375_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4375_reload"   --->   Operation 41 'read' 'conv3_i_i_4375_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv3_i_i_3_7373_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_7373_reload"   --->   Operation 42 'read' 'conv3_i_i_3_7373_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv3_i_i_3_6370_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_6370_reload"   --->   Operation 43 'read' 'conv3_i_i_3_6370_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv3_i_i_3_5367_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_5367_reload"   --->   Operation 44 'read' 'conv3_i_i_3_5367_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv3_i_i_3_4364_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_4364_reload"   --->   Operation 45 'read' 'conv3_i_i_3_4364_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv3_i_i_3_3361_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_3361_reload"   --->   Operation 46 'read' 'conv3_i_i_3_3361_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv3_i_i_3_2358_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_2358_reload"   --->   Operation 47 'read' 'conv3_i_i_3_2358_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv3_i_i_3_1355_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3_1355_reload"   --->   Operation 48 'read' 'conv3_i_i_3_1355_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv3_i_i_3352_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3352_reload"   --->   Operation 49 'read' 'conv3_i_i_3352_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv3_i_i_2_7350_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_7350_reload"   --->   Operation 50 'read' 'conv3_i_i_2_7350_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv3_i_i_2_6347_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_6347_reload"   --->   Operation 51 'read' 'conv3_i_i_2_6347_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv3_i_i_2_5344_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_5344_reload"   --->   Operation 52 'read' 'conv3_i_i_2_5344_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv3_i_i_2_4341_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_4341_reload"   --->   Operation 53 'read' 'conv3_i_i_2_4341_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv3_i_i_2_3338_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_3338_reload"   --->   Operation 54 'read' 'conv3_i_i_2_3338_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv3_i_i_2_2335_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_2335_reload"   --->   Operation 55 'read' 'conv3_i_i_2_2335_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv3_i_i_2_1332_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2_1332_reload"   --->   Operation 56 'read' 'conv3_i_i_2_1332_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv3_i_i_2329_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2329_reload"   --->   Operation 57 'read' 'conv3_i_i_2329_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv3_i_i_1_7327_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_7327_reload"   --->   Operation 58 'read' 'conv3_i_i_1_7327_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv3_i_i_1_6324_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_6324_reload"   --->   Operation 59 'read' 'conv3_i_i_1_6324_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv3_i_i_1_5321_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_5321_reload"   --->   Operation 60 'read' 'conv3_i_i_1_5321_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv3_i_i_1_4318_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_4318_reload"   --->   Operation 61 'read' 'conv3_i_i_1_4318_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv3_i_i_1_3315_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_3315_reload"   --->   Operation 62 'read' 'conv3_i_i_1_3315_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv3_i_i_1_2312_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_2312_reload"   --->   Operation 63 'read' 'conv3_i_i_1_2312_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv3_i_i_1_1309_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1_1309_reload"   --->   Operation 64 'read' 'conv3_i_i_1_1309_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv3_i_i_1306_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1306_reload"   --->   Operation 65 'read' 'conv3_i_i_1306_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv3_i_i_7219304_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_7219304_reload"   --->   Operation 66 'read' 'conv3_i_i_7219304_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv3_i_i_6209302_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_6209302_reload"   --->   Operation 67 'read' 'conv3_i_i_6209302_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv3_i_i_5199300_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_5199300_reload"   --->   Operation 68 'read' 'conv3_i_i_5199300_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv3_i_i_4189298_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_4189298_reload"   --->   Operation 69 'read' 'conv3_i_i_4189298_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv3_i_i_3179296_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_3179296_reload"   --->   Operation 70 'read' 'conv3_i_i_3179296_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv3_i_i_2169294_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_2169294_reload"   --->   Operation 71 'read' 'conv3_i_i_2169294_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv3_i_i_1159292_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i_1159292_reload"   --->   Operation 72 'read' 'conv3_i_i_1159292_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv3_i_i290_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv3_i_i290_reload"   --->   Operation 73 'read' 'conv3_i_i290_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln160_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln160"   --->   Operation 74 'read' 'sext_ln160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln160_cast = sext i63 %sext_ln160_read"   --->   Operation 75 'sext' 'sext_ln160_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 77 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln160 = store i4 0, i4 %i" [systolic.cpp:160]   --->   Operation 78 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln161 = store i4 0, i4 %j" [systolic.cpp:161]   --->   Operation 79 'store' 'store_ln161' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc253"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [systolic.cpp:160]   --->   Operation 81 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.87ns)   --->   "%icmp_ln160 = icmp_eq  i7 %indvar_flatten_load, i7 64" [systolic.cpp:160]   --->   Operation 83 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.87ns)   --->   "%add_ln160 = add i7 %indvar_flatten_load, i7 1" [systolic.cpp:160]   --->   Operation 84 'add' 'add_ln160' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc256, void %for.end258.exitStub" [systolic.cpp:160]   --->   Operation 85 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln160 = store i7 %add_ln160, i7 %indvar_flatten" [systolic.cpp:160]   --->   Operation 86 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [systolic.cpp:161]   --->   Operation 87 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.73ns)   --->   "%icmp_ln161 = icmp_eq  i4 %j_load, i4 8" [systolic.cpp:161]   --->   Operation 88 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.02ns)   --->   "%select_ln160 = select i1 %icmp_ln161, i4 0, i4 %j_load" [systolic.cpp:160]   --->   Operation 89 'select' 'select_ln160' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i4 %select_ln160" [systolic.cpp:161]   --->   Operation 90 'trunc' 'trunc_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (2.30ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i290_reload_read, i3 1, i16 %conv3_i_i_1159292_reload_read, i3 2, i16 %conv3_i_i_2169294_reload_read, i3 3, i16 %conv3_i_i_3179296_reload_read, i3 4, i16 %conv3_i_i_4189298_reload_read, i3 5, i16 %conv3_i_i_5199300_reload_read, i3 6, i16 %conv3_i_i_6209302_reload_read, i3 7, i16 %conv3_i_i_7219304_reload_read, i16 0, i3 %trunc_ln161" [systolic.cpp:163]   --->   Operation 91 'sparsemux' 'tmp' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (2.30ns)   --->   "%tmp_1 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_1306_reload_read, i3 1, i16 %conv3_i_i_1_1309_reload_read, i3 2, i16 %conv3_i_i_1_2312_reload_read, i3 3, i16 %conv3_i_i_1_3315_reload_read, i3 4, i16 %conv3_i_i_1_4318_reload_read, i3 5, i16 %conv3_i_i_1_5321_reload_read, i3 6, i16 %conv3_i_i_1_6324_reload_read, i3 7, i16 %conv3_i_i_1_7327_reload_read, i16 0, i3 %trunc_ln161" [systolic.cpp:163]   --->   Operation 92 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (2.30ns)   --->   "%tmp_2 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_2329_reload_read, i3 1, i16 %conv3_i_i_2_1332_reload_read, i3 2, i16 %conv3_i_i_2_2335_reload_read, i3 3, i16 %conv3_i_i_2_3338_reload_read, i3 4, i16 %conv3_i_i_2_4341_reload_read, i3 5, i16 %conv3_i_i_2_5344_reload_read, i3 6, i16 %conv3_i_i_2_6347_reload_read, i3 7, i16 %conv3_i_i_2_7350_reload_read, i16 0, i3 %trunc_ln161" [systolic.cpp:163]   --->   Operation 93 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (2.30ns)   --->   "%tmp_3 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_3352_reload_read, i3 1, i16 %conv3_i_i_3_1355_reload_read, i3 2, i16 %conv3_i_i_3_2358_reload_read, i3 3, i16 %conv3_i_i_3_3361_reload_read, i3 4, i16 %conv3_i_i_3_4364_reload_read, i3 5, i16 %conv3_i_i_3_5367_reload_read, i3 6, i16 %conv3_i_i_3_6370_reload_read, i3 7, i16 %conv3_i_i_3_7373_reload_read, i16 0, i3 %trunc_ln161" [systolic.cpp:163]   --->   Operation 94 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (2.30ns)   --->   "%tmp_4 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_4375_reload_read, i3 1, i16 %conv3_i_i_4_1378_reload_read, i3 2, i16 %conv3_i_i_4_2381_reload_read, i3 3, i16 %conv3_i_i_4_3384_reload_read, i3 4, i16 %conv3_i_i_4_4387_reload_read, i3 5, i16 %conv3_i_i_4_5390_reload_read, i3 6, i16 %conv3_i_i_4_6393_reload_read, i3 7, i16 %conv3_i_i_4_7396_reload_read, i16 0, i3 %trunc_ln161" [systolic.cpp:163]   --->   Operation 95 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.30ns)   --->   "%tmp_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_5398_reload_read, i3 1, i16 %conv3_i_i_5_1401_reload_read, i3 2, i16 %conv3_i_i_5_2404_reload_read, i3 3, i16 %conv3_i_i_5_3407_reload_read, i3 4, i16 %conv3_i_i_5_4410_reload_read, i3 5, i16 %conv3_i_i_5_5413_reload_read, i3 6, i16 %conv3_i_i_5_6416_reload_read, i3 7, i16 %conv3_i_i_5_7419_reload_read, i16 0, i3 %trunc_ln161" [systolic.cpp:163]   --->   Operation 96 'sparsemux' 'tmp_5' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (2.30ns)   --->   "%tmp_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_6421_reload_read, i3 1, i16 %conv3_i_i_6_1424_reload_read, i3 2, i16 %conv3_i_i_6_2427_reload_read, i3 3, i16 %conv3_i_i_6_3430_reload_read, i3 4, i16 %conv3_i_i_6_4433_reload_read, i3 5, i16 %conv3_i_i_6_5436_reload_read, i3 6, i16 %conv3_i_i_6_6439_reload_read, i3 7, i16 %conv3_i_i_6_7442_reload_read, i16 0, i3 %trunc_ln161" [systolic.cpp:163]   --->   Operation 97 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (2.30ns)   --->   "%tmp_7 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %conv3_i_i_7444_reload_read, i3 1, i16 %conv3_i_i_7_1447_reload_read, i3 2, i16 %conv3_i_i_7_2450_reload_read, i3 3, i16 %conv3_i_i_7_3453_reload_read, i3 4, i16 %conv3_i_i_7_4456_reload_read, i3 5, i16 %conv3_i_i_7_5459_reload_read, i3 6, i16 %conv3_i_i_7_6462_reload_read, i3 7, i16 %conv3_i_i_7_7465_reload_read, i16 0, i3 %trunc_ln161" [systolic.cpp:163]   --->   Operation 98 'sparsemux' 'tmp_7' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.73ns)   --->   "%add_ln161 = add i4 %select_ln160, i4 1" [systolic.cpp:161]   --->   Operation 99 'add' 'add_ln161' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.58ns)   --->   "%store_ln161 = store i4 %add_ln161, i4 %j" [systolic.cpp:161]   --->   Operation 100 'store' 'store_ln161' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.06>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [systolic.cpp:160]   --->   Operation 101 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.73ns)   --->   "%add_ln160_1 = add i4 %i_load, i4 1" [systolic.cpp:160]   --->   Operation 102 'add' 'add_ln160_1' <Predicate = (icmp_ln161)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.02ns)   --->   "%select_ln160_1 = select i1 %icmp_ln161, i4 %add_ln160_1, i4 %i_load" [systolic.cpp:160]   --->   Operation 103 'select' 'select_ln160_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i4 %select_ln160_1" [systolic.cpp:160]   --->   Operation 104 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.30ns)   --->   "%tmp_8 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i3, i3 0, i16 %tmp, i3 1, i16 %tmp_1, i3 2, i16 %tmp_2, i3 3, i16 %tmp_3, i3 4, i16 %tmp_4, i3 5, i16 %tmp_5, i3 6, i16 %tmp_6, i3 7, i16 %tmp_7, i16 0, i3 %trunc_ln160" [systolic.cpp:163]   --->   Operation 105 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 2.30> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln160 = store i4 %select_ln160_1, i4 %i" [systolic.cpp:160]   --->   Operation 106 'store' 'store_ln160' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 113 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln160)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln160_cast" [systolic.cpp:160]   --->   Operation 107 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @EXTRACT_I_EXTRACT_J_str"   --->   Operation 108 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 109 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [systolic.cpp:162]   --->   Operation 110 'specpipeline' 'specpipeline_ln162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (7.30ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem2_addr, i16 %tmp_8, i2 3" [systolic.cpp:163]   --->   Operation 111 'write' 'write_ln163' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln161 = br void %for.inc253" [systolic.cpp:161]   --->   Operation 112 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [137]  (1.588 ns)
	'load' operation 7 bit ('indvar_flatten_load', systolic.cpp:160) on local variable 'indvar_flatten' [142]  (0.000 ns)
	'add' operation 7 bit ('add_ln160', systolic.cpp:160) [145]  (1.870 ns)
	'store' operation 0 bit ('store_ln160', systolic.cpp:160) of variable 'add_ln160', systolic.cpp:160 on local variable 'indvar_flatten' [171]  (1.588 ns)

 <State 2>: 6.082ns
The critical path consists of the following:
	'load' operation 4 bit ('j_load', systolic.cpp:161) on local variable 'j', systolic.cpp:161 [148]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln161', systolic.cpp:161) [153]  (1.735 ns)
	'select' operation 4 bit ('select_ln160', systolic.cpp:160) [154]  (1.024 ns)
	'add' operation 4 bit ('add_ln161', systolic.cpp:161) [170]  (1.735 ns)
	'store' operation 0 bit ('store_ln161', systolic.cpp:161) of variable 'add_ln161', systolic.cpp:161 on local variable 'j', systolic.cpp:161 [173]  (1.588 ns)

 <State 3>: 5.063ns
The critical path consists of the following:
	'load' operation 4 bit ('i_load', systolic.cpp:160) on local variable 'i', systolic.cpp:160 [149]  (0.000 ns)
	'add' operation 4 bit ('add_ln160_1', systolic.cpp:160) [155]  (1.735 ns)
	'select' operation 4 bit ('select_ln160_1', systolic.cpp:160) [156]  (1.024 ns)
	'sparsemux' operation 16 bit ('tmp_8', systolic.cpp:163) [168]  (2.304 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('gmem2_addr', systolic.cpp:160) [150]  (0.000 ns)
	bus write operation ('write_ln163', systolic.cpp:163) on port 'gmem2' (systolic.cpp:163) [169]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
