#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000277efb0 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v0000000002813380_0 .var "clk", 0 0;
v00000000028145a0_0 .var "dump_all", 0 0;
v0000000002813420_0 .var "hold", 0 0;
v0000000002813ce0_0 .var "reset", 0 0;
v0000000002813560_0 .net "wr_data", 31 0, L_000000000286e170;  1 drivers
v0000000002813600_0 .net "wr_data_address", 31 0, L_000000000276f2b0;  1 drivers
v0000000002814c80_0 .net "wr_instruction", 31 0, v0000000002814b40_0;  1 drivers
v0000000002814640_0 .net "wr_mem_end", 0 0, L_00000000028136a0;  1 drivers
v0000000002814d20_0 .net "wr_mem_read", 0 0, v00000000027c8f40_0;  1 drivers
v0000000002814500_0 .net "wr_mem_write", 0 0, v00000000027c80e0_0;  1 drivers
v0000000002814000_0 .net "wr_pc", 31 0, v00000000027ca7d0_0;  1 drivers
v00000000028137e0_0 .net "wr_write_data", 31 0, L_000000000276e440;  1 drivers
E_00000000027867d0 .event edge, v0000000002813ec0_0;
L_0000000002813880 .part v00000000027ca7d0_0, 2, 30;
S_00000000027aa220 .scope module, "data_mem" "data_memory" 2 62, 3 2 0, S_000000000277efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "mem_access_addr"
    .port_info 2 /INPUT 32 "mem_write_data"
    .port_info 3 /INPUT 1 "mem_write_en"
    .port_info 4 /INPUT 1 "mem_read_en"
    .port_info 5 /OUTPUT 32 "mem_read_data"
L_00000000028154a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000276e6e0 .functor XNOR 1, v00000000027c8f40_0, L_00000000028154a8, C4<0>, C4<0>;
v000000000277b910_0 .net/2u *"_s0", 0 0, L_00000000028154a8;  1 drivers
v000000000277ca90_0 .net *"_s2", 0 0, L_000000000276e6e0;  1 drivers
v000000000277b190_0 .net *"_s4", 31 0, L_000000000286e0d0;  1 drivers
L_00000000028154f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000277ac90_0 .net/2u *"_s6", 31 0, L_00000000028154f0;  1 drivers
v000000000277b230_0 .net "clk", 0 0, v0000000002813380_0;  1 drivers
v000000000277b2d0_0 .var/i "i", 31 0;
v000000000277ad30_0 .net "mem_access_addr", 31 0, L_000000000276f2b0;  alias, 1 drivers
v000000000277be10_0 .net "mem_read_data", 31 0, L_000000000286e170;  alias, 1 drivers
v000000000277b9b0_0 .net "mem_read_en", 0 0, v00000000027c8f40_0;  alias, 1 drivers
v000000000277ae70_0 .net "mem_write_data", 31 0, L_000000000276e440;  alias, 1 drivers
v000000000277af10_0 .net "mem_write_en", 0 0, v00000000027c80e0_0;  alias, 1 drivers
v000000000277afb0_0 .var/i "memory_file", 31 0;
v000000000277b410 .array "ram", 250 0, 31 0;
E_0000000002786b10 .event posedge, v000000000277b230_0;
L_000000000286e0d0 .array/port v000000000277b410, L_000000000276f2b0;
L_000000000286e170 .functor MUXZ 32, L_00000000028154f0, L_000000000286e0d0, L_000000000276e6e0, C4<>;
S_00000000027aa9b0 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_000000000277efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
L_000000000276f2b0 .functor BUFZ 32, L_000000000276f080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000276e440 .functor BUFZ 32, v00000000027ca230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002815340 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000027cacd0_0 .net/2u *"_s12", 31 0, L_0000000002815340;  1 drivers
v00000000027cae10_0 .net *"_s19", 3 0, L_000000000286d8b0;  1 drivers
v00000000027c9e70_0 .net *"_s23", 25 0, L_000000000286e670;  1 drivers
L_0000000002815388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027ca410_0 .net/2s *"_s27", 1 0, L_0000000002815388;  1 drivers
v00000000027ca050_0 .net *"_s32", 14 0, L_000000000286ef30;  1 drivers
v00000000027caeb0_0 .net *"_s37", 0 0, L_000000000286e3f0;  1 drivers
L_00000000028153d0 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v00000000027caff0_0 .net/2u *"_s38", 16 0, L_00000000028153d0;  1 drivers
L_0000000002815418 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027ca5f0_0 .net/2u *"_s40", 16 0, L_0000000002815418;  1 drivers
v00000000027c93d0_0 .net *"_s42", 16 0, L_000000000286d630;  1 drivers
v00000000027c9bf0_0 .net *"_s47", 29 0, L_000000000286de50;  1 drivers
L_0000000002815460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000027ca0f0_0 .net/2s *"_s51", 1 0, L_0000000002815460;  1 drivers
v00000000027c9b50_0 .net "clk", 0 0, v0000000002813380_0;  alias, 1 drivers
v00000000027c95b0_0 .net "data", 31 0, L_000000000286e170;  alias, 1 drivers
v00000000027ca870_0 .net "data_address", 31 0, L_000000000276f2b0;  alias, 1 drivers
v00000000027ca550_0 .net "dump_all", 0 0, v00000000028145a0_0;  1 drivers
v00000000027ca690_0 .net "hold", 0 0, v0000000002813420_0;  1 drivers
v00000000027ca190_0 .net "instruction", 31 0, v0000000002814b40_0;  alias, 1 drivers
v00000000027c9c90_0 .net "mem_read", 0 0, v00000000027c8f40_0;  alias, 1 drivers
v00000000027cb090_0 .net "mem_write", 0 0, v00000000027c80e0_0;  alias, 1 drivers
v00000000027ca730_0 .net "reset", 0 0, v0000000002813ce0_0;  1 drivers
v00000000027ca7d0_0 .var "rg_pc", 31 0;
v00000000027c98d0_0 .net "wr_alu_b", 31 0, L_000000000286e2b0;  1 drivers
v00000000027cb130_0 .net "wr_alu_data", 31 0, L_000000000276f080;  1 drivers
v00000000027c9830_0 .net "wr_alu_op", 2 0, v00000000027c7be0_0;  1 drivers
v00000000027cb1d0_0 .net "wr_alu_src", 0 0, v00000000027c8ea0_0;  1 drivers
v00000000027ca4b0_0 .net "wr_alu_zero", 0 0, L_000000000286ee90;  1 drivers
v00000000027cb270_0 .net "wr_branch", 0 0, v00000000027c8cc0_0;  1 drivers
v00000000027c9650_0 .net "wr_branch_address", 31 0, L_000000000286d590;  1 drivers
v00000000027c9790_0 .net "wr_carry_flag", 0 0, L_0000000002813f60;  1 drivers
v00000000027c9970_0 .net "wr_jump", 0 0, v00000000027c8360_0;  1 drivers
v0000000002813d80_0 .net "wr_jump_address", 31 0, L_000000000286ecb0;  1 drivers
v0000000002814e60_0 .net "wr_mem_to_reg", 0 0, v00000000027c7f00_0;  1 drivers
v0000000002814460_0 .net "wr_next_pc", 31 0, v00000000027c78c0_0;  1 drivers
v0000000002813100_0 .net "wr_pc_plus_4", 31 0, L_000000000286e030;  1 drivers
v0000000002813b00_0 .net "wr_read_data_1", 31 0, v00000000027c9470_0;  1 drivers
v0000000002813240_0 .net "wr_read_data_2", 31 0, v00000000027ca230_0;  1 drivers
v0000000002813740_0 .net "wr_reg_dst", 0 0, v00000000027c8400_0;  1 drivers
v00000000028140a0_0 .net "wr_rgf_write", 0 0, v00000000027c76e0_0;  1 drivers
v00000000028134c0_0 .net "wr_se_ins_15_0", 31 0, L_000000000286ea30;  1 drivers
v0000000002814f00_0 .net "wr_se_sh2_ins_15_0", 31 0, L_000000000286d950;  1 drivers
v0000000002814aa0_0 .net "wr_write_address", 4 0, L_000000000286def0;  1 drivers
v00000000028131a0_0 .net "wr_write_data", 31 0, L_000000000286d090;  1 drivers
v0000000002813060_0 .net "write_data", 31 0, L_000000000276e440;  alias, 1 drivers
L_00000000028148c0 .part v0000000002814b40_0, 26, 6;
L_0000000002813920 .part v0000000002814b40_0, 0, 6;
L_000000000286d9f0 .part v0000000002814b40_0, 21, 5;
L_000000000286db30 .part v0000000002814b40_0, 16, 5;
L_000000000286e850 .part v0000000002814b40_0, 16, 5;
L_000000000286e990 .part v0000000002814b40_0, 11, 5;
L_000000000286e030 .arith/sum 32, v00000000027ca7d0_0, L_0000000002815340;
L_000000000286d8b0 .part L_000000000286e030, 28, 4;
L_000000000286e670 .part v0000000002814b40_0, 0, 26;
L_000000000286ecb0 .concat8 [ 2 26 4 0], L_0000000002815388, L_000000000286e670, L_000000000286d8b0;
L_000000000286ef30 .part v0000000002814b40_0, 0, 15;
L_000000000286ea30 .concat8 [ 15 17 0 0], L_000000000286ef30, L_000000000286d630;
L_000000000286e3f0 .part v0000000002814b40_0, 15, 1;
L_000000000286d630 .functor MUXZ 17, L_0000000002815418, L_00000000028153d0, L_000000000286e3f0, C4<>;
L_000000000286de50 .part L_000000000286ea30, 0, 30;
L_000000000286d950 .concat8 [ 2 30 0 0], L_0000000002815460, L_000000000286de50;
L_000000000286d590 .arith/sum 32, L_000000000286e030, L_000000000286d950;
S_0000000002730480 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 136, 5 8 0, S_00000000027aa9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v000000000277b4b0_0 .net "alu_b", 31 0, L_000000000286e2b0;  alias, 1 drivers
v000000000277b5f0_0 .net "alu_src", 0 0, v00000000027c8ea0_0;  alias, 1 drivers
v000000000277b690_0 .net "immediate", 31 0, L_000000000286ea30;  alias, 1 drivers
v00000000027c7aa0_0 .net "rs2_data", 31 0, v00000000027ca230_0;  alias, 1 drivers
L_000000000286e2b0 .functor MUXZ 32, v00000000027ca230_0, L_000000000286ea30, v00000000027c8ea0_0, C4<>;
S_0000000002730600 .scope module, "alu_unit" "alu_unit" 4 92, 6 1 0, S_00000000027aa9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
    .port_info 6 /INPUT 1 "clk"
L_0000000002815148 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_000000000276e590 .functor XOR 32, L_000000000286e2b0, L_0000000002815148, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000276f080 .functor BUFZ 32, v00000000027c8c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000027c7500_0 .net "A", 31 0, v00000000027c9470_0;  alias, 1 drivers
v00000000027c7780_0 .net "B", 31 0, L_000000000286e2b0;  alias, 1 drivers
v00000000027c8b80_0 .net *"_s1", 0 0, L_00000000028139c0;  1 drivers
L_0000000002815190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027c7b40_0 .net *"_s11", 0 0, L_0000000002815190;  1 drivers
v00000000027c9260_0 .net *"_s12", 32 0, L_0000000002813c40;  1 drivers
L_00000000028151d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027c84a0_0 .net *"_s15", 0 0, L_00000000028151d8;  1 drivers
v00000000027c7960_0 .net *"_s16", 32 0, L_0000000002813e20;  1 drivers
v00000000027c8900_0 .net *"_s19", 0 0, L_0000000002814780;  1 drivers
v00000000027c7d20_0 .net/2u *"_s2", 31 0, L_0000000002815148;  1 drivers
v00000000027c8fe0_0 .net *"_s20", 32 0, L_0000000002814820;  1 drivers
L_0000000002815220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027c8220_0 .net *"_s23", 31 0, L_0000000002815220;  1 drivers
L_0000000002815268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000027c7fa0_0 .net/2u *"_s28", 31 0, L_0000000002815268;  1 drivers
v00000000027c85e0_0 .net *"_s30", 0 0, L_0000000002814dc0;  1 drivers
L_00000000028152b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000027c8860_0 .net/2u *"_s32", 0 0, L_00000000028152b0;  1 drivers
L_00000000028152f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000027c7dc0_0 .net/2u *"_s34", 0 0, L_00000000028152f8;  1 drivers
v00000000027c82c0_0 .net *"_s4", 31 0, L_000000000276e590;  1 drivers
v00000000027c7e60_0 .net *"_s8", 32 0, L_0000000002813ba0;  1 drivers
v00000000027c8680_0 .net "alu_op", 2 0, v00000000027c7be0_0;  alias, 1 drivers
v00000000027c75a0_0 .net "alu_out", 31 0, L_000000000276f080;  alias, 1 drivers
v00000000027c8c20_0 .var "alu_result", 31 0;
v00000000027c8e00_0 .net "carry_out", 0 0, L_0000000002813f60;  alias, 1 drivers
v00000000027c8ae0_0 .net "clk", 0 0, v0000000002813380_0;  alias, 1 drivers
v00000000027c7a00_0 .net "temp", 32 0, L_00000000028141e0;  1 drivers
v00000000027c8d60_0 .net "temp_b", 31 0, L_0000000002814320;  1 drivers
v00000000027c8040_0 .net "zero_flag", 0 0, L_000000000286ee90;  alias, 1 drivers
E_00000000027866d0 .event edge, v00000000027c8680_0, v00000000027c7a00_0, v00000000027c7500_0, v000000000277b4b0_0;
L_00000000028139c0 .part v00000000027c7be0_0, 2, 1;
L_0000000002814320 .functor MUXZ 32, L_000000000286e2b0, L_000000000276e590, L_00000000028139c0, C4<>;
L_0000000002813ba0 .concat [ 32 1 0 0], v00000000027c9470_0, L_0000000002815190;
L_0000000002813c40 .concat [ 32 1 0 0], L_0000000002814320, L_00000000028151d8;
L_0000000002813e20 .arith/sum 33, L_0000000002813ba0, L_0000000002813c40;
L_0000000002814780 .part v00000000027c7be0_0, 2, 1;
L_0000000002814820 .concat [ 1 32 0 0], L_0000000002814780, L_0000000002815220;
L_00000000028141e0 .arith/sum 33, L_0000000002813e20, L_0000000002814820;
L_0000000002813f60 .part L_00000000028141e0, 32, 1;
L_0000000002814dc0 .cmp/eq 32, v00000000027c8c20_0, L_0000000002815268;
L_000000000286ee90 .functor MUXZ 1, L_00000000028152f8, L_00000000028152b0, L_0000000002814dc0, C4<>;
S_00000000027369a0 .scope module, "control_unit" "mod_control_unit" 4 75, 7 3 0, S_00000000027aa9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v00000000027c7be0_0 .var "alu_op", 2 0;
v00000000027c8ea0_0 .var "alu_src", 0 0;
v00000000027c8cc0_0 .var "branch", 0 0;
v00000000027c7c80_0 .net "carry_flag", 0 0, L_0000000002813f60;  alias, 1 drivers
v00000000027c7820_0 .net "funct", 5 0, L_0000000002813920;  1 drivers
v00000000027c8360_0 .var "jump", 0 0;
v00000000027c8f40_0 .var "mem_read", 0 0;
v00000000027c7f00_0 .var "mem_to_reg", 0 0;
v00000000027c80e0_0 .var "mem_write", 0 0;
v00000000027c8180_0 .net "opcode", 5 0, L_00000000028148c0;  1 drivers
v00000000027c8400_0 .var "reg_dst", 0 0;
v00000000027c76e0_0 .var "reg_write", 0 0;
E_0000000002786410 .event edge, v00000000027c8180_0, v00000000027c7820_0, v00000000027c8e00_0;
S_0000000002736b20 .scope module, "pc_mux" "mod_pc_mux" 4 146, 8 9 0, S_00000000027aa9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_000000000276ed00 .functor AND 1, L_000000000286ee90, v00000000027c8cc0_0, C4<1>, C4<1>;
v00000000027c89a0_0 .net "alu_zero", 0 0, L_000000000286ee90;  alias, 1 drivers
v00000000027c9080_0 .net "branch", 0 0, v00000000027c8cc0_0;  alias, 1 drivers
v00000000027c73c0_0 .net "branch_address", 31 0, L_000000000286d590;  alias, 1 drivers
v00000000027c8540_0 .net "jump", 0 0, v00000000027c8360_0;  alias, 1 drivers
v00000000027c8720_0 .net "jump_address", 31 0, L_000000000286ecb0;  alias, 1 drivers
v00000000027c78c0_0 .var "next_pc", 31 0;
v00000000027c87c0_0 .net "pc_plus_4", 31 0, L_000000000286e030;  alias, 1 drivers
v00000000027c91c0_0 .net "wr_and_brch_aluz", 0 0, L_000000000276ed00;  1 drivers
v00000000027c7460_0 .net "wr_condition", 1 0, L_000000000286edf0;  1 drivers
E_0000000002786dd0 .event edge, v00000000027c7460_0, v00000000027c8720_0, v00000000027c73c0_0, v00000000027c87c0_0;
L_000000000286edf0 .concat [ 1 1 0 0], v00000000027c8360_0, L_000000000276ed00;
S_00000000027274b0 .scope module, "register_file" "mod_register_file" 4 105, 9 13 0, S_00000000027aa9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v00000000027c8a40_0 .net "clk", 0 0, v0000000002813380_0;  alias, 1 drivers
v00000000027c9120_0 .net "dump_all", 0 0, v00000000028145a0_0;  alias, 1 drivers
v00000000027c7640_0 .var/i "file_handle", 31 0;
v00000000027c9dd0_0 .net "hold", 0 0, v0000000002813420_0;  alias, 1 drivers
v00000000027caf50_0 .var/i "i", 31 0;
v00000000027c96f0_0 .net "pc", 31 0, v00000000027ca7d0_0;  alias, 1 drivers
v00000000027ca910_0 .net "read_address_1", 4 0, L_000000000286d9f0;  1 drivers
v00000000027c9d30_0 .net "read_address_2", 4 0, L_000000000286db30;  1 drivers
v00000000027c9470_0 .var "read_data_1", 31 0;
v00000000027ca230_0 .var "read_data_2", 31 0;
v00000000027c9fb0_0 .net "reset", 0 0, v0000000002813ce0_0;  alias, 1 drivers
v00000000027caa50 .array "rgf_mem", 31 1, 31 0;
v00000000027cad70_0 .net "write", 0 0, v00000000027c76e0_0;  alias, 1 drivers
v00000000027c9510_0 .net "write_address", 4 0, L_000000000286def0;  alias, 1 drivers
v00000000027c9ab0_0 .net "write_data", 31 0, L_000000000286d090;  alias, 1 drivers
E_0000000002786150 .event posedge, v00000000027c9120_0;
v00000000027caa50_0 .array/port v00000000027caa50, 0;
v00000000027caa50_1 .array/port v00000000027caa50, 1;
v00000000027caa50_2 .array/port v00000000027caa50, 2;
E_0000000002786910/0 .event edge, v00000000027ca910_0, v00000000027caa50_0, v00000000027caa50_1, v00000000027caa50_2;
v00000000027caa50_3 .array/port v00000000027caa50, 3;
v00000000027caa50_4 .array/port v00000000027caa50, 4;
v00000000027caa50_5 .array/port v00000000027caa50, 5;
v00000000027caa50_6 .array/port v00000000027caa50, 6;
E_0000000002786910/1 .event edge, v00000000027caa50_3, v00000000027caa50_4, v00000000027caa50_5, v00000000027caa50_6;
v00000000027caa50_7 .array/port v00000000027caa50, 7;
v00000000027caa50_8 .array/port v00000000027caa50, 8;
v00000000027caa50_9 .array/port v00000000027caa50, 9;
v00000000027caa50_10 .array/port v00000000027caa50, 10;
E_0000000002786910/2 .event edge, v00000000027caa50_7, v00000000027caa50_8, v00000000027caa50_9, v00000000027caa50_10;
v00000000027caa50_11 .array/port v00000000027caa50, 11;
v00000000027caa50_12 .array/port v00000000027caa50, 12;
v00000000027caa50_13 .array/port v00000000027caa50, 13;
v00000000027caa50_14 .array/port v00000000027caa50, 14;
E_0000000002786910/3 .event edge, v00000000027caa50_11, v00000000027caa50_12, v00000000027caa50_13, v00000000027caa50_14;
v00000000027caa50_15 .array/port v00000000027caa50, 15;
v00000000027caa50_16 .array/port v00000000027caa50, 16;
v00000000027caa50_17 .array/port v00000000027caa50, 17;
v00000000027caa50_18 .array/port v00000000027caa50, 18;
E_0000000002786910/4 .event edge, v00000000027caa50_15, v00000000027caa50_16, v00000000027caa50_17, v00000000027caa50_18;
v00000000027caa50_19 .array/port v00000000027caa50, 19;
v00000000027caa50_20 .array/port v00000000027caa50, 20;
v00000000027caa50_21 .array/port v00000000027caa50, 21;
v00000000027caa50_22 .array/port v00000000027caa50, 22;
E_0000000002786910/5 .event edge, v00000000027caa50_19, v00000000027caa50_20, v00000000027caa50_21, v00000000027caa50_22;
v00000000027caa50_23 .array/port v00000000027caa50, 23;
v00000000027caa50_24 .array/port v00000000027caa50, 24;
v00000000027caa50_25 .array/port v00000000027caa50, 25;
v00000000027caa50_26 .array/port v00000000027caa50, 26;
E_0000000002786910/6 .event edge, v00000000027caa50_23, v00000000027caa50_24, v00000000027caa50_25, v00000000027caa50_26;
v00000000027caa50_27 .array/port v00000000027caa50, 27;
v00000000027caa50_28 .array/port v00000000027caa50, 28;
v00000000027caa50_29 .array/port v00000000027caa50, 29;
v00000000027caa50_30 .array/port v00000000027caa50, 30;
E_0000000002786910/7 .event edge, v00000000027caa50_27, v00000000027caa50_28, v00000000027caa50_29, v00000000027caa50_30;
E_0000000002786910/8 .event edge, v00000000027c9d30_0;
E_0000000002786910 .event/or E_0000000002786910/0, E_0000000002786910/1, E_0000000002786910/2, E_0000000002786910/3, E_0000000002786910/4, E_0000000002786910/5, E_0000000002786910/6, E_0000000002786910/7, E_0000000002786910/8;
S_0000000002732df0 .scope module, "write_data_mux" "mod_write_data_mux" 4 159, 10 9 0, S_00000000027aa9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v00000000027caaf0_0 .net "alu_data", 31 0, L_000000000276f080;  alias, 1 drivers
v00000000027c9a10_0 .net "ext_mem_data", 31 0, L_000000000286e170;  alias, 1 drivers
v00000000027ca370_0 .net "mem_to_reg", 0 0, v00000000027c7f00_0;  alias, 1 drivers
v00000000027ca2d0_0 .net "write_data", 31 0, L_000000000286d090;  alias, 1 drivers
L_000000000286d090 .functor MUXZ 32, L_000000000276f080, L_000000000286e170, v00000000027c7f00_0, C4<>;
S_0000000002732f70 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 126, 11 1 0, S_00000000027aa9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v00000000027c9f10_0 .net "ins_15_11", 4 0, L_000000000286e990;  1 drivers
v00000000027ca9b0_0 .net "ins_20_16", 4 0, L_000000000286e850;  1 drivers
v00000000027cab90_0 .net "reg_dst", 0 0, v00000000027c8400_0;  alias, 1 drivers
v00000000027cac30_0 .net "write_reg_add", 4 0, L_000000000286def0;  alias, 1 drivers
L_000000000286def0 .functor MUXZ 5, L_000000000286e850, L_000000000286e990, v00000000027c8400_0, C4<>;
S_0000000002717c20 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_000000000277efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
v0000000002814280_0 .net *"_s0", 31 0, L_00000000028146e0;  1 drivers
L_0000000002815100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028132e0_0 .net/2u *"_s10", 0 0, L_0000000002815100;  1 drivers
L_0000000002815028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002813a60_0 .net *"_s3", 1 0, L_0000000002815028;  1 drivers
L_0000000002815070 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002814be0_0 .net/2u *"_s4", 31 0, L_0000000002815070;  1 drivers
v0000000002814960_0 .net *"_s6", 0 0, L_0000000002814a00;  1 drivers
L_00000000028150b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000028143c0_0 .net/2u *"_s8", 0 0, L_00000000028150b8;  1 drivers
v0000000002814140_0 .net "address", 29 0, L_0000000002813880;  1 drivers
v0000000002814b40_0 .var "instruction", 31 0;
v0000000002813ec0_0 .net "mem_end", 0 0, L_00000000028136a0;  alias, 1 drivers
E_0000000002785fd0 .event edge, v0000000002814140_0;
L_00000000028146e0 .concat [ 30 2 0 0], L_0000000002813880, L_0000000002815028;
L_0000000002814a00 .cmp/gt 32, L_00000000028146e0, L_0000000002815070;
L_00000000028136a0 .functor MUXZ 1, L_0000000002815100, L_00000000028150b8, L_0000000002814a00, C4<>;
    .scope S_0000000002717c20;
T_0 ;
    %wait E_0000000002785fd0;
    %load/vec4 v0000000002814140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 30;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 30;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002814b40_0, 0, 32;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 537198597, 0, 32;
    %store/vec4 v0000000002814b40_0, 0, 32;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 537264129, 0, 32;
    %store/vec4 v0000000002814b40_0, 0, 32;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 10887202, 0, 32;
    %store/vec4 v0000000002814b40_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000027369a0;
T_1 ;
    %wait E_0000000002786410;
    %load/vec4 v00000000027c8180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %vpi_call 7 166 "$display", "defaulted" {0 0 0};
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v00000000027c7820_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %vpi_call 7 47 "$display", "yes" {0 0 0};
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %load/vec4 v00000000027c7c80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
T_1.16 ;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c7f00_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000027c7be0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c80e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c8ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027c76e0_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002730600;
T_2 ;
    %wait E_00000000027866d0;
    %load/vec4 v00000000027c8680_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000027c8c20_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000000027c7a00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v00000000027c8c20_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000000027c7500_0;
    %load/vec4 v00000000027c7780_0;
    %and;
    %store/vec4 v00000000027c8c20_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000000027c7500_0;
    %load/vec4 v00000000027c7780_0;
    %or;
    %store/vec4 v00000000027c8c20_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000027c8c20_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000002730600;
T_3 ;
    %wait E_0000000002786b10;
    %vpi_call 6 27 "$strobe", "temp B = %d , temp=%d , A=%d,B=%d, alu_result=%d", v00000000027c8d60_0, v00000000027c7a00_0, v00000000027c7500_0, v00000000027c7780_0, v00000000027c8c20_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027274b0;
T_4 ;
    %wait E_0000000002786b10;
    %load/vec4 v00000000027c9fb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000027caf50_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000000027caf50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000027caf50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027caa50, 0, 4;
    %load/vec4 v00000000027caf50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027caf50_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000027cad70_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000027c9dd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000000027c9ab0_0;
    %load/vec4 v00000000027c9510_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027caa50, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000027274b0;
T_5 ;
    %wait E_0000000002786910;
    %load/vec4 v00000000027ca910_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027c9470_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000027ca910_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000027caa50, 4;
    %store/vec4 v00000000027c9470_0, 0, 32;
T_5.1 ;
    %load/vec4 v00000000027c9d30_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027ca230_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000027c9d30_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000027caa50, 4;
    %store/vec4 v00000000027ca230_0, 0, 32;
T_5.3 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000027274b0;
T_6 ;
    %vpi_func 9 65 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v00000000027c7640_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_00000000027274b0;
T_7 ;
    %wait E_0000000002786150;
    %vpi_call 9 67 "$fdisplay", v00000000027c7640_0, "rg_pc : %d", v00000000027c96f0_0 {0 0 0};
    %vpi_call 9 68 "$display", v00000000027c96f0_0 {0 0 0};
    %vpi_call 9 69 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000027caf50_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000000027caf50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v00000000027caf50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000027caa50, 4;
    %vpi_call 9 71 "$fdisplay", v00000000027c7640_0, "register %d - %d", v00000000027caf50_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v00000000027caf50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027caf50_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000002736b20;
T_8 ;
    %wait E_0000000002786dd0;
    %load/vec4 v00000000027c7460_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %load/vec4 v00000000027c87c0_0;
    %store/vec4 v00000000027c78c0_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v00000000027c8720_0;
    %store/vec4 v00000000027c78c0_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000000027c8720_0;
    %store/vec4 v00000000027c78c0_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000000027c73c0_0;
    %store/vec4 v00000000027c78c0_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000027aa9b0;
T_9 ;
    %wait E_0000000002786b10;
    %load/vec4 v00000000027ca730_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000027ca7d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000027ca690_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000000002814460_0;
    %assign/vec4 v00000000027ca7d0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000027aa220;
T_10 ;
    %vpi_func 3 18 "$fopen" 32, "../common_dump/init_memory_content.txt" {0 0 0};
    %store/vec4 v000000000277afb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000277b2d0_0, 0, 32;
T_10.0 ;
    %load/vec4 v000000000277b2d0_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_10.1, 5;
    %vpi_func 3 20 "$random" 32 {0 0 0};
    %ix/getv/s 4, v000000000277b2d0_0;
    %store/vec4a v000000000277b410, 4, 0;
    %load/vec4 v000000000277b2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000277b2d0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000277b2d0_0, 0, 32;
T_10.2 ;
    %load/vec4 v000000000277b2d0_0;
    %cmpi/s 250, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_10.3, 5;
    %vpi_call 3 23 "$fdisplay", v000000000277afb0_0, "memory location %d : %d", v000000000277b2d0_0, &A<v000000000277b410, v000000000277b2d0_0 > {0 0 0};
    %load/vec4 v000000000277b2d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000277b2d0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %end;
    .thread T_10;
    .scope S_00000000027aa220;
T_11 ;
    %wait E_0000000002786b10;
    %load/vec4 v000000000277af10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000000000277ae70_0;
    %ix/getv 3, v000000000277ad30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000277b410, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000000000277efb0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002813380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002813ce0_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002813ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002813420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028145a0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000000000277efb0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000000002813380_0;
    %inv;
    %store/vec4 v0000000002813380_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000277efb0;
T_14 ;
    %wait E_00000000027867d0;
    %load/vec4 v0000000002814640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002813420_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028145a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 96 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./mock_data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
