Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Sat Jan 17 06:20:04 2026
| Host              : MSI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga_top
| Device            : xczu5ev-fbvb900
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        8           
SYNTH-14   Warning           DSP cannot absorb non-zero init register            4           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-10  Warning           Missing property on synchronizer                    1           
TIMING-18  Warning           Missing input or output delay                       4           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.056        0.000                      0                 4854        0.011        0.000                      0                 4838        0.543        0.000                       0                  2705  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                     Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                     ------------           ----------      --------------
clk_125m_pll/inst/clk_in1                                                                                                                                                                                                                                                                 {0.000 20.000}         40.000          25.000          
  clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                   {0.000 4.000}          8.000           125.000         
clk_25m                                                                                                                                                                                                                                                                                   {0.000 20.000}         40.000          25.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                       {0.000 25.000}         50.000          20.000          
hdmi_tx_clk_xcvr                                                                                                                                                                                                                                                                          {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                                                                                                                                                                                                            {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                                                                                                                                                                                                            {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                                                                                                                                                                                                            {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLKPCS[3]                                                                                                                                                                                                                                                            {0.000 3.367}          6.734           148.500         
  GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                               {0.000 3.367}          6.734           148.500         
  qpll0outclk_out[0]                                                                                                                                                                                                                                                                      {0.000 0.084}          0.168           5940.006        
    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                             {0.000 3.367}          6.734           148.500         
  qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                   {0.000 3.367}          6.734           148.500         
xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {0.000 3.367}          6.734           148.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125m_pll/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                  10.000        0.000                       0                     1  
  clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                         5.514        0.000                      0                 2230        0.011        0.000                      0                 2230        2.200        0.000                       0                  1494  
clk_25m                                                                                                                                                                                                                                                                                        38.523        0.000                      0                  301        0.041        0.000                      0                  301       19.725        0.000                       0                   183  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                            15.946        0.000                      0                  992        0.024        0.000                      0                  992       24.468        0.000                       0                   479  
hdmi_tx_clk_xcvr                                                                                                                                                                                                                                                                                5.704        0.000                      0                   28        0.056        0.000                      0                   28        3.092        0.000                       0                    29  
  GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                                                                                                                                                                                                                                  5.946        0.000                      0                   34        0.052        0.000                      0                   34        3.092        0.000                       0                    15  
  GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                                                                                                                                                                                                                                  5.906        0.000                      0                   34        0.045        0.000                      0                   34        3.092        0.000                       0                    15  
  GTHE4_CHANNEL_RXOUTCLKPCS[2]                                                                                                                                                                                                                                                                  5.554        0.000                      0                   34        0.072        0.000                      0                   34        3.092        0.000                       0                    15  
  GTHE4_CHANNEL_RXOUTCLKPCS[3]                                                                                                                                                                                                                                                                  5.801        0.000                      0                   34        0.042        0.000                      0                   34        3.092        0.000                       0                    15  
  GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                                                                                                                                                                                 0.564        0.000                       0                    12  
    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                   0.056        0.000                      0                  867        0.027        0.000                      0                  867        0.543        0.000                       0                   416  
xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O        5.839        0.000                      0                   50        0.060        0.000                      0                   50        3.092        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_125m_pll                                                                                     49.133        0.000                      0                    8                                                                        
clk_out1_clk_125m_pll                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        7.129        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                From Clock                                                                                                                                                                                                                                                                                To Clock                                                                                                                                                                                                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                ----------                                                                                                                                                                                                                                                                                --------                                                                                                                                                                                                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                         GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                       6.050        0.000                      0                    5        0.244        0.000                      0                    5  
**async_default**                                                                                                                                                                                                                                                                         clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                           6.886        0.000                      0                  111        0.117        0.000                      0                  111  
**async_default**                                                                                                                                                                                                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                            48.432        0.000                      0                  100        0.129        0.000                      0                  100  
**async_default**                                                                                                                                                                                                                                                                         xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O        6.186        0.000                      0                   18        0.150        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                From Clock                                                                                                                                                                                                                                                                                To Clock                                                                                                                                                                                                                                                                                
----------                                                                                                                                                                                                                                                                                ----------                                                                                                                                                                                                                                                                                --------                                                                                                                                                                                                                                                                                
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                                 GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                    clk_25m                                                                                                                                                                                                                                                                                   GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 clk_25m                                                                                                                                                                                                                                                                                   
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     clk_25m                                                                                                                                                                                                                                                                                   
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_RXOUTCLK[0]                                                                                                                                                                                                                                                                 clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                                                                                                 clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    clk_25m                                                                                                                                                                                                                                                                                   clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                       clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                       
(none)                                                                                                                                                                                                                                                                                    clk_25m                                                                                                                                                                                                                                                                                   hdmi_tx_clk_xcvr                                                                                                                                                                                                                                                                          
(none)                                                                                                                                                                                                                                                                                    clk_out1_clk_125m_pll                                                                                                                                                                                                                                                                     xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               GTHE4_CHANNEL_TXOUTCLK[0]                                                                                                                                                                                 
(none)                                                                                               clk_25m                                                                                                                                                                                                   
(none)                                                                                               clk_out1_clk_125m_pll                                                                                                                                                                                     
(none)                                                                                               hdmi_tx_clk_xcvr                                                                                                                                                                                          
(none)                                                                                                                                                                                                    GTHE4_CHANNEL_TXOUTCLK[0]                                                                            
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125m_pll/inst/clk_in1
  To Clock:  clk_125m_pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125m_pll/inst/clk_in1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_125m_pll/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         40.000      38.929     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            10.000        20.000      10.000     MMCM_X0Y3  clk_125m_pll/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_125m_pll
  To Clock:  clk_out1_clk_125m_pll

Setup :            0  Failing Endpoints,  Worst Slack        5.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.674ns (29.615%)  route 1.602ns (70.385%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 11.608 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.908ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.726     4.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X45Y189        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.152     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X45Y191        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.099     4.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X45Y191        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.452     5.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X46Y187        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     5.245 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.127     5.372    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X46Y188        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.519 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.046     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
    SLICE_X46Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.911    11.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.455    11.153    
                         clock uncertainty           -0.099    11.054    
    SLICE_X46Y188        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025    11.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.676ns (29.733%)  route 1.598ns (70.267%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.608ns = ( 11.608 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.908ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.726     4.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X45Y189        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.152     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X45Y191        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.099     4.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X45Y191        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.319     5.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X46Y188        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     5.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.254     5.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X46Y188        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.515 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.048     5.563    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X46Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.911    11.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.455    11.153    
                         clock uncertainty           -0.099    11.054    
    SLICE_X46Y188        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  5.516    

Slack (MET) :             5.567ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.697ns (31.259%)  route 1.533ns (68.741%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 11.615 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.908ns, distribution 1.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.726     4.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X45Y189        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.152     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X45Y191        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.099     4.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X45Y191        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.382     5.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X46Y188        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.158     5.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.125     5.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X46Y190        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     5.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.049     5.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X46Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.918    11.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.455    11.160    
                         clock uncertainty           -0.099    11.061    
    SLICE_X46Y190        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         11.086    
                         arrival time                          -5.519    
  -------------------------------------------------------------------
                         slack                                  5.567    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 0.590ns (27.203%)  route 1.579ns (72.797%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 11.604 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.908ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.726     4.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X45Y189        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.152     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X45Y191        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.099     4.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X45Y191        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.452     5.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X46Y187        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b1/O
                         net (fo=1, routed)           0.131     5.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_16
    SLICE_X46Y186        LUT4 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.074     5.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1/O
                         net (fo=1, routed)           0.019     5.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r[1]_i_1_n_0
    SLICE_X46Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.907    11.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.455    11.149    
                         clock uncertainty           -0.099    11.050    
    SLICE_X46Y186        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    11.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.075    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.452ns (21.575%)  route 1.643ns (78.425%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 11.620 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.908ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.726     4.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X45Y189        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     4.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_i_5/O
                         net (fo=1, routed)           0.152     4.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_1
    SLICE_X45Y191        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.148     4.461 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4/O
                         net (fo=1, routed)           0.099     4.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_4_n_0
    SLICE_X45Y191        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.351     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X46Y187        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     5.069 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.315     5.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X47Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.923    11.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.455    11.165    
                         clock uncertainty           -0.099    11.066    
    SLICE_X47Y186        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    11.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                          -5.384    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.329ns (16.076%)  route 1.718ns (83.924%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 11.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.908ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.680     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X46Y188        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.616     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X53Y188        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.422     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.996    11.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -0.455    11.238    
                         clock uncertainty           -0.099    11.139    
    SLICE_X54Y186        RAMD32 (Setup_G6LUT_SLICEM_CLK_WE)
                                                     -0.180    10.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.329ns (16.076%)  route 1.718ns (83.924%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 11.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.908ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.680     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X46Y188        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.616     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X53Y188        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.422     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WE
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.996    11.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -0.455    11.238    
                         clock uncertainty           -0.099    11.139    
    SLICE_X54Y186        RAMD32 (Setup_H6LUT_SLICEM_CLK_WE)
                                                     -0.180    10.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.329ns (16.076%)  route 1.718ns (83.924%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 11.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.908ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.680     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X46Y188        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.616     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X53Y188        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.422     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WE
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.996    11.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -0.455    11.238    
                         clock uncertainty           -0.099    11.139    
    SLICE_X54Y186        RAMD32 (Setup_G5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.329ns (16.076%)  route 1.718ns (83.924%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 11.693 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.996ns (routing 0.908ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.680     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X46Y188        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.616     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X53Y188        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.422     5.336    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WE
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.996    11.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -0.455    11.238    
                         clock uncertainty           -0.099    11.139    
    SLICE_X54Y186        RAMD32 (Setup_H5LUT_SLICEM_CLK_WE)
                                                     -0.180    10.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.329ns (15.570%)  route 1.784ns (84.430%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns = ( 11.668 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.202ns (routing 1.000ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.908ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.202     3.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y185        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.680     4.049    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X46Y188        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst_i_1/O
                         net (fo=3, routed)           0.616     4.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X53Y188        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=32, routed)          0.488     5.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X54Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.971    11.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.455    11.212    
                         clock uncertainty           -0.099    11.113    
    SLICE_X54Y188        FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    11.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.052    
                         arrival time                          -5.402    
  -------------------------------------------------------------------
                         slack                                  5.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.568%)  route 0.100ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Net Delay (Source):      1.971ns (routing 0.908ns, distribution 1.063ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.000ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.971     3.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y188        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.100     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A1
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.242     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism              0.399     3.728    
    SLICE_X54Y186        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.568%)  route 0.100ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Net Delay (Source):      1.971ns (routing 0.908ns, distribution 1.063ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.000ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.971     3.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y188        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.100     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A1
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.242     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism              0.399     3.728    
    SLICE_X54Y186        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.568%)  route 0.100ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Net Delay (Source):      1.971ns (routing 0.908ns, distribution 1.063ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.000ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.971     3.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y188        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.100     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A1
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.242     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism              0.399     3.728    
    SLICE_X54Y186        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.060ns (37.568%)  route 0.100ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Net Delay (Source):      1.971ns (routing 0.908ns, distribution 1.063ns)
  Clock Net Delay (Destination): 2.242ns (routing 1.000ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.971     3.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y188        FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.728 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=24, routed)          0.100     3.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A1
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.242     3.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X54Y186        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism              0.399     3.728    
    SLICE_X54Y186        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR1)
                                                      0.088     3.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           3.827    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fpga_top/vio_0/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.059ns (44.030%)  route 0.075ns (55.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    3.669ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Net Delay (Source):      1.972ns (routing 0.908ns, distribution 1.064ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.000ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.972     3.669    fpga_top/vio_0/<hidden>
    SLICE_X50Y182        FDRE                                         r  fpga_top/vio_0/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y182        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.728 r  fpga_top/vio_0/<hidden>
                         net (fo=2, routed)           0.075     3.803    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X50Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.230     3.317    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X50Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.400     3.717    
    SLICE_X50Y181        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.777    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.874%)  route 0.080ns (57.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.317ns
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Net Delay (Source):      1.970ns (routing 0.908ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.230ns (routing 1.000ns, distribution 1.230ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.970     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y183        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.727 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=2, routed)           0.080     3.807    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.230     3.317    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X51Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.400     3.717    
    SLICE_X51Y181        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.777    fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -3.777    
                         arrival time                           3.807    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/data_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.059ns (44.361%)  route 0.074ns (55.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.280ns
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    -0.394ns
  Clock Net Delay (Source):      1.937ns (routing 0.908ns, distribution 1.029ns)
  Clock Net Delay (Destination): 2.193ns (routing 1.000ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.937     3.634    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y0          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.693 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[7]/Q
                         net (fo=1, routed)           0.074     3.767    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/data_i_reg[31]_0[7]
    SLICE_X59Y0          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/data_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.193     3.280    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y0          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/data_i_reg[23]/C
                         clock pessimism              0.394     3.674    
    SLICE_X59Y0          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.736    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/data_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.736    
                         arrival time                           3.767    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.280ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Net Delay (Source):      1.941ns (routing 0.908ns, distribution 1.033ns)
  Clock Net Delay (Destination): 2.193ns (routing 1.000ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.941     3.638    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X58Y3          FDSE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y3          FDSE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.696 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg[5]/Q
                         net (fo=1, routed)           0.082     3.778    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_msk_reg_n_0_[5]
    SLICE_X58Y2          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.193     3.280    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X58Y2          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[5]/C
                         clock pessimism              0.404     3.684    
    SLICE_X58Y2          FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.746    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.di_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.746    
                         arrival time                           3.778    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.061ns (46.071%)  route 0.071ns (53.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    3.664ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Net Delay (Source):      1.967ns (routing 0.908ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.214ns (routing 1.000ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.967     3.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X52Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y183        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=2, routed)           0.071     3.796    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.214     3.301    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
                         clock pessimism              0.399     3.700    
    SLICE_X52Y181        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.762    fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -3.762    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.875%)  route 0.068ns (53.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.264ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Net Delay (Source):      1.939ns (routing 0.908ns, distribution 1.031ns)
  Clock Net Delay (Destination): 2.177ns (routing 1.000ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.939     3.636    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/drpclk_in[0]
    SLICE_X59Y3          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y3          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.696 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gte4_drp_arb_i/DO_USR_O_reg[24]/Q
                         net (fo=1, routed)           0.068     3.764    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store_reg[15]_0[8]
    SLICE_X59Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.177     3.264    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X59Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store_reg[8]/C
                         clock pessimism              0.404     3.668    
    SLICE_X59Y4          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.730    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.progdiv_cfg_store_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.730    
                         arrival time                           3.764    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_125m_pll
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/DRPCLK  n/a            4.000         8.000       4.000      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     BUFGCE/I              n/a            1.290         8.000       6.710      BUFGCE_X0Y90        clk_125m_pll/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0    n/a            1.071         8.000       6.929      MMCM_X0Y3           clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK            n/a            1.064         8.000       6.936      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE4_CHANNEL/DRPCLK  n/a            1.800         4.000       2.200      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            0.532         4.000       3.468      SLICE_X53Y186       dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_25m
  To Clock:  clk_25m

Setup :            0  Failing Endpoints,  Worst Slack       38.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.523ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.080ns (6.435%)  route 1.163ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 42.018 - 40.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.155ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.163     3.582    gblrst
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.995    42.018    clk_25m
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][0]/C
                         clock pessimism              0.197    42.214    
                         clock uncertainty           -0.035    42.179    
    SLICE_X24Y164        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    42.105    led_cnt_reg[0][0]
  -------------------------------------------------------------------
                         required time                         42.105    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 38.523    

Slack (MET) :             38.523ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.080ns (6.435%)  route 1.163ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 42.018 - 40.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.155ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.163     3.582    gblrst
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.995    42.018    clk_25m
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][1]/C
                         clock pessimism              0.197    42.214    
                         clock uncertainty           -0.035    42.179    
    SLICE_X24Y164        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    42.105    led_cnt_reg[0][1]
  -------------------------------------------------------------------
                         required time                         42.105    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 38.523    

Slack (MET) :             38.523ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.080ns (6.435%)  route 1.163ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 42.018 - 40.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.155ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.163     3.582    gblrst
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.995    42.018    clk_25m
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][2]/C
                         clock pessimism              0.197    42.214    
                         clock uncertainty           -0.035    42.179    
    SLICE_X24Y164        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    42.105    led_cnt_reg[0][2]
  -------------------------------------------------------------------
                         required time                         42.105    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 38.523    

Slack (MET) :             38.523ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.080ns (6.435%)  route 1.163ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 42.018 - 40.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 0.995ns (routing 0.155ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.163     3.582    gblrst
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.995    42.018    clk_25m
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][3]/C
                         clock pessimism              0.197    42.214    
                         clock uncertainty           -0.035    42.179    
    SLICE_X24Y164        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    42.105    led_cnt_reg[0][3]
  -------------------------------------------------------------------
                         required time                         42.105    
                         arrival time                          -3.582    
  -------------------------------------------------------------------
                         slack                                 38.523    

Slack (MET) :             38.525ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.360ns (25.492%)  route 1.052ns (74.508%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 42.177 - 40.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.338ns (routing 0.170ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.155ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.338     2.543    fpga_top/<hidden>
    SLICE_X50Y172        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.622 f  fpga_top/<hidden>
                         net (fo=134, routed)         0.991     3.613    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y178        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.663 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.010     3.673    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y178        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.828 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.854    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.930 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.025     3.955    fpga_top/<hidden>
    SLICE_X51Y179        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.154    42.177    fpga_top/<hidden>
    SLICE_X51Y179        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.313    42.490    
                         clock uncertainty           -0.035    42.455    
    SLICE_X51Y179        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    42.480    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.480    
                         arrival time                          -3.955    
  -------------------------------------------------------------------
                         slack                                 38.525    

Slack (MET) :             38.525ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.080ns (6.450%)  route 1.160ns (93.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 42.017 - 40.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.155ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.160     3.579    gblrst
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.994    42.017    clk_25m
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][4]/C
                         clock pessimism              0.197    42.213    
                         clock uncertainty           -0.035    42.178    
    SLICE_X24Y164        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    42.104    led_cnt_reg[0][4]
  -------------------------------------------------------------------
                         required time                         42.104    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 38.525    

Slack (MET) :             38.525ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.080ns (6.450%)  route 1.160ns (93.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 42.017 - 40.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.155ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.160     3.579    gblrst
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.994    42.017    clk_25m
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][5]/C
                         clock pessimism              0.197    42.213    
                         clock uncertainty           -0.035    42.178    
    SLICE_X24Y164        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    42.104    led_cnt_reg[0][5]
  -------------------------------------------------------------------
                         required time                         42.104    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 38.525    

Slack (MET) :             38.525ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[0][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.080ns (6.450%)  route 1.160ns (93.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 42.017 - 40.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.155ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.160     3.579    gblrst
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.994    42.017    clk_25m
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][6]/C
                         clock pessimism              0.197    42.213    
                         clock uncertainty           -0.035    42.178    
    SLICE_X24Y164        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    42.104    led_cnt_reg[0][6]
  -------------------------------------------------------------------
                         required time                         42.104    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 38.525    

Slack (MET) :             38.525ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.080ns (6.450%)  route 1.160ns (93.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.017ns = ( 42.017 - 40.000 ) 
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 0.994ns (routing 0.155ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.160     3.579    gblrst
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.994    42.017    clk_25m
    SLICE_X24Y164        FDRE                                         r  led_cnt_reg[0][7]/C
                         clock pessimism              0.197    42.213    
                         clock uncertainty           -0.035    42.178    
    SLICE_X24Y164        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    42.104    led_cnt_reg[0][7]
  -------------------------------------------------------------------
                         required time                         42.104    
                         arrival time                          -3.579    
  -------------------------------------------------------------------
                         slack                                 38.525    

Slack (MET) :             38.545ns  (required time - arrival time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25m rise@40.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.340ns (24.422%)  route 1.052ns (75.578%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns = ( 42.177 - 40.000 ) 
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.338ns (routing 0.170ns, distribution 1.168ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.155ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.338     2.543    fpga_top/<hidden>
    SLICE_X50Y172        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.622 f  fpga_top/<hidden>
                         net (fo=134, routed)         0.991     3.613    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y178        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     3.663 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.010     3.673    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y178        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.828 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.026     3.854    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y179        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.910 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.025     3.935    fpga_top/<hidden>
    SLICE_X51Y179        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)   40.000    40.000 r  
    AD7                                               0.000    40.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079    40.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593    40.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    40.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    40.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    40.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    41.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.154    42.177    fpga_top/<hidden>
    SLICE_X51Y179        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism              0.313    42.490    
                         clock uncertainty           -0.035    42.455    
    SLICE_X51Y179        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    42.480    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         42.480    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                 38.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDSE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.970%)  route 0.035ns (37.030%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.641ns (routing 0.096ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.731ns (routing 0.108ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.641     1.290    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.329 f  fpga_top/<hidden>
                         net (fo=5, routed)           0.028     1.356    fpga_top/<hidden>
    SLICE_X23Y232        LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.020     1.376 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.007     1.383    fpga_top/<hidden>
    SLICE_X23Y232        FDSE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.731     1.556    fpga_top/<hidden>
    SLICE_X23Y232        FDSE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.260     1.296    
    SLICE_X23Y232        FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.343    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.037ns (34.875%)  route 0.069ns (65.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      0.744ns (routing 0.096ns, distribution 0.648ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.108ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.744     1.393    fpga_top/<hidden>
    SLICE_X54Y175        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y175        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.430 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.069     1.499    fpga_top/<hidden>
    SLICE_X54Y174        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.842     1.667    fpga_top/<hidden>
    SLICE_X54Y174        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.259     1.407    
    SLICE_X54Y174        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     1.454    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.061ns (52.386%)  route 0.055ns (47.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Net Delay (Source):      0.641ns (routing 0.096ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.735ns (routing 0.108ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.641     1.290    fpga_top/<hidden>
    SLICE_X23Y233        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y233        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.331 r  fpga_top/<hidden>
                         net (fo=7, routed)           0.049     1.380    fpga_top/<hidden>
    SLICE_X23Y232        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     1.400 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.006     1.406    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.735     1.560    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.248     1.312    
    SLICE_X23Y232        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.359    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.948%)  route 0.065ns (63.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Net Delay (Source):      0.741ns (routing 0.096ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.844ns (routing 0.108ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.741     1.390    fpga_top/<hidden>
    SLICE_X54Y178        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y178        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.428 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.065     1.493    fpga_top/<hidden>
    SLICE_X54Y178        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.844     1.669    fpga_top/<hidden>
    SLICE_X54Y178        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.273     1.396    
    SLICE_X54Y178        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.443    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Net Delay (Source):      0.739ns (routing 0.096ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.739     1.388    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X54Y171        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.426 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.065     1.491    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X54Y171        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.841     1.666    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X54Y171        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.272     1.394    
    SLICE_X54Y171        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.441    fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.106%)  route 0.072ns (64.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.663ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Net Delay (Source):      0.740ns (routing 0.096ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.108ns, distribution 0.730ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.740     1.389    fpga_top/<hidden>
    SLICE_X51Y176        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.428 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.072     1.500    fpga_top/<hidden>
    SLICE_X51Y175        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.838     1.663    fpga_top/<hidden>
    SLICE_X51Y175        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.259     1.403    
    SLICE_X51Y175        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.449    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.771%)  route 0.033ns (31.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.641ns (routing 0.096ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.731ns (routing 0.108ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.641     1.290    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.329 r  fpga_top/<hidden>
                         net (fo=5, routed)           0.027     1.355    fpga_top/<hidden>
    SLICE_X23Y232        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.388 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.006     1.394    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.731     1.556    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.260     1.296    
    SLICE_X23Y232        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.343    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.771%)  route 0.033ns (31.229%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Net Delay (Source):      0.641ns (routing 0.096ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.731ns (routing 0.108ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.641     1.290    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.329 r  fpga_top/<hidden>
                         net (fo=5, routed)           0.027     1.355    fpga_top/<hidden>
    SLICE_X23Y232        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     1.388 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.006     1.394    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.731     1.556    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.260     1.296    
    SLICE_X23Y232        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.343    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.475%)  route 0.081ns (67.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.671ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.740ns (routing 0.096ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.846ns (routing 0.108ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.740     1.389    fpga_top/<hidden>
    SLICE_X51Y176        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y176        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.428 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.081     1.509    fpga_top/<hidden>
    SLICE_X50Y176        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.846     1.671    fpga_top/<hidden>
    SLICE_X50Y176        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.266     1.405    
    SLICE_X50Y176        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.452    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25m rise@0.000ns - clk_25m rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.038ns (32.178%)  route 0.080ns (67.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Net Delay (Source):      0.748ns (routing 0.096ns, distribution 0.652ns)
  Clock Net Delay (Destination): 0.851ns (routing 0.108ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.748     1.397    fpga_top/<hidden>
    SLICE_X54Y176        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.435 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.080     1.515    fpga_top/<hidden>
    SLICE_X55Y176        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.851     1.676    fpga_top/<hidden>
    SLICE_X55Y176        FDRE                                         r  fpga_top/<hidden>
                         clock pessimism             -0.266     1.411    
    SLICE_X55Y176        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.458    fpga_top/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25m
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pin_hpio_refclk_i_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         40.000      38.710     BUFGCE_X0Y89   hpio_refclk_bufg_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y164  led_cnt_reg[0][0]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y165  led_cnt_reg[0][10]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y165  led_cnt_reg[0][11]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y165  led_cnt_reg[0][12]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y165  led_cnt_reg[0][13]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y165  led_cnt_reg[0][14]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y165  led_cnt_reg[0][15]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y166  led_cnt_reg[0][16]/C
Min Period        n/a     FDRE/C    n/a            0.550         40.000      39.450     SLICE_X24Y166  led_cnt_reg[0][17]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y164  led_cnt_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y164  led_cnt_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][11]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][12]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][13]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][13]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y164  led_cnt_reg[0][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y164  led_cnt_reg[0][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][10]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][10]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][11]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][11]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][12]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][12]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][13]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         20.000      19.725     SLICE_X24Y165  led_cnt_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.239ns (11.926%)  route 1.765ns (88.074%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -6.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.331ns (routing 0.508ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.331     6.815    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y160        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.894 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.846     7.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X49Y162        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     7.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.421     8.250    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X47Y163        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     8.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.161     8.446    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X48Y162        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     8.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.337     8.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -8.819    
  -------------------------------------------------------------------
                         slack                                 15.946    

Slack (MET) :             20.516ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.106ns  (logic 5.250ns (85.982%)  route 0.856ns (14.018%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 51.835 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.741ns (routing 0.281ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.412    30.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y160        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.090    30.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_4/O
                         net (fo=2, routed)           0.397    30.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_4_n_0
    SLICE_X47Y160        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.060    31.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.047    31.106    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X47Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612    51.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.741    51.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.000    51.835    
                         clock uncertainty           -0.235    51.599    
    SLICE_X47Y160        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023    51.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         51.622    
                         arrival time                         -31.106    
  -------------------------------------------------------------------
                         slack                                 20.516    

Slack (MET) :             20.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.037ns  (logic 5.242ns (86.824%)  route 0.795ns (13.176%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 51.830 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.736ns (routing 0.281ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_RESET)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.412    30.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X49Y160        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.090    30.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_4/O
                         net (fo=2, routed)           0.337    30.939    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_4_n_0
    SLICE_X46Y160        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.052    30.991 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.046    31.037    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612    51.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.736    51.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.000    51.830    
                         clock uncertainty           -0.235    51.594    
    SLICE_X46Y160        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    51.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         51.617    
                         arrival time                         -31.037    
  -------------------------------------------------------------------
                         slack                                 20.580    

Slack (MET) :             20.580ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.047ns  (logic 5.268ns (87.112%)  route 0.779ns (12.887%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 51.840 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.746ns (routing 0.281ns, distribution 0.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.336    30.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.092    30.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.395    30.923    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X47Y164        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.076    30.999 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[13]_i_1/O
                         net (fo=1, routed)           0.048    31.047    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[13]
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612    51.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.746    51.840    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
                         clock pessimism              0.000    51.840    
                         clock uncertainty           -0.235    51.604    
    SLICE_X47Y164        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023    51.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]
  -------------------------------------------------------------------
                         required time                         51.627    
                         arrival time                         -31.047    
  -------------------------------------------------------------------
                         slack                                 20.580    

Slack (MET) :             20.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.037ns  (logic 5.284ns (87.522%)  route 0.753ns (12.478%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 51.837 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.743ns (routing 0.281ns, distribution 0.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.336    30.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.092    30.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.370    30.898    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X47Y164        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.092    30.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[7]_i_1/O
                         net (fo=1, routed)           0.047    31.037    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[7]
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612    51.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.743    51.837    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
                         clock pessimism              0.000    51.837    
                         clock uncertainty           -0.235    51.601    
    SLICE_X47Y164        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023    51.624    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         51.624    
                         arrival time                         -31.037    
  -------------------------------------------------------------------
                         slack                                 20.587    

Slack (MET) :             20.592ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.035ns  (logic 5.213ns (86.386%)  route 0.822ns (13.614%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 51.839 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.745ns (routing 0.281ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.336    30.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.092    30.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.286    30.815    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X47Y163        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.021    30.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.199    31.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X48Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612    51.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.745    51.839    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y158        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.000    51.839    
                         clock uncertainty           -0.235    51.603    
    SLICE_X48Y158        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023    51.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         51.626    
                         arrival time                         -31.035    
  -------------------------------------------------------------------
                         slack                                 20.592    

Slack (MET) :             20.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.033ns  (logic 5.284ns (87.582%)  route 0.749ns (12.417%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.840ns = ( 51.840 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.746ns (routing 0.281ns, distribution 0.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.336    30.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.092    30.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.369    30.897    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X47Y164        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.092    30.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[14]_i_1/O
                         net (fo=1, routed)           0.044    31.033    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[14]
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612    51.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.746    51.840    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X47Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
                         clock pessimism              0.000    51.840    
                         clock uncertainty           -0.235    51.604    
    SLICE_X47Y164        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023    51.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]
  -------------------------------------------------------------------
                         required time                         51.627    
                         arrival time                         -31.033    
  -------------------------------------------------------------------
                         slack                                 20.594    

Slack (MET) :             20.601ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.021ns  (logic 5.134ns (85.262%)  route 0.887ns (14.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 51.835 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.741ns (routing 0.281ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SEL)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.841    30.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X47Y160        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.034    30.975 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.046    31.021    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X47Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612    51.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.741    51.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.000    51.835    
                         clock uncertainty           -0.235    51.599    
    SLICE_X47Y160        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.023    51.622    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         51.622    
                         arrival time                         -31.021    
  -------------------------------------------------------------------
                         slack                                 20.601    

Slack (MET) :             20.610ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.017ns  (logic 5.285ns (87.840%)  route 0.732ns (12.159%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 51.839 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.745ns (routing 0.281ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.336    30.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.092    30.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.349    30.878    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X48Y164        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.093    30.971 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[18]_i_1/O
                         net (fo=1, routed)           0.046    31.017    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[18]
    SLICE_X48Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612    51.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.745    51.839    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X48Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]/C
                         clock pessimism              0.000    51.839    
                         clock uncertainty           -0.235    51.603    
    SLICE_X48Y164        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.023    51.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[18]
  -------------------------------------------------------------------
                         required time                         51.626    
                         arrival time                         -31.017    
  -------------------------------------------------------------------
                         slack                                 20.610    

Slack (MET) :             20.613ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.014ns  (logic 5.284ns (87.868%)  route 0.730ns (12.132%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 51.839 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.745ns (routing 0.281ns, distribution 0.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.336    30.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X49Y162        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.092    30.528 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.346    30.875    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X48Y164        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.092    30.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[16]_i_1/O
                         net (fo=1, routed)           0.047    31.014    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[16]
    SLICE_X48Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612    51.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    51.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.745    51.839    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X48Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
                         clock pessimism              0.000    51.839    
                         clock uncertainty           -0.235    51.603    
    SLICE_X48Y164        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.023    51.626    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]
  -------------------------------------------------------------------
                         required time                         51.626    
                         arrival time                         -31.014    
  -------------------------------------------------------------------
                         slack                                 20.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.083ns (49.112%)  route 0.086ns (50.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.919ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    4.262ns
  Clock Net Delay (Source):      1.268ns (routing 0.463ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.435ns (routing 0.508ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.268     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X53Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y188        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.634 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.062     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[10]
    SLICE_X52Y188        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     2.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[9]_i_1/O
                         net (fo=1, routed)           0.024     2.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_6
    SLICE_X52Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.435     6.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                         clock pessimism             -4.262     2.658    
    SLICE_X52Y188        FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.060     2.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.718    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.062ns (48.437%)  route 0.066ns (51.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.018ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    4.086ns
  Clock Net Delay (Source):      0.795ns (routing 0.281ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.893ns (routing 0.310ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.795     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X53Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y188        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.929 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.050     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_dout[5]
    SLICE_X52Y188        LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.022     2.001 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.016     2.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_11
    SLICE_X52Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.893     6.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X52Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism             -4.086     1.933    
    SLICE_X52Y188        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.255%)  route 0.066ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.979ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    4.114ns
  Clock Net Delay (Source):      0.752ns (routing 0.281ns, distribution 0.471ns)
  Clock Net Delay (Destination): 0.854ns (routing 0.310ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.752     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[16]/Q
                         net (fo=2, routed)           0.066     1.951    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[16]
    SLICE_X49Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.854     5.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]/C
                         clock pessimism             -4.114     1.865    
    SLICE_X49Y157        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.092ns (58.900%)  route 0.064ns (41.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.945ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    4.317ns
  Clock Net Delay (Source):      1.268ns (routing 0.463ns, distribution 0.805ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.508ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.268     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X55Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.633 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=3, routed)           0.055     2.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q[2]_6[2]
    SLICE_X55Y186        LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.032     2.720 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__0/i_/O
                         net (fo=1, routed)           0.009     2.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__0/i__n_0
    SLICE_X55Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.461     6.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X55Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.317     2.628    
    SLICE_X55Y186        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     2.690    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.729    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.735%)  route 0.062ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.016ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.117ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.310ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y186        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.062     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X50Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.891     6.016    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.117     1.899    
    SLICE_X50Y187        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.061ns (43.532%)  route 0.079ns (56.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.965ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    4.083ns
  Clock Net Delay (Source):      0.738ns (routing 0.281ns, distribution 0.457ns)
  Clock Net Delay (Destination): 0.840ns (routing 0.310ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.738     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X44Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y179        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.871 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/Q
                         net (fo=10, routed)          0.055     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]
    SLICE_X45Y179        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     1.948 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[5]_i_1/O
                         net (fo=1, routed)           0.024     1.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[5]
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.840     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X45Y179        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                         clock pessimism             -4.083     1.882    
    SLICE_X45Y179        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    4.125ns
  Clock Net Delay (Source):      0.743ns (routing 0.281ns, distribution 0.462ns)
  Clock Net Delay (Destination): 0.842ns (routing 0.310ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.743     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/Q
                         net (fo=2, routed)           0.027     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]
    SLICE_X48Y160        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.015     1.917 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.015     1.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.842     5.967    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -4.125     1.843    
    SLICE_X48Y160        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.205%)  route 0.045ns (45.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.978ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    4.126ns
  Clock Net Delay (Source):      0.753ns (routing 0.281ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.853ns (routing 0.310ns, distribution 0.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.753     1.847    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y156        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/Q
                         net (fo=3, routed)           0.029     1.914    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]
    SLICE_X49Y156        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.928 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1/O
                         net (fo=1, routed)           0.016     1.944    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[10]_i_1_n_0
    SLICE_X49Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.853     5.978    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X49Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]/C
                         clock pessimism             -4.126     1.853    
    SLICE_X49Y156        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.061ns (38.029%)  route 0.099ns (61.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.951ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    4.317ns
  Clock Net Delay (Source):      1.275ns (routing 0.463ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.467ns (routing 0.508ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.275     2.580    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y187        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.641 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.099     2.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X54Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.467     6.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -4.317     2.634    
    SLICE_X54Y186        FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.694    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.020ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    4.131ns
  Clock Net Delay (Source):      0.790ns (routing 0.281ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.895ns (routing 0.310ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.790     1.884    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y189        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.059     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[3]
    SLICE_X51Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.895     6.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X51Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.131     1.890    
    SLICE_X51Y189        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y48   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X53Y185  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_tx_clk_xcvr
  To Clock:  hdmi_tx_clk_xcvr

Setup :            0  Failing Endpoints,  Worst Slack        5.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][27]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.217ns (21.442%)  route 0.795ns (78.558%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 8.563 - 6.734 ) 
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.840ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.763ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.672     2.254    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.333 r  led_cnt_reg[2][24]/Q
                         net (fo=2, routed)           0.769     3.102    led_cnt_reg[2][24]
    SLICE_X23Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.138     3.240 r  led_cnt_reg[2][24]_i_1/O[3]
                         net (fo=1, routed)           0.026     3.266    led_cnt_reg[2][24]_i_1_n_12
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.485     8.563    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][27]/C
                         clock pessimism              0.417     8.980    
                         clock uncertainty           -0.035     8.944    
    SLICE_X23Y174        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.969    led_cnt_reg[2][27]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][26]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        1.006ns  (logic 0.211ns (20.973%)  route 0.795ns (79.027%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 8.563 - 6.734 ) 
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.840ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.763ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.672     2.254    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.333 r  led_cnt_reg[2][24]/Q
                         net (fo=2, routed)           0.769     3.102    led_cnt_reg[2][24]
    SLICE_X23Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     3.234 r  led_cnt_reg[2][24]_i_1/O[2]
                         net (fo=1, routed)           0.026     3.260    led_cnt_reg[2][24]_i_1_n_13
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.485     8.563    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][26]/C
                         clock pessimism              0.417     8.980    
                         clock uncertainty           -0.035     8.944    
    SLICE_X23Y174        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.969    led_cnt_reg[2][26]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.173ns (17.890%)  route 0.794ns (82.110%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 8.563 - 6.734 ) 
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.840ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.763ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.672     2.254    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.333 r  led_cnt_reg[2][24]/Q
                         net (fo=2, routed)           0.769     3.102    led_cnt_reg[2][24]
    SLICE_X23Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[1])
                                                      0.094     3.196 r  led_cnt_reg[2][24]_i_1/O[1]
                         net (fo=1, routed)           0.025     3.221    led_cnt_reg[2][24]_i_1_n_14
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.485     8.563    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][25]/C
                         clock pessimism              0.417     8.980    
                         clock uncertainty           -0.035     8.944    
    SLICE_X23Y174        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.969    led_cnt_reg[2][25]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.780ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][24]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.142ns (15.170%)  route 0.794ns (84.830%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 8.563 - 6.734 ) 
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.840ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.763ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.672     2.254    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.333 r  led_cnt_reg[2][24]/Q
                         net (fo=2, routed)           0.769     3.102    led_cnt_reg[2][24]
    SLICE_X23Y174        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.063     3.165 r  led_cnt_reg[2][24]_i_1/O[0]
                         net (fo=1, routed)           0.025     3.190    led_cnt_reg[2][24]_i_1_n_15
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.485     8.563    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/C
                         clock pessimism              0.417     8.980    
                         clock uncertainty           -0.035     8.944    
    SLICE_X23Y174        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.969    led_cnt_reg[2][24]
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                          -3.190    
  -------------------------------------------------------------------
                         slack                                  5.780    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][23]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.325ns (45.775%)  route 0.385ns (54.225%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 8.569 - 6.734 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.840ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.763ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.687     2.269    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.348 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.307     2.655    led_cnt_reg_n_0_[2][6]
    SLICE_X23Y171        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.770 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.796    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X23Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.811 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.837    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X23Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.953 r  led_cnt_reg[2][16]_i_1/O[7]
                         net (fo=1, routed)           0.026     2.979    led_cnt_reg[2][16]_i_1_n_8
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.491     8.569    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][23]/C
                         clock pessimism              0.398     8.967    
                         clock uncertainty           -0.035     8.931    
    SLICE_X23Y173        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.956    led_cnt_reg[2][23]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][21]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.325ns (45.839%)  route 0.384ns (54.161%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 8.569 - 6.734 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.840ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.763ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.687     2.269    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.348 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.307     2.655    led_cnt_reg_n_0_[2][6]
    SLICE_X23Y171        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.770 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.796    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X23Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.811 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.837    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X23Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.953 r  led_cnt_reg[2][16]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.978    led_cnt_reg[2][16]_i_1_n_10
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.491     8.569    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][21]/C
                         clock pessimism              0.398     8.967    
                         clock uncertainty           -0.035     8.931    
    SLICE_X23Y173        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.956    led_cnt_reg[2][21]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][22]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.312ns (44.763%)  route 0.385ns (55.237%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 8.569 - 6.734 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.840ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.763ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.687     2.269    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.348 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.307     2.655    led_cnt_reg_n_0_[2][6]
    SLICE_X23Y171        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.770 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.796    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X23Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.811 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.837    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X23Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.940 r  led_cnt_reg[2][16]_i_1/O[6]
                         net (fo=1, routed)           0.026     2.966    led_cnt_reg[2][16]_i_1_n_9
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.491     8.569    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][22]/C
                         clock pessimism              0.398     8.967    
                         clock uncertainty           -0.035     8.931    
    SLICE_X23Y173        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.956    led_cnt_reg[2][22]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -2.966    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][20]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.295ns (43.446%)  route 0.384ns (56.554%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 8.569 - 6.734 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.840ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.763ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.687     2.269    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.348 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.307     2.655    led_cnt_reg_n_0_[2][6]
    SLICE_X23Y171        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.770 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.796    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X23Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.811 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.837    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X23Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.923 r  led_cnt_reg[2][16]_i_1/O[4]
                         net (fo=1, routed)           0.025     2.948    led_cnt_reg[2][16]_i_1_n_11
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.491     8.569    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][20]/C
                         clock pessimism              0.398     8.967    
                         clock uncertainty           -0.035     8.931    
    SLICE_X23Y173        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.956    led_cnt_reg[2][20]
  -------------------------------------------------------------------
                         required time                          8.956    
                         arrival time                          -2.948    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.291ns (43.047%)  route 0.385ns (56.953%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 8.567 - 6.734 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.840ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.763ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.687     2.269    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.348 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.307     2.655    led_cnt_reg_n_0_[2][6]
    SLICE_X23Y171        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.770 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.796    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X23Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.811 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.837    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X23Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.919 r  led_cnt_reg[2][16]_i_1/O[3]
                         net (fo=1, routed)           0.026     2.945    led_cnt_reg[2][16]_i_1_n_12
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.489     8.567    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][19]/C
                         clock pessimism              0.398     8.965    
                         clock uncertainty           -0.035     8.929    
    SLICE_X23Y173        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.954    led_cnt_reg[2][19]
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                          -2.945    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 led_cnt_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (hdmi_tx_clk_xcvr rise@6.734ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.285ns (42.601%)  route 0.384ns (57.399%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns = ( 8.567 - 6.734 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.840ns, distribution 0.847ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.763ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.687     2.269    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.348 r  led_cnt_reg[2][6]/Q
                         net (fo=1, routed)           0.307     2.655    led_cnt_reg_n_0_[2][6]
    SLICE_X23Y171        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.770 r  led_cnt_reg[2][0]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.796    led_cnt_reg[2][0]_i_1_n_0
    SLICE_X23Y172        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.811 r  led_cnt_reg[2][8]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.837    led_cnt_reg[2][8]_i_1_n_0
    SLICE_X23Y173        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.913 r  led_cnt_reg[2][16]_i_1/O[1]
                         net (fo=1, routed)           0.025     2.938    led_cnt_reg[2][16]_i_1_n_14
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     6.865 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     6.964    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     7.078 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.489     8.567    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][17]/C
                         clock pessimism              0.398     8.965    
                         clock uncertainty           -0.035     8.929    
    SLICE_X23Y173        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.954    led_cnt_reg[2][17]
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                          -2.938    
  -------------------------------------------------------------------
                         slack                                  6.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][17]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.920ns (routing 0.457ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.513ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.920     1.181    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.220 r  led_cnt_reg[2][17]/Q
                         net (fo=1, routed)           0.045     1.265    led_cnt_reg_n_0_[2][17]
    SLICE_X23Y173        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.282 r  led_cnt_reg[2][16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.289    led_cnt_reg[2][16]_i_1_n_14
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.048     1.456    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][17]/C
                         clock pessimism             -0.268     1.187    
    SLICE_X23Y173        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.233    led_cnt_reg[2][17]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      0.920ns (routing 0.457ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.920     1.181    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.220 r  led_cnt_reg[2][1]/Q
                         net (fo=1, routed)           0.045     1.265    led_cnt_reg_n_0_[2][1]
    SLICE_X23Y171        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.282 r  led_cnt_reg[2][0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.289    led_cnt_reg[2][0]_i_1_n_14
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][1]/C
                         clock pessimism             -0.267     1.187    
    SLICE_X23Y171        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.233    led_cnt_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.056ns (51.852%)  route 0.052ns (48.148%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      0.920ns (routing 0.457ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.920     1.181    refclk_hdmi_tx_bufg
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.220 r  led_cnt_reg[2][9]/Q
                         net (fo=1, routed)           0.045     1.265    led_cnt_reg_n_0_[2][9]
    SLICE_X23Y172        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.282 r  led_cnt_reg[2][8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.289    led_cnt_reg[2][8]_i_1_n_14
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][9]/C
                         clock pessimism             -0.267     1.187    
    SLICE_X23Y172        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.233    led_cnt_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      0.920ns (routing 0.457ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.920     1.181    refclk_hdmi_tx_bufg
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.220 r  led_cnt_reg[2][10]/Q
                         net (fo=1, routed)           0.046     1.266    led_cnt_reg_n_0_[2][10]
    SLICE_X23Y172        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.283 r  led_cnt_reg[2][8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.290    led_cnt_reg[2][8]_i_1_n_13
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][10]/C
                         clock pessimism             -0.267     1.187    
    SLICE_X23Y172        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.233    led_cnt_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.923ns (routing 0.457ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.513ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.923     1.184    refclk_hdmi_tx_bufg
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y172        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.223 r  led_cnt_reg[2][15]/Q
                         net (fo=1, routed)           0.046     1.269    led_cnt_reg_n_0_[2][15]
    SLICE_X23Y172        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.286 r  led_cnt_reg[2][8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.293    led_cnt_reg[2][8]_i_1_n_8
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.051     1.459    refclk_hdmi_tx_bufg
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][15]/C
                         clock pessimism             -0.268     1.190    
    SLICE_X23Y172        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.236    led_cnt_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][18]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.920ns (routing 0.457ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.513ns, distribution 0.535ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.920     1.181    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.220 r  led_cnt_reg[2][18]/Q
                         net (fo=1, routed)           0.046     1.266    led_cnt_reg_n_0_[2][18]
    SLICE_X23Y173        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.283 r  led_cnt_reg[2][16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.290    led_cnt_reg[2][16]_i_1_n_13
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.048     1.456    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][18]/C
                         clock pessimism             -0.268     1.187    
    SLICE_X23Y173        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.233    led_cnt_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][23]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][23]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Net Delay (Source):      0.923ns (routing 0.457ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.513ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.923     1.184    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y173        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.223 r  led_cnt_reg[2][23]/Q
                         net (fo=1, routed)           0.046     1.269    led_cnt_reg_n_0_[2][23]
    SLICE_X23Y173        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.286 r  led_cnt_reg[2][16]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.293    led_cnt_reg[2][16]_i_1_n_8
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.052     1.460    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][23]/C
                         clock pessimism             -0.269     1.190    
    SLICE_X23Y173        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.236    led_cnt_reg[2][23]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      0.920ns (routing 0.457ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.920     1.181    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.220 r  led_cnt_reg[2][2]/Q
                         net (fo=1, routed)           0.046     1.266    led_cnt_reg_n_0_[2][2]
    SLICE_X23Y171        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.283 r  led_cnt_reg[2][0]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.290    led_cnt_reg[2][0]_i_1_n_13
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][2]/C
                         clock pessimism             -0.267     1.187    
    SLICE_X23Y171        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.233    led_cnt_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.184ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Net Delay (Source):      0.923ns (routing 0.457ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.513ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.923     1.184    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y171        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.223 r  led_cnt_reg[2][7]/Q
                         net (fo=1, routed)           0.046     1.269    led_cnt_reg_n_0_[2][7]
    SLICE_X23Y171        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     1.286 r  led_cnt_reg[2][0]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.293    led_cnt_reg[2][0]_i_1_n_8
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.051     1.459    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][7]/C
                         clock pessimism             -0.268     1.190    
    SLICE_X23Y171        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.236    led_cnt_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 led_cnt_reg[2][27]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            led_cnt_reg[2][27]/D
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             hdmi_tx_clk_xcvr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_tx_clk_xcvr rise@0.000ns - hdmi_tx_clk_xcvr rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.595%)  route 0.055ns (49.405%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Net Delay (Source):      0.917ns (routing 0.457ns, distribution 0.460ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.513ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.917     1.179    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.218 r  led_cnt_reg[2][27]/Q
                         net (fo=2, routed)           0.048     1.266    led_cnt_reg[2][27]
    SLICE_X23Y174        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.283 r  led_cnt_reg[2][24]_i_1/O[3]
                         net (fo=1, routed)           0.007     1.290    led_cnt_reg[2][24]_i_1_n_12
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.044     1.452    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][27]/C
                         clock pessimism             -0.267     1.185    
    SLICE_X23Y174        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.231    led_cnt_reg[2][27]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_tx_clk_xcvr
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { pin_hdmi_tx_clk_i_p }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG_GT/I  n/a            1.290         6.734       5.444      BUFG_GT_X0Y23  bufg_gt_inst/I
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X23Y171  led_cnt_reg[2][0]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X23Y172  led_cnt_reg[2][10]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X23Y172  led_cnt_reg[2][11]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X23Y172  led_cnt_reg[2][12]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X23Y172  led_cnt_reg[2][13]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X23Y172  led_cnt_reg[2][14]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X23Y172  led_cnt_reg[2][15]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X23Y173  led_cnt_reg[2][16]/C
Min Period        n/a     FDRE/C     n/a            0.550         6.734       6.184      SLICE_X23Y173  led_cnt_reg[2][17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y171  led_cnt_reg[2][0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y171  led_cnt_reg[2][0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y171  led_cnt_reg[2][0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y171  led_cnt_reg[2][0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         3.367       3.092      SLICE_X23Y172  led_cnt_reg[2][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[0]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        5.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.132ns (22.749%)  route 0.448ns (77.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.139     1.513    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y10         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.564 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.309     1.873    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.195     7.924    
                         clock uncertainty           -0.046     7.878    
    SLICE_X59Y11         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.819    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.132ns (22.749%)  route 0.448ns (77.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.139     1.513    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y10         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.564 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.309     1.873    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.195     7.924    
                         clock uncertainty           -0.046     7.878    
    SLICE_X59Y11         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     7.819    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.132ns (22.749%)  route 0.448ns (77.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.139     1.513    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y10         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.564 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.309     1.873    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.195     7.924    
                         clock uncertainty           -0.046     7.878    
    SLICE_X59Y11         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.819    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.132ns (22.749%)  route 0.448ns (77.251%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.139     1.513    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y10         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.564 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.309     1.873    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.195     7.924    
                         clock uncertainty           -0.046     7.878    
    SLICE_X59Y11         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.819    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.132ns (23.866%)  route 0.421ns (76.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 7.731 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.139     1.513    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y10         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.564 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.282     1.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     7.731    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.195     7.926    
                         clock uncertainty           -0.046     7.880    
    SLICE_X59Y11         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     7.820    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.132ns (23.866%)  route 0.421ns (76.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 7.731 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.139     1.513    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y10         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.564 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.282     1.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     7.731    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.195     7.926    
                         clock uncertainty           -0.046     7.880    
    SLICE_X59Y11         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     7.820    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.132ns (23.866%)  route 0.421ns (76.134%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.997ns = ( 7.731 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.139     1.513    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y10         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.564 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1/O
                         net (fo=12, routed)          0.282     1.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.214     7.731    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.195     7.926    
                         clock uncertainty           -0.046     7.880    
    SLICE_X59Y11         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     7.820    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  5.974    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.214ns (37.943%)  route 0.350ns (62.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 7.746 - 6.734 ) 
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.327     1.293    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.374 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.148     1.522    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y10         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     1.655 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.202     1.857    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X59Y10         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.229     7.746    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y10         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.195     7.941    
                         clock uncertainty           -0.046     7.894    
    SLICE_X59Y10         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.835    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.835    
                         arrival time                          -1.857    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.081ns (16.698%)  route 0.404ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.344     1.310    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.391 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.404     1.795    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.193     7.922    
                         clock uncertainty           -0.046     7.875    
    SLICE_X59Y11         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     7.801    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.081ns (16.698%)  route 0.404ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.995ns = ( 7.729 - 6.734 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.344     1.310    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.391 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.404     1.795    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.212     7.729    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.193     7.922    
                         clock uncertainty           -0.046     7.875    
    SLICE_X59Y11         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     7.801    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.801    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  6.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.060ns (29.850%)  route 0.141ns (70.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.205     0.988    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y10         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.048 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.141     1.189    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.303     1.269    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.195     1.074    
    SLICE_X60Y11         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.041ns (33.884%)  route 0.080ns (66.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.149ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.158     0.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.739 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/Q
                         net (fo=1, routed)           0.080     0.819    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[4]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.202     0.862    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.149     0.713    
    SLICE_X59Y11         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.760    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.161     0.701    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.741 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.080     0.821    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.202     0.862    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.155     0.707    
    SLICE_X59Y11         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.754    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.158     0.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/Q
                         net (fo=1, routed)           0.081     0.819    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[1]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.198     0.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.154     0.704    
    SLICE_X59Y11         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.751    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.158     0.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/Q
                         net (fo=1, routed)           0.082     0.820    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.198     0.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.154     0.704    
    SLICE_X59Y11         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.751    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.154ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.158     0.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.738 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=1, routed)           0.102     0.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.198     0.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.154     0.704    
    SLICE_X59Y11         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.751    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.040ns (26.144%)  route 0.113ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.152     0.692    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.732 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.113     0.845    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.190     0.849    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.151     0.698    
    SLICE_X59Y9          FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.745    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.152     0.692    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.733 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.124     0.857    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.194     0.853    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.147     0.707    
    SLICE_X59Y9          FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.754    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.040ns (23.121%)  route 0.133ns (76.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.152     0.692    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.732 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/Q
                         net (fo=1, routed)           0.133     0.865    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.190     0.849    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y9          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism             -0.151     0.698    
    SLICE_X59Y9          FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.745    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.040ns (22.599%)  route 0.137ns (77.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.701ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.016     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.540 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.161     0.701    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.741 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/Q
                         net (fo=1, routed)           0.137     0.878    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[5]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[0]
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.660 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.202     0.862    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y11         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.155     0.707    
    SLICE_X59Y11         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.754    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[0]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y11  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y11  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y11  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y10  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y9   xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[1]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        5.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.906ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.191ns (29.889%)  route 0.448ns (70.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.036ns = ( 7.770 - 6.734 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.418     1.384    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.465 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.185     1.650    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y27         LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     1.760 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.263     2.023    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0
    SLICE_X60Y28         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.253     7.770    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y28         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.265     8.035    
                         clock uncertainty           -0.046     7.989    
    SLICE_X60Y28         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.930    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -2.023    
  -------------------------------------------------------------------
                         slack                                  5.906    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.178ns (33.899%)  route 0.347ns (66.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.041ns = ( 7.775 - 6.734 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.411 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.098     1.509    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y27         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.606 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.249     1.855    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.258     7.775    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.197     7.971    
                         clock uncertainty           -0.046     7.925    
    SLICE_X60Y29         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     7.865    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.178ns (33.899%)  route 0.347ns (66.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.041ns = ( 7.775 - 6.734 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.411 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.098     1.509    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y27         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.606 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.249     1.855    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.258     7.775    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.197     7.971    
                         clock uncertainty           -0.046     7.925    
    SLICE_X60Y29         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     7.865    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.010ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.178ns (33.899%)  route 0.347ns (66.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.041ns = ( 7.775 - 6.734 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.411 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.098     1.509    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y27         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.606 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.249     1.855    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.258     7.775    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.197     7.971    
                         clock uncertainty           -0.046     7.925    
    SLICE_X60Y29         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     7.865    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.865    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  6.010    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.178ns (34.479%)  route 0.338ns (65.521%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.033ns = ( 7.767 - 6.734 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.411 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.098     1.509    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y27         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.606 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.240     1.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.250     7.767    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.197     7.964    
                         clock uncertainty           -0.046     7.918    
    SLICE_X60Y27         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     7.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          7.858    
                         arrival time                          -1.846    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.178ns (34.094%)  route 0.344ns (65.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 7.773 - 6.734 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.411 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.098     1.509    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y27         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.606 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.246     1.852    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.256     7.773    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.197     7.969    
                         clock uncertainty           -0.046     7.923    
    SLICE_X60Y29         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.864    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.178ns (34.094%)  route 0.344ns (65.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 7.773 - 6.734 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.411 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.098     1.509    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y27         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.606 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.246     1.852    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.256     7.773    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.197     7.969    
                         clock uncertainty           -0.046     7.923    
    SLICE_X60Y29         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     7.864    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.178ns (34.094%)  route 0.344ns (65.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 7.773 - 6.734 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.411 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.098     1.509    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y27         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.606 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.246     1.852    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.256     7.773    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.197     7.969    
                         clock uncertainty           -0.046     7.923    
    SLICE_X60Y29         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.864    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.012ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.178ns (34.094%)  route 0.344ns (65.906%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 7.773 - 6.734 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.411 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.098     1.509    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y27         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.606 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.246     1.852    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.256     7.773    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.197     7.969    
                         clock uncertainty           -0.046     7.923    
    SLICE_X60Y29         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.864    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.864    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                  6.012    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.178ns (37.372%)  route 0.298ns (62.628%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.031ns = ( 7.765 - 6.734 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.411 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.098     1.509    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y27         LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     1.606 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.200     1.806    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     6.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.517 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.248     7.765    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism              0.197     7.962    
                         clock uncertainty           -0.046     7.916    
    SLICE_X60Y27         FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.857    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -1.806    
  -------------------------------------------------------------------
                         slack                                  6.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.250     1.033    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.093 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     1.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.428     1.393    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.197     1.197    
    SLICE_X60Y29         FDRE (Hold_EFF2_SLICEL_C_R)
                                                     -0.015     1.182    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.250     1.033    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.093 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     1.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.428     1.393    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.197     1.197    
    SLICE_X60Y29         FDRE (Hold_FFF2_SLICEL_C_R)
                                                     -0.015     1.182    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.250     1.033    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.093 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     1.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.428     1.393    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.197     1.197    
    SLICE_X60Y29         FDRE (Hold_GFF2_SLICEL_C_R)
                                                     -0.015     1.182    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.250     1.033    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.093 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     1.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.423     1.388    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.197     1.192    
    SLICE_X60Y29         FDRE (Hold_AFF2_SLICEL_C_R)
                                                     -0.015     1.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.250     1.033    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.093 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     1.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.423     1.388    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.197     1.192    
    SLICE_X60Y29         FDRE (Hold_BFF2_SLICEL_C_R)
                                                     -0.015     1.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.250     1.033    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.093 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     1.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.423     1.388    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.197     1.192    
    SLICE_X60Y29         FDRE (Hold_CFF2_SLICEL_C_R)
                                                     -0.015     1.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.060ns (30.995%)  route 0.134ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.033ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.250     1.033    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.093 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.134     1.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.423     1.388    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.197     1.192    
    SLICE_X60Y29         FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.015     1.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.060ns (21.505%)  route 0.219ns (78.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.388ns
    Source Clock Delay      (SCD):    1.036ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.253     1.036    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y28         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.096 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.219     1.315    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.423     1.388    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.197     1.192    
    SLICE_X60Y29         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.254    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.095ns (41.485%)  route 0.134ns (58.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.258     1.041    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y29         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.101 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.061     1.162    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X60Y27         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     1.197 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__0/O
                         net (fo=1, routed)           0.073     1.270    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1__0_n_0
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.364     1.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism             -0.197     1.133    
    SLICE_X59Y27         FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.195    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[1]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.060ns (20.526%)  route 0.232ns (79.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.016ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.020     0.106    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.783 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.233     1.016    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y27         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.076 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.232     1.308    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y28         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.025     0.177    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[1]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.966 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.380     1.346    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y28         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.197     1.149    
    SLICE_X59Y28         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.211    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[1]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y28  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y28  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y29  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y29  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y27  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[2]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[2]

Setup :            0  Failing Endpoints,  Worst Slack        5.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.132ns (13.469%)  route 0.848ns (86.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 7.696 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.267     1.595    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.646 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.581     2.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.189     7.696    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.190     7.886    
                         clock uncertainty           -0.046     7.839    
    SLICE_X60Y39         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.780    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -2.227    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.132ns (13.469%)  route 0.848ns (86.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 7.696 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.267     1.595    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.646 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.581     2.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.189     7.696    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.190     7.886    
                         clock uncertainty           -0.046     7.839    
    SLICE_X60Y39         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     7.780    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -2.227    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.132ns (13.469%)  route 0.848ns (86.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 7.696 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.267     1.595    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.646 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.581     2.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.189     7.696    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.190     7.886    
                         clock uncertainty           -0.046     7.839    
    SLICE_X60Y39         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.780    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -2.227    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.132ns (13.469%)  route 0.848ns (86.531%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.962ns = ( 7.696 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.267     1.595    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.646 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.581     2.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.189     7.696    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.190     7.886    
                         clock uncertainty           -0.046     7.839    
    SLICE_X60Y39         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.780    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.780    
                         arrival time                          -2.227    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.132ns (15.613%)  route 0.713ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.964ns = ( 7.698 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.267     1.595    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.646 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.446     2.092    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.191     7.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.190     7.888    
                         clock uncertainty           -0.046     7.841    
    SLICE_X60Y39         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     7.781    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.781    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.132ns (15.613%)  route 0.713ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.964ns = ( 7.698 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.267     1.595    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.646 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.446     2.092    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.191     7.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.190     7.888    
                         clock uncertainty           -0.046     7.841    
    SLICE_X60Y39         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     7.781    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.781    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.132ns (15.613%)  route 0.713ns (84.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.964ns = ( 7.698 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.267     1.595    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.646 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.446     2.092    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.191     7.698    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism              0.190     7.888    
                         clock uncertainty           -0.046     7.841    
    SLICE_X60Y39         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     7.781    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.781    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.750ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.132ns (17.600%)  route 0.618ns (82.400%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.928ns = ( 7.662 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.267     1.595    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.646 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.351     1.997    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.155     7.662    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.191     7.852    
                         clock uncertainty           -0.046     7.806    
    SLICE_X60Y37         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     7.746    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          7.746    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                  5.750    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.179ns (23.306%)  route 0.589ns (76.694%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.950ns = ( 7.684 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.313     1.641    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.098     1.739 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.276     2.015    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__1_n_0
    SLICE_X60Y38         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.177     7.684    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y38         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.190     7.874    
                         clock uncertainty           -0.046     7.828    
    SLICE_X60Y38         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.769    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.769    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.132ns (20.331%)  route 0.517ns (79.669%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.926ns = ( 7.660 - 6.734 ) 
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.294     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y35         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.328 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.267     1.595    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y36         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     1.646 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.250     1.896    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.153     7.660    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism              0.191     7.850    
                         clock uncertainty           -0.046     7.804    
    SLICE_X60Y37         FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.745    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                  5.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.000%)  route 0.085ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.141     0.672    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y39         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.712 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.085     0.797    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.178     0.826    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.148     0.678    
    SLICE_X60Y39         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.725    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.797    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.060ns (23.273%)  route 0.198ns (76.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.155     0.928    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.988 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.198     1.186    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y38         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.289     1.242    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y38         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.191     1.051    
    SLICE_X60Y38         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.872%)  route 0.155ns (72.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.155     0.928    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.988 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.155     1.143    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.322     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.190     1.084    
    SLICE_X60Y39         FDRE (Hold_EFF2_SLICEL_C_R)
                                                     -0.015     1.069    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.872%)  route 0.155ns (72.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.155     0.928    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.988 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.155     1.143    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.322     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism             -0.190     1.084    
    SLICE_X60Y39         FDRE (Hold_FFF2_SLICEL_C_R)
                                                     -0.015     1.069    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.872%)  route 0.155ns (72.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.155     0.928    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.988 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.155     1.143    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.322     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.190     1.084    
    SLICE_X60Y39         FDRE (Hold_GFF2_SLICEL_C_R)
                                                     -0.015     1.069    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.060ns (22.222%)  route 0.210ns (77.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.177     0.950    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y38         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.010 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.210     1.220    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.317     1.269    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.190     1.079    
    SLICE_X60Y39         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.141    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.872%)  route 0.155ns (72.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.155     0.928    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.988 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.155     1.143    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.317     1.269    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.190     1.079    
    SLICE_X60Y39         FDRE (Hold_AFF2_SLICEL_C_R)
                                                     -0.015     1.064    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.872%)  route 0.155ns (72.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.155     0.928    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.988 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.155     1.143    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.317     1.269    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism             -0.190     1.079    
    SLICE_X60Y39         FDRE (Hold_BFF2_SLICEL_C_R)
                                                     -0.015     1.064    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.872%)  route 0.155ns (72.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.155     0.928    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.988 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.155     1.143    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.317     1.269    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.190     1.079    
    SLICE_X60Y39         FDRE (Hold_CFF2_SLICEL_C_R)
                                                     -0.015     1.064    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[2]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[2]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.872%)  route 0.155ns (72.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.155     0.928    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y37         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     0.988 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.155     1.143    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[2]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.317     1.269    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y39         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.190     1.079    
    SLICE_X60Y39         FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.015     1.064    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[2]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y35  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y36  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y38  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y39  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y39  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y35  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y35  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y35  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y35  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y37  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[3]
  To Clock:  GTHE4_CHANNEL_RXOUTCLKPCS[3]

Setup :            0  Failing Endpoints,  Worst Slack        5.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.204ns (30.033%)  route 0.475ns (69.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.116ns = ( 7.850 - 6.734 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.505     1.457    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y31         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.538 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.285     1.824    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y32         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.190     2.137    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.343     7.850    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism              0.194     8.044    
                         clock uncertainty           -0.046     7.998    
    SLICE_X59Y30         FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     7.938    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -2.137    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.802ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.228ns (35.610%)  route 0.412ns (64.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 7.862 - 6.734 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.555     1.507    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.588 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.224     1.812    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y31         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.959 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.188     2.147    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0
    SLICE_X59Y31         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.355     7.862    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y31         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.194     8.055    
                         clock uncertainty           -0.046     8.009    
    SLICE_X59Y31         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.950    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.950    
                         arrival time                          -2.147    
  -------------------------------------------------------------------
                         slack                                  5.802    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.204ns (30.166%)  route 0.472ns (69.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 7.848 - 6.734 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.505     1.457    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y31         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.538 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.285     1.824    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y32         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.187     2.134    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.341     7.848    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
                         clock pessimism              0.194     8.042    
                         clock uncertainty           -0.046     7.996    
    SLICE_X59Y30         FDCE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059     7.937    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.204ns (30.166%)  route 0.472ns (69.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 7.848 - 6.734 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.505     1.457    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y31         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.538 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.285     1.824    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y32         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.187     2.134    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.341     7.848    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                         clock pessimism              0.194     8.042    
                         clock uncertainty           -0.046     7.996    
    SLICE_X59Y30         FDCE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     7.937    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.204ns (30.166%)  route 0.472ns (69.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 7.848 - 6.734 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.505     1.457    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y31         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.538 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.285     1.824    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y32         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.187     2.134    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.341     7.848    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism              0.194     8.042    
                         clock uncertainty           -0.046     7.996    
    SLICE_X59Y30         FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059     7.937    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.204ns (30.166%)  route 0.472ns (69.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.114ns = ( 7.848 - 6.734 ) 
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.505     1.457    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y31         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.538 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.285     1.824    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X59Y32         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     1.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.187     2.134    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.341     7.848    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism              0.194     8.042    
                         clock uncertainty           -0.046     7.996    
    SLICE_X59Y30         FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.937    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -2.134    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.081ns (13.854%)  route 0.504ns (86.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 7.846 - 6.734 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.555     1.507    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.588 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.504     2.092    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.339     7.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism              0.194     8.040    
                         clock uncertainty           -0.046     7.993    
    SLICE_X59Y32         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     7.919    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.081ns (13.854%)  route 0.504ns (86.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 7.846 - 6.734 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.555     1.507    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.588 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.504     2.092    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.339     7.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                         clock pessimism              0.194     8.040    
                         clock uncertainty           -0.046     7.993    
    SLICE_X59Y32         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     7.919    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.081ns (13.854%)  route 0.504ns (86.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 7.846 - 6.734 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.555     1.507    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.588 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.504     2.092    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.339     7.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism              0.194     8.040    
                         clock uncertainty           -0.046     7.993    
    SLICE_X59Y32         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     7.919    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@6.734ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.081ns (13.854%)  route 0.504ns (86.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.112ns = ( 7.846 - 6.734 ) 
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.555     1.507    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     1.588 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.504     2.092    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      6.734     6.734 r  
    GTHE4_COMMON_X0Y0                                 0.000     6.734 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     6.734    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     6.820 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     6.830    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     7.507 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.339     7.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism              0.194     8.040    
                         clock uncertainty           -0.046     7.993    
    SLICE_X59Y32         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.919    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                  5.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.060ns (28.708%)  route 0.149ns (71.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.128ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.355     1.128    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y31         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.188 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/Q
                         net (fo=1, routed)           0.149     1.337    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.540     1.493    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
                         clock pessimism             -0.260     1.233    
    SLICE_X59Y32         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.295    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.040ns (28.169%)  route 0.102ns (71.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.263     0.794    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.834 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/Q
                         net (fo=1, routed)           0.102     0.936    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[1]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.343     0.991    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                         clock pessimism             -0.191     0.800    
    SLICE_X59Y30         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.847    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.254     0.785    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.826 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/Q
                         net (fo=1, routed)           0.124     0.950    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[4]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.329     0.977    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism             -0.177     0.800    
    SLICE_X59Y32         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.847    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.041ns (24.848%)  route 0.124ns (75.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.263     0.794    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.835 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/Q
                         net (fo=1, routed)           0.124     0.959    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[3]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.347     0.995    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                         clock pessimism             -0.186     0.809    
    SLICE_X59Y30         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.856    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.060ns (15.523%)  route 0.327ns (84.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.343     1.116    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.176 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.327     1.503    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X59Y31         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.553     1.505    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y31         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism             -0.194     1.312    
    SLICE_X59Y31         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.374    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.040ns (21.858%)  route 0.143ns (78.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.254     0.785    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.825 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/Q
                         net (fo=1, routed)           0.143     0.968    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[2]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.325     0.973    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                         clock pessimism             -0.182     0.791    
    SLICE_X59Y32         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.838    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.040ns (20.833%)  route 0.152ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.991ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.263     0.794    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.834 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/Q
                         net (fo=1, routed)           0.152     0.986    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[2]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.343     0.991    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y30         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
                         clock pessimism             -0.191     0.800    
    SLICE_X59Y30         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.847    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.040ns (20.833%)  route 0.152ns (79.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.785ns
    Clock Pessimism Removal (CPR):    0.182ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.254     0.785    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     0.825 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[3]/Q
                         net (fo=1, routed)           0.152     0.977    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[3]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.325     0.973    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]/C
                         clock pessimism             -0.182     0.791    
    SLICE_X59Y32         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.838    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.040ns (20.725%)  route 0.153ns (79.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.977ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.083     0.083 r  ibufds_inst/O
                         net (fo=5, routed)           0.007     0.090    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.441     0.531 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.257     0.788    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.828 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/Q
                         net (fo=1, routed)           0.153     0.981    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[6]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.127     0.127 r  ibufds_inst/O
                         net (fo=5, routed)           0.009     0.136    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.513     0.649 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.329     0.977    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X59Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                         clock pessimism             -0.183     0.794    
    SLICE_X59Y32         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.841    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_RXOUTCLKPCS[3]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_RXOUTCLKPCS[3]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns - GTHE4_CHANNEL_RXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.060ns (20.110%)  route 0.238ns (79.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.094ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.086     0.086 r  ibufds_inst/O
                         net (fo=5, routed)           0.010     0.096    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.677     0.773 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.321     1.094    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y31         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.154 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.238     1.392    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X60Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_O)
                                                      0.152     0.152 r  ibufds_inst/O
                         net (fo=5, routed)           0.012     0.164    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtrefclk0_in[3]
    GTHE4_CHANNEL_X0Y3   GTHE4_CHANNEL (Prop_GTHE4_CHANNEL_GTREFCLK0_RXOUTCLKPCS)
                                                      0.789     0.953 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS
                         net (fo=15, routed)          0.493     1.445    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]
    SLICE_X60Y32         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
                         clock pessimism             -0.260     1.185    
    SLICE_X60Y32         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.247    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLKPCS[3]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X60Y31  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X60Y32  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.pwr_on_fsm_reg/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y31  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y32  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         6.734       6.184      SLICE_X59Y32  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y31  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y31  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y31  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X60Y31  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X59Y30  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_RXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_RXOUTCLK[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.564ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_RXOUTCLK[0]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/RXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.734       5.444      BUFG_GT_X0Y22       xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/I
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.734       5.444      BUFG_GT_X0Y21       xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/I
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/RXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.021       0.564      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.021       0.564      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.585         0.020       0.565      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/RXUSRCLK   GTHE4_CHANNEL/RXUSRCLK2  0.603         0.010       0.593      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.021       0.716      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/RXUSRCLK2  GTHE4_CHANNEL/RXUSRCLK   0.737         0.021       0.716      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.634ns (56.367%)  route 2.813ns (43.633%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 8.513 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.574ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.195     8.179    video_uut/vid_rgb_d121_in
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.268 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     8.486    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.566     8.513    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[1]/C
                         clock pessimism              0.150     8.663    
                         clock uncertainty           -0.046     8.616    
    SLICE_X52Y28         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     8.542    video_uut/vid_rgb_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.634ns (56.367%)  route 2.813ns (43.633%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 8.513 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.574ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.195     8.179    video_uut/vid_rgb_d121_in
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.268 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     8.486    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.566     8.513    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[20]/C
                         clock pessimism              0.150     8.663    
                         clock uncertainty           -0.046     8.616    
    SLICE_X52Y28         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     8.542    video_uut/vid_rgb_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.634ns (56.367%)  route 2.813ns (43.633%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 8.513 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.574ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.195     8.179    video_uut/vid_rgb_d121_in
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.268 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     8.486    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.566     8.513    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[4]/C
                         clock pessimism              0.150     8.663    
                         clock uncertainty           -0.046     8.616    
    SLICE_X52Y28         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074     8.542    video_uut/vid_rgb_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.634ns (56.367%)  route 2.813ns (43.633%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns = ( 8.513 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.574ns, distribution 0.992ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.195     8.179    video_uut/vid_rgb_d121_in
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.268 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     8.486    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.566     8.513    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[7]/C
                         clock pessimism              0.150     8.663    
                         clock uncertainty           -0.046     8.616    
    SLICE_X52Y28         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.074     8.542    video_uut/vid_rgb_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.634ns (56.367%)  route 2.813ns (43.633%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 8.516 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.574ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.195     8.179    video_uut/vid_rgb_d121_in
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.268 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     8.486    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y26         FDRE                                         r  video_uut/vid_rgb_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.569     8.516    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y26         FDRE                                         r  video_uut/vid_rgb_d1_reg[3]/C
                         clock pessimism              0.150     8.666    
                         clock uncertainty           -0.046     8.619    
    SLICE_X52Y26         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     8.545    video_uut/vid_rgb_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 3.634ns (56.367%)  route 2.813ns (43.633%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 8.516 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.574ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.195     8.179    video_uut/vid_rgb_d121_in
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     8.268 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     8.486    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y26         FDRE                                         r  video_uut/vid_rgb_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.569     8.516    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y26         FDRE                                         r  video_uut/vid_rgb_d1_reg[5]/C
                         clock pessimism              0.150     8.666    
                         clock uncertainty           -0.046     8.619    
    SLICE_X52Y26         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074     8.545    video_uut/vid_rgb_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          8.545    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 3.582ns (55.847%)  route 2.832ns (44.153%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 8.511 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.574ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.191     8.175    video_uut/vid_rgb_d121_in
    SLICE_X53Y28         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     8.212 r  video_uut/vid_rgb_d1[10]_i_1/O
                         net (fo=8, routed)           0.241     8.453    video_uut/vid_rgb_d11
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.564     8.511    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[11]/C
                         clock pessimism              0.150     8.661    
                         clock uncertainty           -0.046     8.614    
    SLICE_X53Y30         FDSE (Setup_GFF_SLICEM_C_S)
                                                     -0.074     8.540    video_uut/vid_rgb_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 3.582ns (55.847%)  route 2.832ns (44.153%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 8.511 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.574ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.191     8.175    video_uut/vid_rgb_d121_in
    SLICE_X53Y28         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     8.212 r  video_uut/vid_rgb_d1[10]_i_1/O
                         net (fo=8, routed)           0.241     8.453    video_uut/vid_rgb_d11
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.564     8.511    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[13]/C
                         clock pessimism              0.150     8.661    
                         clock uncertainty           -0.046     8.614    
    SLICE_X53Y30         FDSE (Setup_GFF2_SLICEM_C_S)
                                                     -0.074     8.540    video_uut/vid_rgb_d1_reg[13]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 3.582ns (55.847%)  route 2.832ns (44.153%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 8.511 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.574ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.191     8.175    video_uut/vid_rgb_d121_in
    SLICE_X53Y28         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     8.212 r  video_uut/vid_rgb_d1[10]_i_1/O
                         net (fo=8, routed)           0.241     8.453    video_uut/vid_rgb_d11
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.564     8.511    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[8]/C
                         clock pessimism              0.150     8.661    
                         clock uncertainty           -0.046     8.614    
    SLICE_X53Y30         FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.074     8.540    video_uut/vid_rgb_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 video_uut/x_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        6.414ns  (logic 3.582ns (55.847%)  route 2.832ns (44.153%))
  Logic Levels:           24  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.777ns = ( 8.511 - 6.734 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.796ns (routing 0.634ns, distribution 1.162ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.574ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.796     2.039    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y23         FDRE                                         r  video_uut/x_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y23         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.117 r  video_uut/x_cnt_reg[3]/Q
                         net (fo=3, routed)           0.105     2.223    video_uut/x_cnt_reg[3]
    SLICE_X53Y25         LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.322 r  video_uut/idx_2_i_11/O
                         net (fo=1, routed)           0.025     2.347    video_uut/idx_2_i_11_n_0
    SLICE_X53Y25         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.510 r  video_uut/idx_2_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.536    video_uut/idx_2_i_2_n_0
    SLICE_X53Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.603 f  video_uut/idx_2_i_1/O[2]
                         net (fo=2, routed)           0.363     2.966    video_uut/idx_2/A[10]
    DSP48E2_X12Y11       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[10]_A2_DATA[10])
                                                      0.192     3.158 r  video_uut/idx_2/DSP_A_B_DATA_INST/A2_DATA[10]
                         net (fo=1, routed)           0.000     3.158    video_uut/idx_2/DSP_A_B_DATA.A2_DATA<10>
    DSP48E2_X12Y11       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[10]_A2A1[10])
                                                      0.076     3.234 r  video_uut/idx_2/DSP_PREADD_DATA_INST/A2A1[10]
                         net (fo=1, routed)           0.000     3.234    video_uut/idx_2/DSP_PREADD_DATA.A2A1<10>
    DSP48E2_X12Y11       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[10]_V[10])
                                                      0.507     3.741 f  video_uut/idx_2/DSP_MULTIPLIER_INST/V[10]
                         net (fo=1, routed)           0.000     3.741    video_uut/idx_2/DSP_MULTIPLIER.V<10>
    DSP48E2_X12Y11       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[10]_V_DATA[10])
                                                      0.046     3.787 r  video_uut/idx_2/DSP_M_DATA_INST/V_DATA[10]
                         net (fo=1, routed)           0.000     3.787    video_uut/idx_2/DSP_M_DATA.V_DATA<10>
    DSP48E2_X12Y11       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[10]_ALU_OUT[10])
                                                      0.571     4.358 f  video_uut/idx_2/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     4.358    video_uut/idx_2/DSP_ALU.ALU_OUT<10>
    DSP48E2_X12Y11       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[10]_P[10])
                                                      0.109     4.467 r  video_uut/idx_2/DSP_OUTPUT_INST/P[10]
                         net (fo=1, routed)           0.309     4.776    video_uut/idx_2_n_95
    SLICE_X53Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     4.924 r  video_uut/combined_raw_carry_i_11/O
                         net (fo=1, routed)           0.022     4.946    video_uut/combined_raw_carry_i_11_n_0
    SLICE_X53Y27         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.105 r  video_uut/combined_raw_carry/CO[7]
                         net (fo=1, routed)           0.026     5.131    video_uut/combined_raw_carry_n_0
    SLICE_X53Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.187 r  video_uut/combined_raw_carry__0/O[0]
                         net (fo=10, routed)          0.218     5.404    video_uut/combined_raw[8]
    SLICE_X53Y28         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     5.527 r  video_uut/wave_height3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.193     5.720    video_uut/wave_height3__0_carry__0_i_3_n_0
    SLICE_X52Y25         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     5.756 r  video_uut/wave_height3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.009     5.765    video_uut/wave_height3__0_carry__0_i_7_n_0
    SLICE_X52Y25         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     5.885 r  video_uut/wave_height3__0_carry__0/O[3]
                         net (fo=3, routed)           0.207     6.092    video_uut/wave_height3__0_carry__0_n_12
    SLICE_X52Y27         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.216 r  video_uut/wave_height3__35_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.225    video_uut/wave_height3__35_carry__0_i_6_n_0
    SLICE_X52Y27         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     6.405 r  video_uut/wave_height3__35_carry__0/CO[3]
                         net (fo=7, routed)           0.181     6.586    video_uut/wave_height3__35_carry__0_n_4
    SLICE_X52Y27         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.090     6.676 r  video_uut/target_y_carry_i_5/O
                         net (fo=1, routed)           0.155     6.831    video_uut/wave_height[1]
    SLICE_X51Y27         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[5])
                                                      0.193     7.024 r  video_uut/target_y_carry/O[5]
                         net (fo=6, routed)           0.134     7.158    video_uut/target_y_carry_n_10
    SLICE_X51Y28         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     7.247 r  video_uut/vid_rgb_d12_carry_i_17/O
                         net (fo=4, routed)           0.049     7.296    video_uut/vid_rgb_d12_carry_i_17_n_0
    SLICE_X51Y28         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     7.332 r  video_uut/vid_rgb_d12_carry_i_16/O
                         net (fo=12, routed)          0.360     7.692    video_uut/vid_rgb_d12_carry_i_16_n_0
    SLICE_X52Y29         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     7.782 r  video_uut/vid_rgb_d12_carry__0_i_7/O
                         net (fo=1, routed)           0.009     7.791    video_uut/vid_rgb_d12_carry__0_i_7_n_0
    SLICE_X52Y29         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.193     7.984 r  video_uut/vid_rgb_d12_carry__0/CO[7]
                         net (fo=2, routed)           0.191     8.175    video_uut/vid_rgb_d121_in
    SLICE_X53Y28         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     8.212 r  video_uut/vid_rgb_d1[10]_i_1/O
                         net (fo=8, routed)           0.241     8.453    video_uut/vid_rgb_d11
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.564     8.511    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[9]/C
                         clock pessimism              0.150     8.661    
                         clock uncertainty           -0.046     8.614    
    SLICE_X53Y30         FDSE (Setup_HFF2_SLICEM_C_S)
                                                     -0.074     8.540    video_uut/vid_rgb_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  0.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.039ns (12.099%)  route 0.283ns (87.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.990ns (routing 0.347ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.385ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.990     1.136    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y26         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.175 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.283     1.458    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[36]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.107     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.094     1.180    
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.251     1.431    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXDATA[13]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.039ns (12.329%)  route 0.277ns (87.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.993ns (routing 0.347ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.385ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.993     1.139    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y26         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.178 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.277     1.455    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[35]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.107     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.094     1.180    
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.243     1.423    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.093ns (48.385%)  route 0.099ns (51.615%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.778ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.565ns (routing 0.574ns, distribution 0.991ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.634ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.565     1.778    fpga_top/<hidden>/<hidden>
    SLICE_X55Y29         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.836 r  fpga_top/<hidden>/<hidden>
                         net (fo=3, routed)           0.077     1.913    fpga_top/<hidden>/<hidden>
    SLICE_X55Y31         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     1.948 r  fpga_top/<hidden>/<hidden>
                         net (fo=1, routed)           0.022     1.970    fpga_top/<hidden>/<hidden>
    SLICE_X55Y31         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.775     2.018    fpga_top/<hidden>/<hidden>
    SLICE_X55Y31         FDRE                                         r  fpga_top/<hidden>/<hidden>
                         clock pessimism             -0.150     1.868    
    SLICE_X55Y31         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.928    fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXDATA[14]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.038ns (11.028%)  route 0.307ns (88.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.129ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.983ns (routing 0.347ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.385ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.983     1.129    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X58Y33         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.167 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.307     1.473    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[56]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.104     1.271    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.095     1.177    
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[14])
                                                      0.251     1.428    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.551%)  route 0.128ns (68.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.784ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.571ns (routing 0.574ns, distribution 0.997ns)
  Clock Net Delay (Destination): 1.767ns (routing 0.634ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.571     1.784    fpga_top/<hidden>/<hidden>
    SLICE_X51Y33         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.843 r  fpga_top/<hidden>/<hidden>
                         net (fo=1, routed)           0.128     1.971    fpga_top/<hidden>/<hidden>
    SLICE_X52Y32         FDSE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.767     2.010    fpga_top/<hidden>/<hidden>
    SLICE_X52Y32         FDSE                                         r  fpga_top/<hidden>/<hidden>
                         clock pessimism             -0.150     1.860    
    SLICE_X52Y32         FDSE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.922    fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_uut/vid_rgb_d1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.058ns (29.293%)  route 0.140ns (70.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      1.563ns (routing 0.574ns, distribution 0.989ns)
  Clock Net Delay (Destination): 1.772ns (routing 0.634ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.563     1.776    fpga_top/<hidden>/<hidden>
    SLICE_X52Y32         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.834 r  fpga_top/<hidden>/<hidden>
                         net (fo=5, routed)           0.140     1.974    video_uut/vid_rgb_o[15]
    SLICE_X52Y27         FDRE                                         r  video_uut/vid_rgb_d1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.772     2.015    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y27         FDRE                                         r  video_uut/vid_rgb_d1_reg[17]/C
                         clock pessimism             -0.150     1.865    
    SLICE_X52Y27         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     1.925    video_uut/vid_rgb_d1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXDATA[9]
                            (rising edge-triggered cell GTHE4_CHANNEL clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.039ns (11.364%)  route 0.304ns (88.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    1.136ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.990ns (routing 0.347ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.385ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.990     1.136    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X59Y26         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.175 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=2, routed)           0.304     1.479    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userdata_tx_in[31]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.107     1.274    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gtwiz_userclk_tx_usrclk2_out[0]
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                                r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
                         clock pessimism             -0.094     1.180    
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL (Hold_GTHE4_CHANNEL_TXUSRCLK2_TXDATA[9])
                                                      0.250     1.430    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.060ns (58.303%)  route 0.043ns (41.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Net Delay (Source):      0.974ns (routing 0.347ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.385ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.974     1.120    fpga_top/<hidden>/<hidden>
    SLICE_X49Y29         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.159 r  fpga_top/<hidden>/<hidden>
                         net (fo=11, routed)          0.036     1.194    fpga_top/<hidden>/<hidden>
    SLICE_X49Y29         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     1.215 r  fpga_top/<hidden>/<hidden>
                         net (fo=1, routed)           0.007     1.222    fpga_top/<hidden>/<hidden>
    SLICE_X49Y29         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.097     1.264    fpga_top/<hidden>/<hidden>
    SLICE_X49Y29         FDRE                                         r  fpga_top/<hidden>/<hidden>
                         clock pessimism             -0.139     1.126    
    SLICE_X49Y29         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.173    fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 video_uut/vid_rgb_d1_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell SRL16E clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.462%)  route 0.064ns (61.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.984ns (routing 0.347ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.385ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.984     1.130    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X55Y28         FDSE                                         r  video_uut/vid_rgb_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y28         FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.170 r  video_uut/vid_rgb_d1_reg[12]/Q
                         net (fo=1, routed)           0.064     1.234    fpga_top/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X54Y28         SRL16E                                       r  fpga_top/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.131     1.298    fpga_top/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X54Y28         SRL16E                                       r  fpga_top/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism             -0.128     1.170    
    SLICE_X54Y28         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.014     1.184    fpga_top/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             GTHE4_CHANNEL_TXOUTCLK[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.952ns (routing 0.347ns, distribution 0.605ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.385ns, distribution 0.689ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.952     1.098    fpga_top/<hidden>/<hidden>
    SLICE_X48Y29         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.137 r  fpga_top/<hidden>/<hidden>
                         net (fo=4, routed)           0.027     1.164    fpga_top/<hidden>/<hidden>
    SLICE_X48Y29         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.197 r  fpga_top/<hidden>/<hidden>
                         net (fo=1, routed)           0.006     1.203    fpga_top/<hidden>/<hidden>
    SLICE_X48Y29         FDRE                                         r  fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.074     1.241    fpga_top/<hidden>/<hidden>
    SLICE_X48Y29         FDRE                                         r  fpga_top/<hidden>/<hidden>
                         clock pessimism             -0.137     1.104    
    SLICE_X48Y29         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.151    fpga_top/<hidden>/<hidden>
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTHE4_CHANNEL_TXOUTCLK[0]
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK   n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTHE4_CHANNEL/TXUSRCLK2  n/a                      1.954         6.734       4.780      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     BUFG_GT/I                n/a                      1.290         6.734       5.444      BUFG_GT_X0Y20       xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/I
Min Period        n/a     SRL16E/CLK               n/a                      1.064         6.734       5.670      SLICE_X53Y31        fpga_top/<hidden>
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Low Pulse Width   Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK2  n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTHE4_CHANNEL/TXUSRCLK   n/a                      0.880         3.367       2.487      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.020       0.543      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.020       0.543      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.563         0.019       0.544      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y0  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y2  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTHE4_CHANNEL/TXUSRCLK   GTHE4_CHANNEL/TXUSRCLK2  0.572         0.009       0.563      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.021       0.730      GTHE4_CHANNEL_X0Y1  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Slow    GTHE4_CHANNEL/TXUSRCLK2  GTHE4_CHANNEL/TXUSRCLK   0.751         0.021       0.730      GTHE4_CHANNEL_X0Y3  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[3].GTHE4_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  To Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        5.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.178ns (24.528%)  route 0.548ns (75.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 7.226 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.294     1.332    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.492     7.226    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.051     7.277    
                         clock uncertainty           -0.046     7.230    
    SLICE_X55Y5          FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.178ns (24.528%)  route 0.548ns (75.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 7.226 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.294     1.332    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.492     7.226    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.051     7.277    
                         clock uncertainty           -0.046     7.230    
    SLICE_X55Y5          FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.178ns (24.528%)  route 0.548ns (75.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 7.226 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.294     1.332    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.492     7.226    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.051     7.277    
                         clock uncertainty           -0.046     7.230    
    SLICE_X55Y5          FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.178ns (24.528%)  route 0.548ns (75.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.492ns = ( 7.226 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.294     1.332    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.492     7.226    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.051     7.277    
                         clock uncertainty           -0.046     7.230    
    SLICE_X55Y5          FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.170    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.170    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.178ns (25.797%)  route 0.512ns (74.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 7.227 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.258     1.296    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.493     7.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.051     7.278    
                         clock uncertainty           -0.046     7.231    
    SLICE_X55Y4          FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.171    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.178ns (25.797%)  route 0.512ns (74.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 7.227 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.258     1.296    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.493     7.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.051     7.278    
                         clock uncertainty           -0.046     7.231    
    SLICE_X55Y4          FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     7.171    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.178ns (25.797%)  route 0.512ns (74.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 7.227 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.258     1.296    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.493     7.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.051     7.278    
                         clock uncertainty           -0.046     7.231    
    SLICE_X55Y4          FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     7.171    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.178ns (25.797%)  route 0.512ns (74.203%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 7.227 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.258     1.296    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.493     7.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.051     7.278    
                         clock uncertainty           -0.046     7.231    
    SLICE_X55Y4          FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.171    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.178ns (28.158%)  route 0.454ns (71.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 7.225 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.200     1.238    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.491     7.225    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.051     7.276    
                         clock uncertainty           -0.046     7.229    
    SLICE_X55Y4          FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060     7.169    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.178ns (28.158%)  route 0.454ns (71.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 7.225 - 6.734 ) 
    Source Clock Delay      (SCD):    0.606ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.606ns (routing 0.002ns, distribution 0.604ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.606     0.606    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.685 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/Q
                         net (fo=1, routed)           0.254     0.939    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly2
    SLICE_X55Y6          LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.038 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.200     1.238    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.491     7.225    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.051     7.276    
                         clock uncertainty           -0.046     7.229    
    SLICE_X55Y4          FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060     7.169    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.169    
                         arrival time                          -1.238    
  -------------------------------------------------------------------
                         slack                                  5.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.377ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 0.377ns (routing 0.001ns, distribution 0.376ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.366 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     0.414    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X55Y6          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.431 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.438    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]_i_1_n_14
    SLICE_X55Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.377     0.377    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.044     0.333    
    SLICE_X55Y6          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.379    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.379    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.369ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.369ns (routing 0.001ns, distribution 0.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.359 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     0.407    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X55Y4          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.424 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.431    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_14
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.369     0.369    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.044     0.326    
    SLICE_X55Y4          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.142%)  route 0.056ns (49.858%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.359 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.407    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X55Y5          CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.424 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.431    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_14
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.043     0.326    
    SLICE_X55Y5          FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.050     0.411    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X55Y5          CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.428 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.435    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_8
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.044     0.329    
    SLICE_X55Y5          FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.375    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    0.045ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.050     0.411    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X55Y4          CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.428 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.435    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_8
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.373     0.373    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.045     0.329    
    SLICE_X55Y4          FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.375    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.375    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.359 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.408    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X55Y5          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.425 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.432    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_13
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.043     0.326    
    SLICE_X55Y5          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.697%)  route 0.057ns (50.303%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.369ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.369ns (routing 0.001ns, distribution 0.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.359 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.408    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X55Y4          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.425 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.432    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_13
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.369     0.369    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.044     0.326    
    SLICE_X55Y4          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.385ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.001ns, distribution 0.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     0.372 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.081     0.453    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.385     0.385    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                         clock pessimism             -0.046     0.339    
    SLICE_X54Y6          FDPE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.385    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.453    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.079ns (64.923%)  route 0.043ns (35.077%))
  Logic Levels:           2  (CARRY8=1 LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.369ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.369ns (routing 0.001ns, distribution 0.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.359 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.028     0.386    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X55Y4          LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     0.408 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2/O
                         net (fo=1, routed)           0.008     0.416    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt[0]_i_2_n_0
    SLICE_X55Y4          CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.018     0.434 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.441    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]_i_1_n_15
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.369     0.369    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.044     0.326    
    SLICE_X55Y4          FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.046     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.065ns (53.417%)  route 0.057ns (46.583%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.359 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.408    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X55Y5          CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[3])
                                                      0.026     0.434 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.441    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]_i_1_n_12
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.043     0.326    
    SLICE_X55Y5          FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y6  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y6  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
Min Period        n/a     FDCE/C   n/a            0.550         6.734       6.184      SLICE_X55Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y4  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         3.367       3.092      SLICE_X55Y5  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_125m_pll

Setup :            0  Failing Endpoints,  Worst Slack       49.133ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.133ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.892ns  (logic 0.079ns (8.857%)  route 0.813ns (91.144%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X50Y190        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.813     0.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X50Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y190        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.892    
  -------------------------------------------------------------------
                         slack                                 49.133    

Slack (MET) :             49.548ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.477ns  (logic 0.079ns (16.562%)  route 0.398ns (83.438%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X50Y190        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.398     0.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X50Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y190        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                 49.548    

Slack (MET) :             49.556ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.469ns  (logic 0.079ns (16.844%)  route 0.390ns (83.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X50Y190        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.390     0.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X50Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y188        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                 49.556    

Slack (MET) :             49.559ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.466ns  (logic 0.079ns (16.953%)  route 0.387ns (83.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y186                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X55Y186        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.387     0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X54Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X54Y189        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                 49.559    

Slack (MET) :             49.570ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.455ns  (logic 0.079ns (17.363%)  route 0.376ns (82.637%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y186                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X54Y186        FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.376     0.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X54Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X54Y189        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                 49.570    

Slack (MET) :             49.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.338ns  (logic 0.079ns (23.373%)  route 0.259ns (76.627%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y186                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X55Y186        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.259     0.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X55Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X55Y187        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                 49.687    

Slack (MET) :             49.700ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.325ns  (logic 0.080ns (24.615%)  route 0.245ns (75.385%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X50Y190        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.245     0.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X50Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X50Y188        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                 49.700    

Slack (MET) :             49.703ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_125m_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.322ns  (logic 0.076ns (23.602%)  route 0.246ns (76.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y186                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X54Y186        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.246     0.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X54Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X54Y189        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                 49.703    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_125m_pll
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        7.129ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.129ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.896ns  (logic 0.079ns (8.817%)  route 0.817ns (91.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X50Y190        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.817     0.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X51Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y190        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  7.129    

Slack (MET) :             7.615ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.410ns  (logic 0.080ns (19.512%)  route 0.330ns (80.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X55Y187        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.330     0.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X55Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y186        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  7.615    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.401ns  (logic 0.079ns (19.701%)  route 0.322ns (80.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X55Y187        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.322     0.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X55Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y187        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.657ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.368ns  (logic 0.079ns (21.467%)  route 0.289ns (78.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X55Y187        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.289     0.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X55Y187        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y187        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  7.657    

Slack (MET) :             7.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.335ns  (logic 0.079ns (23.582%)  route 0.256ns (76.418%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X50Y190        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.256     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X50Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X50Y190        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  7.690    

Slack (MET) :             7.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.332ns  (logic 0.079ns (23.795%)  route 0.253ns (76.205%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X55Y187        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.253     0.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X55Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y186        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  7.693    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.329ns  (logic 0.080ns (24.316%)  route 0.249ns (75.684%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y189                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X50Y189        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.249     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X49Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y190        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.233ns  (logic 0.079ns (33.906%)  route 0.154ns (66.094%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X50Y190        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.154     0.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X49Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y190        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.025    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  7.792    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Setup :            0  Failing Endpoints,  Worst Slack        6.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.131ns (23.678%)  route 0.422ns (76.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 8.534 - 6.734 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.634ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.574ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.783     2.026    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.106 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.132     2.238    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.289 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.290     2.579    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.587     8.534    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/C
                         clock pessimism              0.208     8.742    
                         clock uncertainty           -0.046     8.695    
    SLICE_X60Y17         FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066     8.629    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.131ns (23.678%)  route 0.422ns (76.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 8.534 - 6.734 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.634ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.574ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.783     2.026    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.106 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.132     2.238    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.289 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.290     2.579    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.587     8.534    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/C
                         clock pessimism              0.208     8.742    
                         clock uncertainty           -0.046     8.695    
    SLICE_X60Y17         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     8.629    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.131ns (23.678%)  route 0.422ns (76.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 8.534 - 6.734 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.634ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.574ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.783     2.026    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.106 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.132     2.238    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.289 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.290     2.579    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.587     8.534    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/C
                         clock pessimism              0.208     8.742    
                         clock uncertainty           -0.046     8.695    
    SLICE_X60Y17         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     8.629    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.131ns (23.678%)  route 0.422ns (76.322%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 8.534 - 6.734 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.634ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.574ns, distribution 1.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.783     2.026    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.106 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.132     2.238    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.289 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.290     2.579    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.587     8.534    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/C
                         clock pessimism              0.208     8.742    
                         clock uncertainty           -0.046     8.695    
    SLICE_X60Y17         FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.066     8.629    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                          8.629    
                         arrival time                          -2.579    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@6.734ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.131ns (23.720%)  route 0.421ns (76.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 8.536 - 6.734 ) 
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.634ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.574ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.783     2.026    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.106 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.132     2.238    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.289 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.289     2.578    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      6.734     6.734 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     6.833    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     6.947 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.589     8.536    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/C
                         clock pessimism              0.208     8.744    
                         clock uncertainty           -0.046     8.697    
    SLICE_X60Y17         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     8.631    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                          8.631    
                         arrival time                          -2.578    
  -------------------------------------------------------------------
                         slack                                  6.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.063ns (25.149%)  route 0.188ns (74.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.985ns (routing 0.347ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.385ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.985     1.131    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.171 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.068     1.239    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.262 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.119     1.382    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.118     1.285    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg/C
                         clock pessimism             -0.128     1.157    
    SLICE_X60Y17         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.137    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.063ns (25.149%)  route 0.188ns (74.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.985ns (routing 0.347ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.385ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.985     1.131    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.171 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.068     1.239    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.262 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.119     1.382    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.114     1.281    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg/C
                         clock pessimism             -0.128     1.153    
    SLICE_X60Y17         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.133    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.063ns (25.149%)  route 0.188ns (74.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.985ns (routing 0.347ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.385ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.985     1.131    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.171 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.068     1.239    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.262 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.119     1.382    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.114     1.281    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.128     1.153    
    SLICE_X60Y17         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     1.133    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.063ns (25.149%)  route 0.188ns (74.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.985ns (routing 0.347ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.385ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.985     1.131    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.171 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.068     1.239    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.262 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.119     1.382    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.114     1.281    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.128     1.153    
    SLICE_X60Y17         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.133    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns - GTHE4_CHANNEL_TXOUTCLK[0] rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.063ns (25.149%)  route 0.188ns (74.851%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.985ns (routing 0.347ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.385ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.985     1.131    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.171 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.068     1.239    userclk_tx_active
    SLICE_X60Y18         LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.262 f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst_i_1/O
                         net (fo=5, routed)           0.119     1.382    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in
    SLICE_X60Y17         FDPE                                         f  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.114     1.281    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/clk_in
    SLICE_X60Y17         FDPE                                         r  reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.128     1.153    
    SLICE_X60Y17         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     1.133    reset_synchronizer_gtwiz_buffbypass_tx_reset_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         -1.133    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_125m_pll
  To Clock:  clk_out1_clk_125m_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.079ns (8.743%)  route 0.825ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 11.656 - 8.000 ) 
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.000ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.908ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.159     3.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.825     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X50Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.959    11.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.455    11.201    
                         clock uncertainty           -0.099    11.102    
    SLICE_X50Y189        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    11.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.079ns (8.743%)  route 0.825ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 11.656 - 8.000 ) 
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.000ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.908ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.159     3.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.825     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X50Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.959    11.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.455    11.201    
                         clock uncertainty           -0.099    11.102    
    SLICE_X50Y189        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    11.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.079ns (8.743%)  route 0.825ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 11.656 - 8.000 ) 
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.000ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.908ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.159     3.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.825     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X50Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.959    11.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.455    11.201    
                         clock uncertainty           -0.099    11.102    
    SLICE_X50Y189        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    11.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.079ns (8.743%)  route 0.825ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 11.656 - 8.000 ) 
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.000ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.908ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.159     3.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.825     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X50Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.959    11.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.455    11.201    
                         clock uncertainty           -0.099    11.102    
    SLICE_X50Y189        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    11.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.079ns (8.743%)  route 0.825ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 11.656 - 8.000 ) 
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.000ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.908ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.159     3.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.825     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X50Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.959    11.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.455    11.201    
                         clock uncertainty           -0.099    11.102    
    SLICE_X50Y189        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.079ns (8.743%)  route 0.825ns (91.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 11.656 - 8.000 ) 
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.159ns (routing 1.000ns, distribution 1.159ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.908ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.159     3.246    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.825     4.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X50Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.959    11.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X50Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.455    11.201    
                         clock uncertainty           -0.099    11.102    
    SLICE_X50Y189        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.079ns (10.336%)  route 0.685ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 11.604 - 8.000 ) 
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.908ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.685     4.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y191        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.907    11.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]/C
                         clock pessimism             -0.403    11.201    
                         clock uncertainty           -0.099    11.103    
    SLICE_X45Y191        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.079ns (10.336%)  route 0.685ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 11.604 - 8.000 ) 
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.908ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.685     4.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y191        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.907    11.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.403    11.201    
                         clock uncertainty           -0.099    11.103    
    SLICE_X45Y191        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.025ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.079ns (10.336%)  route 0.685ns (89.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.604ns = ( 11.604 - 8.000 ) 
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.908ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.685     4.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y191        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.907    11.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y191        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism             -0.403    11.201    
                         clock uncertainty           -0.099    11.103    
    SLICE_X45Y191        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.011    
  -------------------------------------------------------------------
                         slack                                  7.025    

Slack (MET) :             7.079ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_125m_pll rise@8.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.079ns (10.897%)  route 0.646ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 11.619 - 8.000 ) 
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.922ns (routing 0.908ns, distribution 1.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.646     3.972    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X45Y190        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      8.000     8.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     8.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     8.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     9.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.922    11.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism             -0.403    11.216    
                         clock uncertainty           -0.099    11.117    
    SLICE_X45Y190        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         11.051    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                  7.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.804%)  route 0.107ns (73.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.355ns (routing 0.617ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X56Y7          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.167 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.107     2.273    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]_0[4]
    SLICE_X55Y7          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.355     1.847    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y7          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/done_o_reg/C
                         clock pessimism              0.328     2.176    
    SLICE_X55Y7          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.156    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/done_o_reg
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.891%)  route 0.118ns (75.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      1.188ns (routing 0.549ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.617ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.188     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X46Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y188        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.118     2.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X47Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.356     1.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X47Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.325     2.173    
    SLICE_X47Y188        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.freq_counter_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.804%)  route 0.107ns (73.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.843ns
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Net Delay (Source):      1.201ns (routing 0.549ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.201     2.128    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/drpclk_in[0]
    SLICE_X56Y7          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.freq_counter_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.167 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.freq_counter_rst_reg/Q
                         net (fo=8, routed)           0.107     2.273    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]_0[4]
    SLICE_X55Y7          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y7          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[4]/C
                         clock pessimism              0.328     2.172    
    SLICE_X55Y7          FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.152    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.040ns (30.534%)  route 0.091ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Net Delay (Source):      1.194ns (routing 0.549ns, distribution 0.645ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.617ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.194     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y188        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y188        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.161 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.091     2.252    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X48Y189        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.358     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.294     2.144    
    SLICE_X48Y189        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.040ns (24.390%)  route 0.124ns (75.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      1.215ns (routing 0.549ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.617ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.215     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X52Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y189        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.182 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.124     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X53Y191        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.380     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y191        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.325     2.198    
    SLICE_X53Y191        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.039ns (22.389%)  route 0.135ns (77.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      1.215ns (routing 0.549ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.617ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.215     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X54Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.384     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.325     2.202    
    SLICE_X54Y188        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.039ns (22.389%)  route 0.135ns (77.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      1.215ns (routing 0.549ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.617ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.215     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X54Y188        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.384     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.325     2.202    
    SLICE_X54Y188        FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.039ns (22.389%)  route 0.135ns (77.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      1.215ns (routing 0.549ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.617ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.215     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X54Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.384     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.325     2.202    
    SLICE_X54Y188        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.039ns (22.389%)  route 0.135ns (77.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      1.215ns (routing 0.549ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.617ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.215     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.135     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X54Y188        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.384     1.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.325     2.202    
    SLICE_X54Y188        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_125m_pll rise@0.000ns - clk_out1_clk_125m_pll rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.039ns (22.518%)  route 0.134ns (77.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Net Delay (Source):      1.215ns (routing 0.549ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.382ns (routing 0.617ns, distribution 0.765ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.215     2.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.181 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.134     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X54Y188        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.382     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X54Y188        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.325     2.200    
    SLICE_X54Y188        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.327ns (23.806%)  route 1.047ns (76.194%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 52.479 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.463ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.643     8.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.174    52.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.258    56.737    
                         clock uncertainty           -0.035    56.702    
    SLICE_X46Y176        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    56.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.636    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                 48.432    

Slack (MET) :             48.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.327ns (23.806%)  route 1.047ns (76.194%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns = ( 52.479 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.174ns (routing 0.463ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.643     8.204    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.174    52.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.258    56.737    
                         clock uncertainty           -0.035    56.702    
    SLICE_X46Y176        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    56.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.636    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                 48.432    

Slack (MET) :             48.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.824%)  route 1.046ns (76.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 52.481 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.463ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.642     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.176    52.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.258    56.739    
                         clock uncertainty           -0.035    56.704    
    SLICE_X46Y176        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    56.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.638    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 48.435    

Slack (MET) :             48.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.824%)  route 1.046ns (76.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 52.481 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.463ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.642     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.176    52.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.258    56.739    
                         clock uncertainty           -0.035    56.704    
    SLICE_X46Y176        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    56.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.638    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 48.435    

Slack (MET) :             48.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.824%)  route 1.046ns (76.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 52.481 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.463ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.642     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.176    52.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.258    56.739    
                         clock uncertainty           -0.035    56.704    
    SLICE_X46Y176        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    56.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.638    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 48.435    

Slack (MET) :             48.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.824%)  route 1.046ns (76.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 52.481 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.463ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.642     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.176    52.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.258    56.739    
                         clock uncertainty           -0.035    56.704    
    SLICE_X46Y176        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    56.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.638    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 48.435    

Slack (MET) :             48.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.824%)  route 1.046ns (76.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 52.481 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.463ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.642     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.176    52.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.258    56.739    
                         clock uncertainty           -0.035    56.704    
    SLICE_X46Y176        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    56.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.638    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 48.435    

Slack (MET) :             48.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.824%)  route 1.046ns (76.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 52.481 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.463ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.642     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.176    52.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.258    56.739    
                         clock uncertainty           -0.035    56.704    
    SLICE_X46Y176        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    56.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.638    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 48.435    

Slack (MET) :             48.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.824%)  route 1.046ns (76.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 52.481 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.463ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.642     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.176    52.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.258    56.739    
                         clock uncertainty           -0.035    56.704    
    SLICE_X46Y176        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    56.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.638    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 48.435    

Slack (MET) :             48.435ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.327ns (23.824%)  route 1.046ns (76.176%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 52.481 - 50.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    4.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.346ns (routing 0.508ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.463ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.346     6.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     6.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.200     7.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X48Y160        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     7.261 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.204     7.465    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X48Y162        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.096     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.642     8.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X46Y176        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816    51.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.176    52.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X46Y176        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.258    56.739    
                         clock uncertainty           -0.035    56.704    
    SLICE_X46Y176        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    56.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.638    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 48.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.017ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    4.117ns
  Clock Net Delay (Source):      0.785ns (routing 0.281ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.892ns (routing 0.310ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.785     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y189        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.919 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X52Y190        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.892     6.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.117     1.900    
    SLICE_X52Y190        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.038ns (27.600%)  route 0.100ns (72.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.026ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.118ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.310ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y189        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.901     6.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X53Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.118     1.909    
    SLICE_X53Y189        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.038ns (27.600%)  route 0.100ns (72.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.026ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.118ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.310ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y189        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.901     6.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X53Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.118     1.909    
    SLICE_X53Y189        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.038ns (27.600%)  route 0.100ns (72.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.026ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.118ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.310ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y189        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.901     6.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X53Y189        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.118     1.909    
    SLICE_X53Y189        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.038ns (27.600%)  route 0.100ns (72.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.026ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.118ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.901ns (routing 0.310ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.100     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y189        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.901     6.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X53Y189        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.118     1.909    
    SLICE_X53Y189        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.633%)  route 0.146ns (79.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.036ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.086ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.310ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X54Y186        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.911     6.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X54Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -4.086     1.950    
    SLICE_X54Y186        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.633%)  route 0.146ns (79.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.036ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.086ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.310ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X54Y186        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.911     6.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X54Y186        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -4.086     1.950    
    SLICE_X54Y186        FDPE (Remov_CFF2_SLICEM_C_PRE)
                                                     -0.020     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.633%)  route 0.146ns (79.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.036ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.086ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.310ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.911     6.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -4.086     1.950    
    SLICE_X54Y186        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.633%)  route 0.146ns (79.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.036ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.086ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.310ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.911     6.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -4.086     1.950    
    SLICE_X54Y186        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.038ns (20.633%)  route 0.146ns (79.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.036ns
    Source Clock Delay      (SCD):    1.885ns
    Clock Pessimism Removal (CPR):    4.086ns
  Clock Net Delay (Source):      0.791ns (routing 0.281ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.911ns (routing 0.310ns, distribution 0.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.791     1.885    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X53Y190        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y190        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.923 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.146     2.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X54Y186        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.911     6.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X54Y186        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -4.086     1.950    
    SLICE_X54Y186        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  To Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack        6.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.077ns (20.767%)  route 0.294ns (79.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 7.225 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.294     0.978    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.491     7.225    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.051     7.276    
                         clock uncertainty           -0.046     7.229    
    SLICE_X55Y4          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     7.163    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.077ns (20.767%)  route 0.294ns (79.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 7.225 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.294     0.978    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.491     7.225    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.051     7.276    
                         clock uncertainty           -0.046     7.229    
    SLICE_X55Y4          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     7.163    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.077ns (20.767%)  route 0.294ns (79.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 7.225 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.294     0.978    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.491     7.225    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.051     7.276    
                         clock uncertainty           -0.046     7.229    
    SLICE_X55Y4          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     7.163    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.186ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.077ns (20.767%)  route 0.294ns (79.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.491ns = ( 7.225 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.001ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.294     0.978    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.491     7.225    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.051     7.276    
                         clock uncertainty           -0.046     7.229    
    SLICE_X55Y4          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.163    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -0.978    
  -------------------------------------------------------------------
                         slack                                  6.186    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.077ns (20.823%)  route 0.293ns (79.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 7.227 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.293     0.977    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.493     7.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.051     7.278    
                         clock uncertainty           -0.046     7.231    
    SLICE_X55Y4          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     7.165    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.077ns (20.823%)  route 0.293ns (79.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 7.227 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.293     0.977    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.493     7.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.051     7.278    
                         clock uncertainty           -0.046     7.231    
    SLICE_X55Y4          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     7.165    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.077ns (20.823%)  route 0.293ns (79.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 7.227 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.293     0.977    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.493     7.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.051     7.278    
                         clock uncertainty           -0.046     7.231    
    SLICE_X55Y4          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     7.165    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.077ns (20.823%)  route 0.293ns (79.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.493ns = ( 7.227 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.293     0.977    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.493     7.227    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.051     7.278    
                         clock uncertainty           -0.046     7.231    
    SLICE_X55Y4          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     7.165    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -0.977    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.077ns (22.252%)  route 0.269ns (77.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.499ns = ( 7.233 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.001ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.269     0.953    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y6          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.499     7.233    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.061     7.294    
                         clock uncertainty           -0.046     7.248    
    SLICE_X55Y6          FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     7.182    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@6.734ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.077ns (22.252%)  route 0.269ns (77.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.499ns = ( 7.233 - 6.734 ) 
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.061ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.607ns (routing 0.002ns, distribution 0.605ns)
  Clock Net Delay (Destination): 0.499ns (routing 0.001ns, distribution 0.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.607     0.607    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.684 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.269     0.953    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y6          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      6.734     6.734 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     6.734 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.499     7.233    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.061     7.294    
                         clock uncertainty           -0.046     7.248    
    SLICE_X55Y6          FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066     7.182    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  6.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.396%)  route 0.101ns (72.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.101     0.471    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.031     0.342    
    SLICE_X55Y5          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.322    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.396%)  route 0.101ns (72.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.101     0.471    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.031     0.342    
    SLICE_X55Y5          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.322    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.396%)  route 0.101ns (72.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.101     0.471    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.031     0.342    
    SLICE_X55Y5          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.322    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.396%)  route 0.101ns (72.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.372ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.372ns (routing 0.001ns, distribution 0.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.101     0.471    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.372     0.372    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.031     0.342    
    SLICE_X55Y5          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.322    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.322    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.396%)  route 0.101ns (72.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.101     0.471    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.031     0.338    
    SLICE_X55Y5          FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.318    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.396%)  route 0.101ns (72.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.101     0.471    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.031     0.338    
    SLICE_X55Y5          FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.318    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.396%)  route 0.101ns (72.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.101     0.471    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.031     0.338    
    SLICE_X55Y5          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.318    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.038ns (27.396%)  route 0.101ns (72.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.368ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.368ns (routing 0.001ns, distribution 0.367ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.101     0.471    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y5          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.368     0.368    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.031     0.338    
    SLICE_X55Y5          FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.318    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.318    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.038ns (23.500%)  route 0.124ns (76.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.124     0.494    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.373     0.373    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.031     0.343    
    SLICE_X55Y4          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns - xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.038ns (23.500%)  route 0.124ns (76.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.373ns
    Source Clock Delay      (SCD):    0.333ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      0.333ns (routing 0.001ns, distribution 0.332ns)
  Clock Net Delay (Destination): 0.373ns (routing 0.001ns, distribution 0.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.333     0.333    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.371 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.124     0.494    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X55Y4          FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.373     0.373    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.031     0.343    
    SLICE_X55Y4          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.172    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_RXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_RXOUTCLK[0]

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.346ns  (logic 0.081ns (23.410%)  route 0.265ns (76.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.689ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.551ns (routing 0.002ns, distribution 0.549ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.551     0.793    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X59Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.874 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/Q
                         net (fo=1, routed)           0.265     1.139    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta
    SLICE_X59Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.098     0.098    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.212 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.477     0.689    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X59Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.027%)  route 0.108ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.526ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 0.359ns (routing 0.001ns, distribution 0.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.311     0.457    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X59Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.497 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta_reg/Q
                         net (fo=1, routed)           0.108     0.605    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_meta
    SLICE_X59Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.359     0.526    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X59Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYNCDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.429ns  (logic 0.000ns (0.000%)  route 0.429ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.592ns (routing 0.574ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYNCDONE
                         net (fo=1, routed)           0.429     0.429    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/GTHE4_CHANNEL_TXSYNCDONE[0]
    SLICE_X60Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.592     1.805    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYNCDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.000ns (0.000%)  route 0.225ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.117ns (routing 0.385ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXSYNCDONE
                         net (fo=1, routed)           0.225     0.225    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/GTHE4_CHANNEL_TXSYNCDONE[0]
    SLICE_X60Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.117     1.284    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y8          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.079ns (16.795%)  route 0.391ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.634ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.574ns, distribution 1.013ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.797     2.040    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.119 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.391     2.511    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.587     1.800    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.079ns (16.795%)  route 0.391ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.634ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.574ns, distribution 1.013ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.797     2.040    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.119 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.391     2.511    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.587     1.800    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.079ns (16.795%)  route 0.391ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.634ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.574ns, distribution 1.013ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.797     2.040    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.119 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.391     2.511    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.587     1.800    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.079ns (16.795%)  route 0.391ns (83.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.634ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.574ns, distribution 1.013ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.797     2.040    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.119 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.391     2.511    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.587     1.800    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.469ns  (logic 0.079ns (16.831%)  route 0.390ns (83.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.797ns (routing 0.634ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.589ns (routing 0.574ns, distribution 1.015ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.797     2.040    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.119 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.390     2.510    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.589     1.802    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.380ns  (logic 0.081ns (21.316%)  route 0.299ns (78.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.783ns (routing 0.634ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.574ns, distribution 1.007ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.783     2.026    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.107 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.299     2.406    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.581     1.794    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.778%)  route 0.104ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.985ns (routing 0.347ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.385ns, distribution 0.724ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.985     1.131    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.171 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta_reg/Q
                         net (fo=1, routed)           0.104     1.275    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_meta
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.109     1.276    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.383%)  route 0.173ns (81.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.347ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.385ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.989     1.135    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.174 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.173     1.347    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.113     1.280    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.383%)  route 0.173ns (81.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.347ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.385ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.989     1.135    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.174 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.173     1.347    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.117     1.284    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.383%)  route 0.173ns (81.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.347ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.385ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.989     1.135    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.174 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.173     1.347    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.113     1.280    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.383%)  route 0.173ns (81.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.347ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.385ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.989     1.135    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.174 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.173     1.347    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.113     1.280    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.039ns (18.383%)  route 0.173ns (81.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.989ns (routing 0.347ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.113ns (routing 0.385ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.989     1.135    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.174 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=6, routed)           0.173     1.347    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync2_reg_0
    SLICE_X57Y16         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.113     1.280    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y16         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25m
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.080ns (6.793%)  route 1.098ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.574ns, distribution 0.924ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.098     3.516    gblrst
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.498     1.711    hdmi_tx_clk148m5
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][0]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.080ns (6.793%)  route 1.098ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.574ns, distribution 0.924ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.098     3.516    gblrst
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.498     1.711    hdmi_tx_clk148m5
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][1]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.080ns (6.793%)  route 1.098ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.574ns, distribution 0.924ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.098     3.516    gblrst
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.498     1.711    hdmi_tx_clk148m5
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][2]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.178ns  (logic 0.080ns (6.793%)  route 1.098ns (93.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.574ns, distribution 0.924ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.098     3.516    gblrst
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.498     1.711    hdmi_tx_clk148m5
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][3]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.177ns  (logic 0.080ns (6.799%)  route 1.097ns (93.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.574ns, distribution 0.926ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.097     3.515    gblrst
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.500     1.713    hdmi_tx_clk148m5
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][4]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.177ns  (logic 0.080ns (6.799%)  route 1.097ns (93.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.574ns, distribution 0.926ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.097     3.515    gblrst
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.500     1.713    hdmi_tx_clk148m5
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][5]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.177ns  (logic 0.080ns (6.799%)  route 1.097ns (93.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.574ns, distribution 0.926ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.097     3.515    gblrst
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.500     1.713    hdmi_tx_clk148m5
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][6]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.177ns  (logic 0.080ns (6.799%)  route 1.097ns (93.201%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.574ns, distribution 0.926ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.097     3.515    gblrst
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.500     1.713    hdmi_tx_clk148m5
    SLICE_X23Y167        FDRE                                         r  led_cnt_reg[3][7]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.034ns  (logic 0.080ns (7.736%)  route 0.954ns (92.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.574ns, distribution 0.925ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.954     3.373    gblrst
    SLICE_X23Y168        FDRE                                         r  led_cnt_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.499     1.712    hdmi_tx_clk148m5
    SLICE_X23Y168        FDRE                                         r  led_cnt_reg[3][10]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.034ns  (logic 0.080ns (7.736%)  route 0.954ns (92.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.574ns, distribution 0.925ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.954     3.373    gblrst
    SLICE_X23Y168        FDRE                                         r  led_cnt_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.499     1.712    hdmi_tx_clk148m5
    SLICE_X23Y168        FDRE                                         r  led_cnt_reg[3][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][16]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.095%)  route 0.443ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.385ns, distribution 0.661ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.443     1.774    gblrst
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.046     1.213    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][16]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][17]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.095%)  route 0.443ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.385ns, distribution 0.661ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.443     1.774    gblrst
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.046     1.213    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][17]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][18]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.095%)  route 0.443ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.385ns, distribution 0.661ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.443     1.774    gblrst
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.046     1.213    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][18]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][19]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.095%)  route 0.443ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.385ns, distribution 0.661ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.443     1.774    gblrst
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.046     1.213    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][19]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][20]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.095%)  route 0.443ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.385ns, distribution 0.665ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.443     1.774    gblrst
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.050     1.217    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][20]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][21]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.095%)  route 0.443ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.385ns, distribution 0.665ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.443     1.774    gblrst
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.050     1.217    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][21]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][22]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.095%)  route 0.443ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.385ns, distribution 0.665ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.443     1.774    gblrst
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.050     1.217    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][22]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][23]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.482ns  (logic 0.039ns (8.095%)  route 0.443ns (91.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.050ns (routing 0.385ns, distribution 0.665ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.443     1.774    gblrst
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.050     1.217    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][23]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.039ns (7.726%)  route 0.466ns (92.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.385ns, distribution 0.660ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.466     1.797    gblrst
    SLICE_X23Y168        FDRE                                         r  led_cnt_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.045     1.212    hdmi_tx_clk148m5
    SLICE_X23Y168        FDRE                                         r  led_cnt_reg[3][10]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.039ns (7.726%)  route 0.466ns (92.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.385ns, distribution 0.660ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.466     1.797    gblrst
    SLICE_X23Y168        FDRE                                         r  led_cnt_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.045     1.212    hdmi_tx_clk148m5
    SLICE_X23Y168        FDRE                                         r  led_cnt_reg[3][11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.456ns  (logic 0.079ns (17.341%)  route 0.377ns (82.659%))
  Logic Levels:           0  
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.147ns (routing 1.000ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.574ns, distribution 1.012ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.147     3.234    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.313 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.377     3.690    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.586     1.799    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.456ns  (logic 0.079ns (17.341%)  route 0.377ns (82.659%))
  Logic Levels:           0  
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.147ns (routing 1.000ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.574ns, distribution 1.012ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.147     3.234    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.313 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.377     3.690    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.586     1.799    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.456ns  (logic 0.079ns (17.341%)  route 0.377ns (82.659%))
  Logic Levels:           0  
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.147ns (routing 1.000ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.574ns, distribution 1.012ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.147     3.234    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.313 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.377     3.690    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.586     1.799    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.456ns  (logic 0.079ns (17.341%)  route 0.377ns (82.659%))
  Logic Levels:           0  
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.147ns (routing 1.000ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.574ns, distribution 1.012ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.147     3.234    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.313 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.377     3.690    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.586     1.799    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.456ns  (logic 0.079ns (17.341%)  route 0.377ns (82.659%))
  Logic Levels:           0  
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    3.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.147ns (routing 1.000ns, distribution 1.147ns)
  Clock Net Delay (Destination): 1.586ns (routing 0.574ns, distribution 1.012ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.147     3.234    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.313 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.377     3.690    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.586     1.799    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.017ns  (logic 0.204ns (10.116%)  route 1.813ns (89.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.201ns (routing 1.000ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.574ns, distribution 0.992ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.201     3.288    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.369 r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           1.595     4.964    video_uut/probe_out0[0]
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.087 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     5.305    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.566     1.779    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[1]/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.017ns  (logic 0.204ns (10.116%)  route 1.813ns (89.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.201ns (routing 1.000ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.574ns, distribution 0.992ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.201     3.288    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.369 r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           1.595     4.964    video_uut/probe_out0[0]
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.087 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     5.305    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.566     1.779    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[20]/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.017ns  (logic 0.204ns (10.116%)  route 1.813ns (89.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.201ns (routing 1.000ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.574ns, distribution 0.995ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.201     3.288    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.369 r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           1.595     4.964    video_uut/probe_out0[0]
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.087 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     5.305    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y26         FDRE                                         r  video_uut/vid_rgb_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.569     1.782    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y26         FDRE                                         r  video_uut/vid_rgb_d1_reg[3]/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.017ns  (logic 0.204ns (10.116%)  route 1.813ns (89.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.201ns (routing 1.000ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.574ns, distribution 0.992ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.201     3.288    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.369 r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           1.595     4.964    video_uut/probe_out0[0]
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.087 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     5.305    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.566     1.779    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y28         FDRE                                         r  video_uut/vid_rgb_d1_reg[4]/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.017ns  (logic 0.204ns (10.116%)  route 1.813ns (89.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.201ns (routing 1.000ns, distribution 1.201ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.574ns, distribution 0.995ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.201     3.288    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.369 r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           1.595     4.964    video_uut/probe_out0[0]
    SLICE_X52Y27         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.087 r  video_uut/vid_rgb_d1[23]_i_1/O
                         net (fo=14, routed)          0.218     5.305    video_uut/vid_rgb_d1[23]_i_1_n_0
    SLICE_X52Y26         FDRE                                         r  video_uut/vid_rgb_d1_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.569     1.782    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X52Y26         FDRE                                         r  video_uut/vid_rgb_d1_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.039ns (18.151%)  route 0.176ns (81.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.188ns (routing 0.549ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.385ns, distribution 0.731ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.188     2.115    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.154 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.176     2.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.116     1.283    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.039ns (18.151%)  route 0.176ns (81.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.188ns (routing 0.549ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.385ns, distribution 0.731ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.188     2.115    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.154 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.176     2.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.116     1.283    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.039ns (18.151%)  route 0.176ns (81.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.188ns (routing 0.549ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.385ns, distribution 0.731ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.188     2.115    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.154 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.176     2.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.116     1.283    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.039ns (18.151%)  route 0.176ns (81.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.188ns (routing 0.549ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.385ns, distribution 0.731ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.188     2.115    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.154 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.176     2.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.116     1.283    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
                            (removal check against rising-edge clock GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.039ns (18.151%)  route 0.176ns (81.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.283ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.188ns (routing 0.549ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.385ns, distribution 0.731ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.188     2.115    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y22         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.154 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=8, routed)           0.176     2.330    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg_0
    SLICE_X57Y19         FDCE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.116     1.283    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X57Y19         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.816ns  (logic 0.090ns (11.032%)  route 0.726ns (88.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.213ns (routing 0.549ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.213     2.140    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.181 f  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           0.718     2.898    video_uut/probe_out0[0]
    SLICE_X53Y30         LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.049     2.947 r  video_uut/vid_rgb_d1[13]_i_1/O
                         net (fo=1, routed)           0.008     2.955    video_uut/vid_rgb_d1[13]_i_1_n_0
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.099     1.266    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[13]/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.091ns (10.966%)  route 0.739ns (89.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.213ns (routing 0.549ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.213     2.140    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.181 f  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           0.718     2.898    video_uut/probe_out0[0]
    SLICE_X53Y30         LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     2.948 r  video_uut/vid_rgb_d1[11]_i_1/O
                         net (fo=1, routed)           0.021     2.969    video_uut/vid_rgb_d1[11]_i_1_n_0
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.099     1.266    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[11]/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.100ns (11.646%)  route 0.759ns (88.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.213ns (routing 0.549ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.213     2.140    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.181 f  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           0.753     2.933    video_uut/probe_out0[0]
    SLICE_X53Y30         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.059     2.992 r  video_uut/vid_rgb_d1[9]_i_1/O
                         net (fo=1, routed)           0.006     2.998    video_uut/vid_rgb_d1[9]_i_1_n_0
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.099     1.266    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[9]/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.102ns (11.648%)  route 0.774ns (88.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.213ns (routing 0.549ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.385ns, distribution 0.714ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.213     2.140    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.181 f  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           0.753     2.933    video_uut/probe_out0[0]
    SLICE_X53Y30         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     2.994 r  video_uut/vid_rgb_d1[8]_i_1/O
                         net (fo=1, routed)           0.021     3.015    video_uut/vid_rgb_d1[8]_i_1_n_0
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.099     1.266    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X53Y30         FDSE                                         r  video_uut/vid_rgb_d1_reg[8]/C

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            video_uut/vid_rgb_d1_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.089ns (9.498%)  route 0.848ns (90.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.213ns (routing 0.549ns, distribution 0.664ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.385ns, distribution 0.724ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.213     2.140    fpga_top/vio_0/<hidden>/<hidden>/<hidden>
    SLICE_X49Y180        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y180        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.181 f  fpga_top/vio_0/<hidden>/<hidden>/<hidden>
                         net (fo=8, routed)           0.842     3.023    video_uut/probe_out0[0]
    SLICE_X55Y28         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.048     3.071 r  video_uut/vid_rgb_d1[15]_i_1/O
                         net (fo=1, routed)           0.006     3.077    video_uut/vid_rgb_d1[15]_i_1_n_0
    SLICE_X55Y28         FDSE                                         r  video_uut/vid_rgb_d1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.109     1.276    video_uut/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X55Y28         FDSE                                         r  video_uut/vid_rgb_d1_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  clk_25m

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.337ns  (logic 0.077ns (22.849%)  route 0.260ns (77.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    2.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.819ns (routing 0.634ns, distribution 1.185ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.155ns, distribution 1.009ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.819     2.062    fpga_top/<hidden>
    SLICE_X54Y171        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.139 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.260     2.399    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X54Y171        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593     0.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.164     2.187    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X54Y171        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.039ns (27.857%)  route 0.101ns (72.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.347ns, distribution 0.651ns)
  Clock Net Delay (Destination): 0.841ns (routing 0.108ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.998     1.144    fpga_top/<hidden>
    SLICE_X54Y171        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.183 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.101     1.284    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X54Y171        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.841     1.666    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X54Y171        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  clk_25m

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.317ns  (logic 0.080ns (25.218%)  route 0.237ns (74.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.163ns (routing 1.000ns, distribution 1.163ns)
  Clock Net Delay (Destination): 1.154ns (routing 0.155ns, distribution 0.999ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.163     3.250    fpga_top/<hidden>
    SLICE_X51Y170        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.330 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.237     3.567    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y170        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.593     0.672 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.712    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.712 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.999    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.023 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.154     2.177    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y170        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.135ns  (logic 0.040ns (29.700%)  route 0.095ns (70.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.662ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.191ns (routing 0.549ns, distribution 0.642ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.108ns, distribution 0.729ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.191     2.118    fpga_top/<hidden>
    SLICE_X51Y170        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.158 r  fpga_top/<hidden>
                         net (fo=2, routed)           0.095     2.253    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y170        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.475     0.575 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.625    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.625 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.806    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.825 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.837     1.662    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X51Y170        FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_125m_pll

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 0.124ns (4.218%)  route 2.816ns (95.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.926ns (routing 0.908ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.503     2.503    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.627 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.312     2.940    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X54Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.926     3.623    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 0.124ns (4.218%)  route 2.816ns (95.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.926ns (routing 0.908ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.503     2.503    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.627 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.312     2.940    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X54Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.926     3.623    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 0.124ns (4.218%)  route 2.816ns (95.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.926ns (routing 0.908ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.503     2.503    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.627 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.312     2.940    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X54Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.926     3.623    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 0.124ns (4.218%)  route 2.816ns (95.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.926ns (routing 0.908ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.503     2.503    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.627 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.312     2.940    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X54Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.926     3.623    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X54Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.148ns (5.058%)  route 2.778ns (94.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.914ns (routing 0.908ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.514     2.514    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.662 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.263     2.926    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X55Y18         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.914     3.611    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y18         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.148ns (5.058%)  route 2.778ns (94.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.914ns (routing 0.908ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.514     2.514    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.662 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.263     2.926    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X55Y18         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.914     3.611    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y18         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.148ns (5.058%)  route 2.778ns (94.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.914ns (routing 0.908ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.514     2.514    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.662 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.263     2.926    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X55Y18         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.914     3.611    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y18         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 0.148ns (5.058%)  route 2.778ns (94.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.914ns (routing 0.908ns, distribution 1.006ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.514     2.514    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.662 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.263     2.926    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X55Y18         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.914     3.611    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y18         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.924ns  (logic 0.124ns (4.241%)  route 2.800ns (95.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.503     2.503    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.627 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.296     2.924    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in
    SLICE_X55Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.878ns  (logic 0.148ns (5.143%)  route 2.730ns (94.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.922ns (routing 0.908ns, distribution 1.014ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.514     2.514    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_pll_and_datapath_in[0]
    SLICE_X56Y19         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.662 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_i_1/O
                         net (fo=5, routed)           0.215     2.878    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X55Y19         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.922     3.619    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X55Y19         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.000ns (0.000%)  route 0.108ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.108     0.108    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/qpll0lock_out[0]
    SLICE_X60Y13         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y13         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.000ns (0.000%)  route 0.109ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.343ns (routing 0.617ns, distribution 0.726ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.109     0.109    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/GTHE4_CHANNEL_TXRESETDONE[0]
    SLICE_X60Y26         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.343     1.835    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y26         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.133ns  (logic 0.000ns (0.000%)  route 0.133ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.349ns (routing 0.617ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y1   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.133     0.133    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/GTHE4_CHANNEL_RXRESETDONE[0]
    SLICE_X60Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.349     1.841    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y16         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.137ns  (logic 0.000ns (0.000%)  route 0.137ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.354ns (routing 0.617ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.137     0.137    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/GTHE4_CHANNEL_RXRESETDONE[0]
    SLICE_X60Y13         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.354     1.846    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y13         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.000ns (0.000%)  route 0.145ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.145     0.145    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X60Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.000ns (0.000%)  route 0.145ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.355ns (routing 0.617ns, distribution 0.738ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.145     0.145    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X60Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.355     1.847    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.000ns (0.000%)  route 0.145ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.145     0.145    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X60Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.000ns (0.000%)  route 0.145ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.145     0.145    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X60Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.000ns (0.000%)  route 0.145ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.351ns (routing 0.617ns, distribution 0.734ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_COMMON_X0Y0    GTHE4_COMMON                 0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_common.gen_common_container[0].gen_enabled_common.gthe4_common_wrapper_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST/QPLL0LOCK
                         net (fo=6, routed)           0.145     0.145    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in0
    SLICE_X60Y12         FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.351     1.843    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_txprogdivreset_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                            (internal pin)
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.000ns (0.000%)  route 0.208ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Destination): 1.344ns (routing 0.617ns, distribution 0.727ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE4_CHANNEL_X0Y2   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXRESETDONE
                         net (fo=1, routed)           0.208     0.208    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/GTHE4_CHANNEL_TXRESETDONE[0]
    SLICE_X59Y24         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.344     1.836    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y24         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_RXOUTCLK[0]
  To Clock:  clk_out1_clk_125m_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.322ns  (logic 0.080ns (24.845%)  route 0.242ns (75.155%))
  Logic Levels:           0  
  Clock Path Skew:        2.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns
    Source Clock Delay      (SCD):    0.793ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.551ns (routing 0.002ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.933ns (routing 0.908ns, distribution 1.025ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.112     0.112    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.242 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.551     0.793    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X59Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.873 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=1, routed)           0.242     1.115    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_userclk_rx_active_out[0]
    SLICE_X59Y13         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.933     3.630    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y13         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_RXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    0.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.311ns (routing 0.001ns, distribution 0.310ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_RXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_srcclk_out[0]
    BUFG_GT_X0Y21        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=10, routed)          0.311     0.457    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gtwiz_userclk_rx_usrclk2_out[0]
    SLICE_X59Y12         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.497 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_sync_reg/Q
                         net (fo=1, routed)           0.099     0.596    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_userclk_rx_active_out[0]
    SLICE_X59Y13         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X59Y13         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_rx_active_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  clk_out1_clk_125m_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.416ns  (logic 0.080ns (19.234%)  route 0.336ns (80.766%))
  Logic Levels:           0  
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.616ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.783ns (routing 0.634ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.908ns, distribution 1.011ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.783     2.026    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.106 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.336     2.442    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_out[0]
    SLICE_X60Y19         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.919     3.616    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y19         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
                            (rising edge-triggered cell FDCE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.040ns (23.765%)  route 0.128ns (76.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    1.131ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.985ns (routing 0.347ns, distribution 0.638ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.617ns, distribution 0.731ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.985     1.131    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]
    SLICE_X60Y18         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.171 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_sync_reg/Q
                         net (fo=2, routed)           0.128     1.299    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_out[0]
    SLICE_X60Y19         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.348     1.840    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X60Y19         FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25m
  To Clock:  clk_out1_clk_125m_pll

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.080ns (5.290%)  route 1.432ns (94.710%))
  Logic Levels:           0  
  Clock Path Skew:        1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.908ns, distribution 0.922ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.432     3.851    gblrst
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.830     3.527    clk_125m
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][16]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.080ns (5.290%)  route 1.432ns (94.710%))
  Logic Levels:           0  
  Clock Path Skew:        1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.908ns, distribution 0.922ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.432     3.851    gblrst
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.830     3.527    clk_125m
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][17]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.080ns (5.290%)  route 1.432ns (94.710%))
  Logic Levels:           0  
  Clock Path Skew:        1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.908ns, distribution 0.922ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.432     3.851    gblrst
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.830     3.527    clk_125m
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][18]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.080ns (5.290%)  route 1.432ns (94.710%))
  Logic Levels:           0  
  Clock Path Skew:        1.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.527ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.908ns, distribution 0.922ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.432     3.851    gblrst
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.830     3.527    clk_125m
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][19]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.509ns  (logic 0.080ns (5.301%)  route 1.429ns (94.699%))
  Logic Levels:           0  
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.908ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.429     3.848    gblrst
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.829     3.526    clk_125m
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][20]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.509ns  (logic 0.080ns (5.301%)  route 1.429ns (94.699%))
  Logic Levels:           0  
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.908ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.429     3.848    gblrst
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.829     3.526    clk_125m
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][21]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.509ns  (logic 0.080ns (5.301%)  route 1.429ns (94.699%))
  Logic Levels:           0  
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.908ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.429     3.848    gblrst
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.829     3.526    clk_125m
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][22]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.509ns  (logic 0.080ns (5.301%)  route 1.429ns (94.699%))
  Logic Levels:           0  
  Clock Path Skew:        1.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.908ns, distribution 0.921ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.429     3.848    gblrst
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.829     3.526    clk_125m
    SLICE_X24Y173        FDRE                                         r  led_cnt_reg[1][23]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.498ns  (logic 0.080ns (5.341%)  route 1.418ns (94.659%))
  Logic Levels:           0  
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.908ns, distribution 0.918ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.418     3.837    gblrst
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.826     3.523    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][24]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[1][25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.498ns  (logic 0.080ns (5.341%)  route 1.418ns (94.659%))
  Logic Levels:           0  
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.908ns, distribution 0.918ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.418     3.837    gblrst
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.826     3.523    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.038ns (38.000%)  route 0.062ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.389ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.740ns (routing 0.096ns, distribution 0.644ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.617ns, distribution 0.737ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.740     1.389    fpga_top/<hidden>
    SLICE_X53Y177        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y177        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.427 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.062     1.489    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y177        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.354     1.846    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y177        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.038ns (35.849%)  route 0.068ns (64.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.357ns (routing 0.617ns, distribution 0.740ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.738     1.387    fpga_top/<hidden>
    SLICE_X53Y173        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y173        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.425 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.068     1.493    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y172        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.357     1.849    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y172        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.733ns (routing 0.096ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.617ns, distribution 0.732ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.733     1.382    fpga_top/<hidden>
    SLICE_X51Y179        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y179        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.422 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.079     1.501    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y179        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.349     1.841    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y179        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.739ns (routing 0.096ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.739     1.388    fpga_top/<hidden>
    SLICE_X52Y176        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y176        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.428 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.076     1.504    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.038ns (32.479%)  route 0.079ns (67.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.739ns (routing 0.096ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.356ns (routing 0.617ns, distribution 0.739ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.739     1.388    fpga_top/<hidden>
    SLICE_X53Y176        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y176        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.426 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.079     1.505    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.356     1.848    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X53Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.739ns (routing 0.096ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.739     1.388    fpga_top/<hidden>
    SLICE_X52Y176        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y176        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.427 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.079     1.506    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.743ns (routing 0.096ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.743     1.392    fpga_top/<hidden>
    SLICE_X50Y177        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y177        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.431 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.080     1.511    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X50Y175        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X50Y175        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.738ns (routing 0.096ns, distribution 0.642ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.738     1.387    fpga_top/<hidden>
    SLICE_X52Y173        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y173        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.426 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.086     1.512    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y173        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y173        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.739ns (routing 0.096ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.358ns (routing 0.617ns, distribution 0.741ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.739     1.388    fpga_top/<hidden>
    SLICE_X53Y176        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y176        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.427 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.085     1.512    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y175        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.358     1.850    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y175        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.743ns (routing 0.096ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.617ns, distribution 0.742ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.743     1.392    fpga_top/<hidden>
    SLICE_X50Y178        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y178        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.431 r  fpga_top/<hidden>
                         net (fo=1, routed)           0.082     1.513    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X50Y175        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.359     1.851    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X50Y175        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  clk_out1_clk_125m_pll

Max Delay           196 Endpoints
Min Delay           196 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.456ns  (logic 0.178ns (7.247%)  route 2.278ns (92.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.908ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          2.182     5.749    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y171        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.902     3.599    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y171        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.229ns  (logic 0.178ns (7.986%)  route 2.051ns (92.014%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.908ns, distribution 0.995ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.955     5.522    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.903     3.600    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.178ns (8.010%)  route 2.044ns (91.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.908ns, distribution 1.034ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.948     5.515    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.942     3.639    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.178ns (8.010%)  route 2.044ns (91.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.908ns, distribution 1.034ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.948     5.515    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.942     3.639    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.178ns (8.010%)  route 2.044ns (91.990%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.639ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.908ns, distribution 1.034ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.948     5.515    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.942     3.639    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.221ns  (logic 0.178ns (8.014%)  route 2.043ns (91.986%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.598ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.908ns, distribution 0.993ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.947     5.514    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.901     3.598    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y176        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.154ns  (logic 0.178ns (8.265%)  route 1.976ns (91.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.908ns, distribution 0.995ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.880     5.447    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y177        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.903     3.600    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y177        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.947ns  (logic 0.178ns (9.141%)  route 1.769ns (90.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.908ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.673     5.240    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.890     3.587    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.947ns  (logic 0.178ns (9.141%)  route 1.769ns (90.859%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.908ns, distribution 0.982ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.673     5.240    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.890     3.587    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.902ns  (logic 0.178ns (9.357%)  route 1.724ns (90.643%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.206ns (routing 1.000ns, distribution 1.206ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.908ns, distribution 0.997ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.206     3.293    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y181        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.372 f  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.096     3.468    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X49Y181        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     3.567 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=64, routed)          1.628     5.195    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.905     3.602    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.549ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.617ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.177     2.104    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.143 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.033     2.176    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.331     1.823    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.936%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.169ns (routing 0.549ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.617ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.169     2.096    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y173        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.135 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.054     2.189    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y173        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.324     1.816    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y173        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.936%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.169ns (routing 0.549ns, distribution 0.620ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.617ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.169     2.096    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y173        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y173        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.135 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.054     2.189    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y173        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.324     1.816    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y173        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.090ns  (logic 0.039ns (43.333%)  route 0.051ns (56.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.174ns (routing 0.549ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.617ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.174     2.101    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y170        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y170        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.140 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.051     2.191    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y170        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.327     1.819    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y170        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.549ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.617ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.177     2.104    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.143 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.052     2.195    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.331     1.823    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.170ns (routing 0.549ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.617ns, distribution 0.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.170     2.097    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y174        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.136 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.076     2.212    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.320     1.812    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X46Y174        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.112ns  (logic 0.039ns (34.821%)  route 0.073ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.176ns (routing 0.549ns, distribution 0.627ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.617ns, distribution 0.713ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.176     2.103    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y171        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.142 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.073     2.215    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y171        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.330     1.822    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y171        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.845ns
    Source Clock Delay      (SCD):    2.125ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.549ns, distribution 0.649ns)
  Clock Net Delay (Destination): 1.353ns (routing 0.617ns, distribution 0.736ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.198     2.125    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y169        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.164 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.052     2.216    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.353     1.845    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X52Y169        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.177ns (routing 0.549ns, distribution 0.628ns)
  Clock Net Delay (Destination): 1.327ns (routing 0.617ns, distribution 0.710ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.177     2.104    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y171        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y171        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.143 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.076     2.219    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y171        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.327     1.819    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X47Y171        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>

Slack:                    inf
  Source:                 fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            fpga_top/vio_0/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.549ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.617ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.180     2.107    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y179        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y179        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.146 r  fpga_top/vio_0/<hidden>/<hidden>
                         net (fo=1, routed)           0.074     2.220    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y179        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.331     1.823    fpga_top/vio_0/<hidden>/<hidden>
    SLICE_X48Y179        FDRE                                         r  fpga_top/vio_0/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_125m_pll

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.081ns (8.480%)  route 0.874ns (91.520%))
  Logic Levels:           0  
  Clock Path Skew:        -3.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    6.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.439ns (routing 0.508ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.439     6.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y186        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     7.004 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.874     7.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X48Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X48Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.865ns  (logic 0.287ns (33.179%)  route 0.578ns (66.821%))
  Logic Levels:           0  
  Clock Path Skew:        -3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    6.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.463ns (routing 0.508ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.908ns, distribution 1.064ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.463     6.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y185        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287     7.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.578     7.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X51Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.972     3.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.834ns  (logic 0.305ns (36.571%)  route 0.529ns (63.429%))
  Logic Levels:           0  
  Clock Path Skew:        -3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.667ns
    Source Clock Delay      (SCD):    6.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.463ns (routing 0.508ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.970ns (routing 0.908ns, distribution 1.062ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.463     6.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y185        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     7.252 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.529     7.781    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X51Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.970     3.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.838ns  (logic 0.079ns (9.427%)  route 0.759ns (90.573%))
  Logic Levels:           0  
  Clock Path Skew:        -3.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    6.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.444ns (routing 0.508ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.908ns, distribution 0.995ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.444     6.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y186        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.759     7.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X44Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.903     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X44Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.079ns (9.834%)  route 0.724ns (90.166%))
  Logic Levels:           0  
  Clock Path Skew:        -3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    6.923ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.439ns (routing 0.508ns, distribution 0.931ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.908ns, distribution 0.995ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.439     6.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y186        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.002 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.724     7.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[5]
    SLICE_X44Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.903     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X44Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.079ns (9.992%)  route 0.712ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        -3.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    6.928ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.444ns (routing 0.508ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.444     6.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y186        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     7.007 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.712     7.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X48Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X48Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.081ns (10.427%)  route 0.696ns (89.573%))
  Logic Levels:           0  
  Clock Path Skew:        -3.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    6.911ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.427ns (routing 0.508ns, distribution 0.919ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.908ns, distribution 0.995ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.427     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y187        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     6.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.696     7.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[0]
    SLICE_X44Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.903     3.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X44Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.730ns  (logic 0.301ns (41.233%)  route 0.429ns (58.767%))
  Logic Levels:           0  
  Clock Path Skew:        -3.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.668ns
    Source Clock Delay      (SCD):    6.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.463ns (routing 0.508ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.971ns (routing 0.908ns, distribution 1.063ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.463     6.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y185        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301     7.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.429     7.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X53Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.971     3.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X53Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.724ns  (logic 0.307ns (42.403%)  route 0.417ns (57.597%))
  Logic Levels:           0  
  Clock Path Skew:        -3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns
    Source Clock Delay      (SCD):    6.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.463ns (routing 0.508ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.972ns (routing 0.908ns, distribution 1.064ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.463     6.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y185        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     7.254 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.417     7.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X51Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.972     3.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X51Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.723ns  (logic 0.289ns (39.972%)  route 0.434ns (60.028%))
  Logic Levels:           0  
  Clock Path Skew:        -3.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.659ns
    Source Clock Delay      (SCD):    6.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.463ns (routing 0.508ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.908ns, distribution 1.054ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.156     5.456    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.463     6.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X53Y185        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.289     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.434     7.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.962     3.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X50Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.955%)  route 0.063ns (61.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.761ns (routing 0.281ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.617ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.761     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y181        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.063     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[1]
    SLICE_X44Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.346     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X44Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.041ns (37.724%)  route 0.068ns (62.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.765ns (routing 0.281ns, distribution 0.484ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.617ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.765     1.859    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y192        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[1]
    SLICE_X46Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.345     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.557%)  route 0.071ns (64.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.770ns (routing 0.281ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.617ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.770     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.071     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X48Y188        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.354     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y188        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.557%)  route 0.071ns (64.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.770ns (routing 0.281ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.617ns, distribution 0.737ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.770     1.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X48Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.071     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X48Y188        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.354     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X48Y188        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.041ns (37.489%)  route 0.068ns (62.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.776ns (routing 0.281ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.347ns (routing 0.617ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.776     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X45Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y183        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.068     1.979    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X45Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.347     1.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X45Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.039ns (33.424%)  route 0.078ns (66.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.772ns (routing 0.281ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.349ns (routing 0.617ns, distribution 0.732ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.772     1.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X47Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y183        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.905 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.078     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X47Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.349     1.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X47Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.040ns (31.250%)  route 0.088ns (68.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.761ns (routing 0.281ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.617ns, distribution 0.729ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.761     1.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y181        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.895 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.088     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in[0]
    SLICE_X44Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.346     1.838    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X44Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.040ns (32.081%)  route 0.085ns (67.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.766ns (routing 0.281ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.617ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.766     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.900 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.085     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X46Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.345     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.041ns (32.811%)  route 0.084ns (67.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.766ns (routing 0.281ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.345ns (routing 0.617ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.766     1.860    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y191        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y191        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.901 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.084     1.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X46Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.345     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.768ns (routing 0.281ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.341ns (routing 0.617ns, distribution 0.724ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.612     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.094 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.768     1.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X46Y192        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y192        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.083     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[3]
    SLICE_X46Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.341     1.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X46Y193        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
  To Clock:  clk_out1_clk_125m_pll

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.939%)  route 0.298ns (79.061%))
  Logic Levels:           0  
  Clock Path Skew:        3.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.578     0.578    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.657 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.298     0.956    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[12]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.079ns (21.163%)  route 0.294ns (78.837%))
  Logic Levels:           0  
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.573ns (routing 0.002ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.573     0.573    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.652 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.294     0.947    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[11]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.331ns  (logic 0.079ns (23.846%)  route 0.252ns (76.154%))
  Logic Levels:           0  
  Clock Path Skew:        3.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.573ns (routing 0.002ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.908ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.573     0.573    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.652 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.252     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.936     3.633    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[9]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.326ns  (logic 0.079ns (24.212%)  route 0.247ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        3.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.578ns (routing 0.002ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.936ns (routing 0.908ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.578     0.578    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.657 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.247     0.905    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.936     3.633    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[15]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.329ns  (logic 0.079ns (23.991%)  route 0.250ns (76.009%))
  Logic Levels:           0  
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.573ns (routing 0.002ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.573     0.573    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.652 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.250     0.903    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[10]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.311ns  (logic 0.079ns (25.378%)  route 0.232ns (74.622%))
  Logic Levels:           0  
  Clock Path Skew:        3.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    0.579ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.579ns (routing 0.002ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.908ns, distribution 1.030ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.579     0.579    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.658 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.232     0.891    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.938     3.635    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[4]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.307ns  (logic 0.079ns (25.709%)  route 0.228ns (74.291%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.908ns, distribution 1.030ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.653 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.228     0.882    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.938     3.635    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[2]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.691%)  route 0.206ns (72.309%))
  Logic Levels:           0  
  Clock Path Skew:        3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.629ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.596ns (routing 0.002ns, distribution 0.594ns)
  Clock Net Delay (Destination): 1.932ns (routing 0.908ns, distribution 1.024ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.596     0.596    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.675 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.206     0.881    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X56Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.932     3.629    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[17]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.302ns  (logic 0.079ns (26.202%)  route 0.223ns (73.798%))
  Logic Levels:           0  
  Clock Path Skew:        3.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.621ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.573ns (routing 0.002ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.908ns, distribution 1.016ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.573     0.573    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.652 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.223     0.875    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.924     3.621    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.691%)  route 0.206ns (72.309%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.635ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.574ns (routing 0.002ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.938ns (routing 0.908ns, distribution 1.030ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.574     0.574    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.653 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.206     0.860    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.828     0.828    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.458 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.673    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.697 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.938     3.635    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.758%)  route 0.059ns (60.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.617ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.059     0.421    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.366     1.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[5]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.758%)  route 0.059ns (60.242%))
  Logic Levels:           0  
  Clock Path Skew:        1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.617ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.059     0.421    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.366     1.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[7]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.702%)  route 0.064ns (62.298%))
  Logic Levels:           0  
  Clock Path Skew:        1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.617ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.064     0.426    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.366     1.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[6]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.417%)  route 0.068ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.617ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.359 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=2, routed)           0.068     0.427    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.366     1.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[0]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.110%)  route 0.066ns (62.890%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.066     0.428    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[13]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.417%)  route 0.068ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        1.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    0.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.327ns (routing 0.001ns, distribution 0.326ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.617ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.327     0.327    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y6          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.366 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/Q
                         net (fo=2, routed)           0.068     0.434    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
    SLICE_X56Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.360     1.852    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[16]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.610%)  route 0.074ns (65.390%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.323ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.323ns (routing 0.001ns, distribution 0.322ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.323     0.323    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.362 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.074     0.435    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[14]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.475%)  route 0.081ns (67.525%))
  Logic Levels:           0  
  Clock Path Skew:        1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.617ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.359 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.081     0.440    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.366     1.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[1]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.207%)  route 0.082ns (67.793%))
  Logic Levels:           0  
  Clock Path Skew:        1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.617ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y4          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.359 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.082     0.441    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.366     1.858    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X56Y4          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[3]/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.039ns (31.626%)  route 0.084ns (68.374%))
  Logic Levels:           0  
  Clock Path Skew:        1.522ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.842ns
    Source Clock Delay      (SCD):    0.320ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      0.320ns (routing 0.001ns, distribution 0.319ns)
  Clock Net Delay (Destination): 1.350ns (routing 0.617ns, distribution 0.733ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.320     0.320    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X55Y5          FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.359 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.084     0.443    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.602     0.602    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.307 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.473    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.492 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.350     1.842    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X54Y5          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/freq_cnt_o_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.079ns (6.656%)  route 1.108ns (93.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.463ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.108     4.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X44Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.213     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.079ns (6.656%)  route 1.108ns (93.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.463ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.108     4.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X44Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.213     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.187ns  (logic 0.079ns (6.656%)  route 1.108ns (93.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.463ns, distribution 0.750ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.108     4.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/out
    SLICE_X44Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.213     2.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X44Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.079ns (7.459%)  route 0.980ns (92.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.463ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.980     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.263     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.079ns (7.459%)  route 0.980ns (92.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.463ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.980     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.263     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.079ns (7.459%)  route 0.980ns (92.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.463ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.980     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.263     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.079ns (7.459%)  route 0.980ns (92.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.463ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.980     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.263     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.079ns (7.459%)  route 0.980ns (92.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.463ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.980     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.263     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.079ns (7.459%)  route 0.980ns (92.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.463ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.980     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.263     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 0.079ns (7.459%)  route 0.980ns (92.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.160ns (routing 1.000ns, distribution 1.160ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.463ns, distribution 0.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.160     3.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.326 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.980     4.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.263     2.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X50Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.990ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.182ns (routing 0.549ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.310ns, distribution 0.555ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.182     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X46Y181        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y181        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     2.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X46Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.865     5.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X46Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.988ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.183ns (routing 0.549ns, distribution 0.634ns)
  Clock Net Delay (Destination): 0.863ns (routing 0.310ns, distribution 0.553ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.183     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X44Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y182        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     2.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X44Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.863     5.988    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X44Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        3.878ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.014ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.209ns (routing 0.549ns, distribution 0.660ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.310ns, distribution 0.579ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.209     2.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.175 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.057     2.232    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X49Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.889     6.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X49Y190        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_5_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.997ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.189ns (routing 0.549ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.872ns (routing 0.310ns, distribution 0.562ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.189     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X46Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y185        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.156 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     2.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X46Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.872     5.997    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X46Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        3.875ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.194ns (routing 0.549ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.310ns, distribution 0.561ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.194     2.121    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X47Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y184        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X47Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.871     5.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X47Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        3.891ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.006ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.189ns (routing 0.549ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.881ns (routing 0.310ns, distribution 0.571ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.189     2.116    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X45Y182        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y182        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.155 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X45Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.881     6.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X45Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        3.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.993ns
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.193ns (routing 0.549ns, distribution 0.644ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.310ns, distribution 0.558ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.193     2.120    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X46Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y187        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.160 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.080     2.240    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X46Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.868     5.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X46Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        3.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.005ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.192ns (routing 0.549ns, distribution 0.643ns)
  Clock Net Delay (Destination): 0.880ns (routing 0.310ns, distribution 0.570ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.192     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X45Y185        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y185        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     2.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X45Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.880     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X45Y186        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        3.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.001ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.196ns (routing 0.549ns, distribution 0.647ns)
  Clock Net Delay (Destination): 0.876ns (routing 0.310ns, distribution 0.566ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.196     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X45Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y187        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.162 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     2.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X45Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.876     6.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X45Y188        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        3.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.994ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.182ns (routing 0.549ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.869ns (routing 0.310ns, distribution 0.559ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.182     2.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X46Y183        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y183        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.149 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.099     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X46Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.869     5.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X46Y184        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25m
  To Clock:  hdmi_tx_clk_xcvr

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][24]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.109ns  (logic 0.080ns (7.214%)  route 1.029ns (92.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.763ns, distribution 0.722ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.029     3.448    gblrst
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.485     1.829    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][25]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.109ns  (logic 0.080ns (7.214%)  route 1.029ns (92.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.763ns, distribution 0.722ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.029     3.448    gblrst
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.485     1.829    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][25]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][26]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.109ns  (logic 0.080ns (7.214%)  route 1.029ns (92.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.763ns, distribution 0.722ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.029     3.448    gblrst
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.485     1.829    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][26]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][27]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.109ns  (logic 0.080ns (7.214%)  route 1.029ns (92.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.763ns, distribution 0.722ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.029     3.448    gblrst
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.485     1.829    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][27]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][16]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.086ns  (logic 0.080ns (7.365%)  route 1.006ns (92.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.763ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.006     3.425    gblrst
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.489     1.833    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][16]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][17]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.086ns  (logic 0.080ns (7.365%)  route 1.006ns (92.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.763ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.006     3.425    gblrst
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.489     1.833    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][17]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][18]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.086ns  (logic 0.080ns (7.365%)  route 1.006ns (92.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.763ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.006     3.425    gblrst
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.489     1.833    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][18]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][19]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.086ns  (logic 0.080ns (7.365%)  route 1.006ns (92.635%))
  Logic Levels:           0  
  Clock Path Skew:        -0.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.763ns, distribution 0.726ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.006     3.425    gblrst
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.489     1.833    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][19]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][20]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 0.080ns (7.372%)  route 1.005ns (92.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.763ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.005     3.424    gblrst
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.491     1.835    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][20]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][21]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.085ns  (logic 0.080ns (7.372%)  route 1.005ns (92.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns
    Source Clock Delay      (SCD):    2.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.134ns (routing 0.170ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.763ns, distribution 0.728ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.134     2.339    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.419 r  fpga_top/<hidden>
                         net (fo=112, routed)         1.005     3.424    gblrst
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.131     0.131 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.099     0.230    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.344 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.491     1.835    refclk_hdmi_tx_bufg
    SLICE_X23Y173        FDRE                                         r  led_cnt_reg[2][21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][0]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.153%)  route 0.439ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.439     1.771    gblrst
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][0]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][1]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.153%)  route 0.439ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.439     1.771    gblrst
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][1]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][2]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.153%)  route 0.439ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.439     1.771    gblrst
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][2]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][3]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.153%)  route 0.439ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.439     1.771    gblrst
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][3]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][4]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.153%)  route 0.439ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.513ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.439     1.771    gblrst
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.051     1.459    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][4]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][5]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.153%)  route 0.439ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.513ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.439     1.771    gblrst
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.051     1.459    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][5]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][6]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.153%)  route 0.439ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.513ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.439     1.771    gblrst
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.051     1.459    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][6]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][7]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.153%)  route 0.439ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.513ns, distribution 0.538ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.439     1.771    gblrst
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.051     1.459    refclk_hdmi_tx_bufg
    SLICE_X23Y171        FDRE                                         r  led_cnt_reg[2][7]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][10]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.039ns (7.734%)  route 0.465ns (92.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.465     1.797    gblrst
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][10]/C

Slack:                    inf
  Source:                 fpga_top/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led_cnt_reg[2][11]/R
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.504ns  (logic 0.039ns (7.734%)  route 0.465ns (92.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.644ns (routing 0.096ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.513ns, distribution 0.534ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.644     1.293    fpga_top/<hidden>
    SLICE_X23Y232        FDRE                                         r  fpga_top/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y232        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.332 r  fpga_top/<hidden>
                         net (fo=112, routed)         0.465     1.797    gblrst
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.241     0.241 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.085     0.326    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.408 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.047     1.455    refclk_hdmi_tx_bufg
    SLICE_X23Y172        FDRE                                         r  led_cnt_reg[2][11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.928%)  route 0.298ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.172ns (routing 1.000ns, distribution 1.172ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.001ns, distribution 0.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.172     3.259    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.338 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     3.637    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.506     0.506    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.928%)  route 0.298ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.172ns (routing 1.000ns, distribution 1.172ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.001ns, distribution 0.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.172     3.259    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.338 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     3.637    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.506     0.506    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.928%)  route 0.298ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.172ns (routing 1.000ns, distribution 1.172ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.001ns, distribution 0.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.172     3.259    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.338 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     3.637    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.506     0.506    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.928%)  route 0.298ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.172ns (routing 1.000ns, distribution 1.172ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.001ns, distribution 0.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.172     3.259    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.338 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     3.637    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.506     0.506    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.377ns  (logic 0.079ns (20.928%)  route 0.298ns (79.072%))
  Logic Levels:           0  
  Clock Path Skew:        -2.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.506ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.172ns (routing 1.000ns, distribution 1.172ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.001ns, distribution 0.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.172     3.259    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.338 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.298     3.637    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.506     0.506    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.362ns  (logic 0.079ns (21.794%)  route 0.283ns (78.206%))
  Logic Levels:           0  
  Clock Path Skew:        -2.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.505ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.172ns (routing 1.000ns, distribution 1.172ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.172     3.259    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.338 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.283     3.622    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.505     0.505    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.353ns  (logic 0.081ns (22.955%)  route 0.272ns (77.045%))
  Logic Levels:           0  
  Clock Path Skew:        -2.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.505ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.151ns (routing 1.000ns, distribution 1.151ns)
  Clock Net Delay (Destination): 0.505ns (routing 0.001ns, distribution 0.504ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.151     3.238    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y11         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.319 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/Q
                         net (fo=19, routed)          0.272     3.591    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.505     0.505    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.041ns (25.463%)  route 0.120ns (74.537%))
  Logic Levels:           0  
  Clock Path Skew:        -1.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.384ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.189ns (routing 0.549ns, distribution 0.640ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.001ns, distribution 0.383ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.189     2.116    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y11         FDCE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.157 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[1]/Q
                         net (fo=19, routed)          0.120     2.277    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.384     0.384    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.902%)  route 0.124ns (76.098%))
  Logic Levels:           0  
  Clock Path Skew:        -1.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.384ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.195ns (routing 0.549ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.384ns (routing 0.001ns, distribution 0.383ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.195     2.122    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.161 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.124     2.285    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/testclk_rst
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.384     0.384    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDRE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.013%)  route 0.138ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        -1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.385ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.195ns (routing 0.549ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.001ns, distribution 0.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.195     2.122    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.161 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.138     2.299    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.385     0.385    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.013%)  route 0.138ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        -1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.385ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.195ns (routing 0.549ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.001ns, distribution 0.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.195     2.122    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.161 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.138     2.299    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.385     0.385    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.013%)  route 0.138ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        -1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.385ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.195ns (routing 0.549ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.001ns, distribution 0.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.195     2.122    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.161 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.138     2.299    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.385     0.385    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.013%)  route 0.138ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        -1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.385ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.195ns (routing 0.549ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.001ns, distribution 0.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.195     2.122    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.161 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.138     2.299    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.385     0.385    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
                            (removal check against rising-edge clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.039ns (22.013%)  route 0.138ns (77.987%))
  Logic Levels:           0  
  Clock Path Skew:        -1.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.385ns
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.195ns (routing 0.549ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.385ns (routing 0.001ns, distribution 0.384ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.195     2.122    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/drpclk_in[0]
    SLICE_X55Y12         FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDPE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.161 f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/state_reg[0]/Q
                         net (fo=9, routed)           0.138     2.299    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/out
    SLICE_X54Y6          FDPE                                         f  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X0Y22        BUFG_GT                      0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=31, routed)          0.385     0.385    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/gen_cal_rx_en.rxoutclkmon
    SLICE_X54Y6          FDPE                                         r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_dbg_switch_i[6]
                            (input port)
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.363ns  (logic 1.621ns (30.228%)  route 3.742ns (69.772%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  pin_dbg_switch_i[6] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[6]_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.632     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.632    pin_dbg_switch_i_IBUF[6]_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.668     2.300    pin_dbg_switch_i_IBUF[6]
    SLICE_X23Y174        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     2.335 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.272     2.607    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     2.764 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.802     4.566    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     5.363 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.363    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[6]
                            (input port)
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.914ns  (logic 1.725ns (35.110%)  route 3.189ns (64.890%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  pin_dbg_switch_i[6] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[6]_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.632     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.632    pin_dbg_switch_i_IBUF[6]_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.675     2.307    pin_dbg_switch_i_IBUF[6]
    SLICE_X23Y174        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.124     2.431 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.266     2.697    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.796 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.248     4.044    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     4.914 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.914    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[6]
                            (input port)
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.762ns  (logic 1.707ns (35.847%)  route 3.055ns (64.153%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  pin_dbg_switch_i[6] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[6]_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.632     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.632    pin_dbg_switch_i_IBUF[6]_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.751     2.383    pin_dbg_switch_i_IBUF[6]
    SLICE_X24Y169        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     2.473 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.156     2.629    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     2.726 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.148     3.874    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     4.762 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.762    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[6]
                            (input port)
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.575ns  (logic 1.649ns (36.054%)  route 2.925ns (63.946%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH13                                              0.000     0.000 r  pin_dbg_switch_i[6] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[6]_inst/I
    AH13                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.632     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.632    pin_dbg_switch_i_IBUF[6]_inst/OUT
    AH13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.632 r  pin_dbg_switch_i_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           1.712     2.344    pin_dbg_switch_i_IBUF[6]
    SLICE_X24Y170        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     2.397 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.160     2.557    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.608 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.053     3.661    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     4.575 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.575    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin_dbg_switch_i[5]
                            (input port)
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.763ns  (logic 0.738ns (41.858%)  route 1.025ns (58.142%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ12                                              0.000     0.000 r  pin_dbg_switch_i[5] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[5]_inst/I
    AJ12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    pin_dbg_switch_i_IBUF[5]_inst/OUT
    AJ12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.576     0.778    pin_dbg_switch_i_IBUF[5]
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     0.828 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.449     1.277    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     1.763 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.763    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[5]
                            (input port)
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 0.695ns (39.141%)  route 1.081ns (60.859%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ12                                              0.000     0.000 r  pin_dbg_switch_i[5] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[5]_inst/I
    AJ12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    pin_dbg_switch_i_IBUF[5]_inst/OUT
    AJ12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.526     0.728    pin_dbg_switch_i_IBUF[5]
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     0.778 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.333    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     1.776 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.776    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[5]
                            (input port)
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 0.714ns (39.723%)  route 1.083ns (60.277%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ12                                              0.000     0.000 r  pin_dbg_switch_i[5] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[5]_inst/I
    AJ12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    pin_dbg_switch_i_IBUF[5]_inst/OUT
    AJ12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.576     0.778    pin_dbg_switch_i_IBUF[5]
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.051     0.829 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.336    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     1.797 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.797    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pin_dbg_switch_i[5]
                            (input port)
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 0.621ns (31.024%)  route 1.380ns (68.976%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AJ12                                              0.000     0.000 r  pin_dbg_switch_i[5] (IN)
                         net (fo=0)                   0.000     0.000    pin_dbg_switch_i_IBUF[5]_inst/I
    AJ12                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.201     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.201    pin_dbg_switch_i_IBUF[5]_inst/OUT
    AJ12                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.201 r  pin_dbg_switch_i_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=4, routed)           0.526     0.728    pin_dbg_switch_i_IBUF[5]
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.048     0.776 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.854     1.630    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     2.001 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.001    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  GTHE4_CHANNEL_TXOUTCLK[0]
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[3][26]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.420ns  (logic 1.182ns (34.562%)  route 2.238ns (65.438%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.634ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.687     1.930    hdmi_tx_clk148m5
    SLICE_X23Y170        FDRE                                         r  led_cnt_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.009 r  led_cnt_reg[3][26]/Q
                         net (fo=2, routed)           0.164     2.173    led_cnt_reg[3][26]
    SLICE_X23Y174        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     2.322 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.272     2.594    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     2.751 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.802     4.553    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     5.350 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.350    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][25]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.843ns  (logic 1.138ns (40.047%)  route 1.704ns (59.953%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.634ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.687     1.930    hdmi_tx_clk148m5
    SLICE_X23Y170        FDRE                                         r  led_cnt_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.009 r  led_cnt_reg[3][25]/Q
                         net (fo=2, routed)           0.190     2.199    led_cnt_reg[3][25]
    SLICE_X23Y174        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.090     2.289 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.266     2.555    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.654 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.248     3.902    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     4.773 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.773    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.597ns  (logic 1.189ns (45.780%)  route 1.408ns (54.220%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.634ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.702     1.945    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y169        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.024 r  led_cnt_reg[3][23]/Q
                         net (fo=2, routed)           0.104     2.128    led_cnt_reg[3][23]
    SLICE_X24Y169        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.253 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.156     2.409    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     2.506 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.148     3.654    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     4.542 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.542    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][24]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.460ns  (logic 1.145ns (46.534%)  route 1.315ns (53.466%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.687ns (routing 0.634ns, distribution 1.053ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.113     0.113    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.243 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.687     1.930    hdmi_tx_clk148m5
    SLICE_X23Y170        FDRE                                         r  led_cnt_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.009 r  led_cnt_reg[3][24]/Q
                         net (fo=2, routed)           0.102     2.111    led_cnt_reg[3][24]
    SLICE_X24Y170        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     2.212 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.160     2.372    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.423 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.053     3.476    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     4.390 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.390    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[3][24]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.174ns  (logic 0.588ns (50.120%)  route 0.586ns (49.880%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.925ns (routing 0.347ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.925     1.071    hdmi_tx_clk148m5
    SLICE_X23Y170        FDRE                                         r  led_cnt_reg[3][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y170        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.110 r  led_cnt_reg[3][24]/Q
                         net (fo=2, routed)           0.057     1.167    led_cnt_reg[3][24]
    SLICE_X24Y170        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.208 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.080     1.288    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.310 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.449     1.759    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     2.245 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.245    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][23]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.229ns  (logic 0.588ns (47.852%)  route 0.641ns (52.148%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.932ns (routing 0.347ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.932     1.078    hdmi_tx_clk148m5
    SLICE_X23Y169        FDRE                                         r  led_cnt_reg[3][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y169        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.117 r  led_cnt_reg[3][23]/Q
                         net (fo=2, routed)           0.056     1.173    led_cnt_reg[3][23]
    SLICE_X24Y169        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     1.224 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.078     1.302    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.339 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.846    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     2.307 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.307    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][25]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.351ns  (logic 0.559ns (41.366%)  route 0.792ns (58.634%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.925ns (routing 0.347ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.925     1.071    hdmi_tx_clk148m5
    SLICE_X23Y170        FDRE                                         r  led_cnt_reg[3][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y170        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.110 r  led_cnt_reg[3][25]/Q
                         net (fo=2, routed)           0.100     1.210    led_cnt_reg[3][25]
    SLICE_X23Y174        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     1.245 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.137     1.382    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.423 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.978    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     2.422 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.422    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[3][26]/C
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 0.527ns (32.722%)  route 1.084ns (67.278%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.925ns (routing 0.347ns, distribution 0.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.073     0.073    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.146 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         0.925     1.071    hdmi_tx_clk148m5
    SLICE_X23Y170        FDRE                                         r  led_cnt_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.110 r  led_cnt_reg[3][26]/Q
                         net (fo=2, routed)           0.090     1.200    led_cnt_reg[3][26]
    SLICE_X23Y174        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060     1.260 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.140     1.400    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     1.457 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.854     2.311    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     2.682 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.682    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25m
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 0.971ns (33.299%)  route 1.945ns (66.701%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.170ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.139     2.344    clk_25m
    SLICE_X24Y167        FDRE                                         r  led_cnt_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.422 r  led_cnt_reg[0][27]/Q
                         net (fo=2, routed)           0.143     2.565    led_cnt_reg[0][27]
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     2.661 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.802     4.463    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     5.260 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.260    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.439ns  (logic 0.998ns (40.941%)  route 1.440ns (59.059%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.170ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.139     2.344    clk_25m
    SLICE_X24Y167        FDRE                                         r  led_cnt_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.422 r  led_cnt_reg[0][26]/Q
                         net (fo=2, routed)           0.192     2.614    led_cnt_reg[0][26]
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.664 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.248     3.912    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     4.782 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.782    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.344ns  (logic 1.137ns (48.491%)  route 1.207ns (51.509%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.170ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.139     2.344    clk_25m
    SLICE_X24Y167        FDRE                                         r  led_cnt_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.422 r  led_cnt_reg[0][25]/Q
                         net (fo=2, routed)           0.154     2.576    led_cnt_reg[0][25]
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     2.721 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.053     3.774    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     4.688 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.688    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.330ns  (logic 1.075ns (46.148%)  route 1.255ns (53.852%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.139ns (routing 0.170ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.100     0.100    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.704     0.804 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.854    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.854 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.177    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.205 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         1.139     2.344    clk_25m
    SLICE_X24Y167        FDRE                                         r  led_cnt_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.421 r  led_cnt_reg[0][24]/Q
                         net (fo=2, routed)           0.107     2.527    led_cnt_reg[0][24]
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.110     2.637 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.148     3.785    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     4.673 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.673    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.541ns (49.150%)  route 0.560ns (50.850%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.638ns (routing 0.096ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.638     1.287    clk_25m
    SLICE_X24Y167        FDRE                                         r  led_cnt_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.325 r  led_cnt_reg[0][24]/Q
                         net (fo=2, routed)           0.053     1.378    led_cnt_reg[0][24]
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.042     1.420 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.927    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     2.388 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.388    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.112ns  (logic 0.583ns (52.492%)  route 0.528ns (47.508%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.638ns (routing 0.096ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.638     1.287    clk_25m
    SLICE_X24Y167        FDRE                                         r  led_cnt_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.325 r  led_cnt_reg[0][25]/Q
                         net (fo=2, routed)           0.079     1.404    led_cnt_reg[0][25]
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.059     1.463 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.449     1.912    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     2.399 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.399    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.153ns  (logic 0.504ns (43.699%)  route 0.649ns (56.301%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.638ns (routing 0.096ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.638     1.287    clk_25m
    SLICE_X24Y167        FDRE                                         r  led_cnt_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.325 r  led_cnt_reg[0][26]/Q
                         net (fo=2, routed)           0.094     1.419    led_cnt_reg[0][26]
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     1.441 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.555     1.996    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     2.440 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.440    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.373ns  (logic 0.443ns (32.276%)  route 0.930ns (67.724%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.638ns (routing 0.096ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25m rise edge)    0.000     0.000 r  
    AD7                                               0.000     0.000 r  pin_hpio_refclk_i_p (IN)
                         net (fo=0)                   0.079     0.079    hpio_refclk_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.369     0.448 r  hpio_refclk_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.488    hpio_refclk_inst/OUT
    AD7                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.488 r  hpio_refclk_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.632    hpio_refclk
    BUFGCE_X0Y89         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.649 r  hpio_refclk_bufg_inst/O
    X1Y3 (CLOCK_ROOT)    net (fo=183, routed)         0.638     1.287    clk_25m
    SLICE_X24Y167        FDRE                                         r  led_cnt_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y167        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.326 r  led_cnt_reg[0][27]/Q
                         net (fo=2, routed)           0.076     1.402    led_cnt_reg[0][27]
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.435 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.854     2.289    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     2.660 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.660    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_125m_pll
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.340ns  (logic 1.121ns (33.563%)  route 2.219ns (66.437%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.051ns (routing 1.000ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.051     3.138    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.216 r  led_cnt_reg[1][27]/Q
                         net (fo=2, routed)           0.145     3.361    led_cnt_reg[1][27]
    SLICE_X23Y174        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     3.450 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.272     3.722    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.879 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.802     5.681    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     6.478 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.478    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 1.197ns (42.391%)  route 1.627ns (57.609%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.051ns (routing 1.000ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.051     3.138    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.216 r  led_cnt_reg[1][26]/Q
                         net (fo=2, routed)           0.113     3.329    led_cnt_reg[1][26]
    SLICE_X23Y174        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150     3.479 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.266     3.745    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     3.844 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.248     5.092    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     5.963 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.963    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.635ns  (logic 1.163ns (44.138%)  route 1.472ns (55.862%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.051ns (routing 1.000ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.051     3.138    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.215 r  led_cnt_reg[1][24]/Q
                         net (fo=2, routed)           0.168     3.383    led_cnt_reg[1][24]
    SLICE_X24Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     3.484 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.156     3.640    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     3.737 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.148     4.885    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     5.773 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.773    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.579ns  (logic 1.195ns (46.321%)  route 1.384ns (53.679%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      2.051ns (routing 1.000ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.941     0.941    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.814 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.059    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.087 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        2.051     3.138    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.216 r  led_cnt_reg[1][25]/Q
                         net (fo=2, routed)           0.171     3.387    led_cnt_reg[1][25]
    SLICE_X24Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     3.539 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.160     3.699    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.750 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.053     4.803    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     5.717 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.717    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[1][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.229ns  (logic 0.607ns (49.447%)  route 0.621ns (50.553%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.126ns (routing 0.549ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.126     2.053    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.091 r  led_cnt_reg[1][25]/Q
                         net (fo=2, routed)           0.092     2.183    led_cnt_reg[1][25]
    SLICE_X24Y170        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.061     2.244 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.080     2.324    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     2.346 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.449     2.795    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     3.282 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.282    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.254ns  (logic 0.577ns (46.037%)  route 0.677ns (53.963%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.126ns (routing 0.549ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.126     2.053    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.091 r  led_cnt_reg[1][24]/Q
                         net (fo=2, routed)           0.092     2.183    led_cnt_reg[1][24]
    SLICE_X24Y169        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     2.224 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.078     2.302    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     2.339 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.846    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     3.307 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.307    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.338ns  (logic 0.583ns (43.561%)  route 0.755ns (56.439%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.126ns (routing 0.549ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.126     2.053    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.091 r  led_cnt_reg[1][26]/Q
                         net (fo=2, routed)           0.063     2.154    led_cnt_reg[1][26]
    SLICE_X23Y174        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060     2.214 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.137     2.351    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     2.392 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.947    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     3.391 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.391    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_125m_pll  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.570ns  (logic 0.502ns (31.984%)  route 1.068ns (68.016%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.185ns
    Phase Error              (PE):    0.222ns
  Clock Net Delay (Source):      1.126ns (routing 0.549ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_125m_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y89         BUFGCE                       0.000     0.000 r  hpio_refclk_bufg_inst/O
                         net (fo=183, routed)         0.534     0.534    clk_125m_pll/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.764 r  clk_125m_pll/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.910    clk_125m_pll/inst/clk_out1_clk_125m_pll
    BUFGCE_X0Y90         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.927 r  clk_125m_pll/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=1492, routed)        1.126     2.053    clk_125m
    SLICE_X24Y174        FDRE                                         r  led_cnt_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.092 r  led_cnt_reg[1][27]/Q
                         net (fo=2, routed)           0.074     2.166    led_cnt_reg[1][27]
    SLICE_X23Y174        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.201 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.341    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     2.398 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.854     3.252    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     3.623 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.623    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  hdmi_tx_clk_xcvr
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[2][27]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.172ns  (logic 1.083ns (25.960%)  route 3.089ns (74.040%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.840ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.672     2.254    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.333 r  led_cnt_reg[2][27]/Q
                         net (fo=2, routed)           1.015     3.348    led_cnt_reg[2][27]
    SLICE_X23Y174        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     3.398 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.272     3.670    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.827 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.802     5.629    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.797     6.426 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.426    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.690ns  (logic 1.084ns (40.317%)  route 1.605ns (59.683%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.840ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.672     2.254    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     2.333 r  led_cnt_reg[2][26]/Q
                         net (fo=2, routed)           0.091     2.424    led_cnt_reg[2][26]
    SLICE_X23Y174        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.460 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.266     2.726    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.825 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.248     4.073    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.870     4.943 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.943    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.664ns  (logic 1.103ns (41.405%)  route 1.561ns (58.595%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.840ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.672     2.254    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.333 r  led_cnt_reg[2][24]/Q
                         net (fo=2, routed)           0.257     2.590    led_cnt_reg[2][24]
    SLICE_X24Y169        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     2.629 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.156     2.785    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.097     2.882 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.148     4.030    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.888     4.918 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.918    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.486ns  (logic 1.083ns (43.548%)  route 1.403ns (56.452%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.672ns (routing 0.840ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.339     0.339 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.113     0.452    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.582 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          1.672     2.254    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.333 r  led_cnt_reg[2][25]/Q
                         net (fo=2, routed)           0.190     2.523    led_cnt_reg[2][25]
    SLICE_X24Y170        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     2.562 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.160     2.722    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.773 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.053     3.826    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.914     4.739 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.739    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_cnt_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.562ns (47.166%)  route 0.630ns (52.834%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.457ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.917     1.179    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.218 r  led_cnt_reg[2][25]/Q
                         net (fo=2, routed)           0.101     1.319    led_cnt_reg[2][25]
    SLICE_X24Y170        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     1.334 r  pin_dbg_led_o_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.080     1.414    pin_dbg_led_o_OBUF[2]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.436 r  pin_dbg_led_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.449     1.885    pin_dbg_led_o_OBUF[2]
    AK2                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.486     2.371 r  pin_dbg_led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.371    pin_dbg_led_o[2]
    AK2                                                               r  pin_dbg_led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.269ns  (logic 0.552ns (43.523%)  route 0.717ns (56.477%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.457ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.917     1.179    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.218 r  led_cnt_reg[2][24]/Q
                         net (fo=2, routed)           0.132     1.350    led_cnt_reg[2][24]
    SLICE_X24Y169        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     1.365 r  pin_dbg_led_o_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.078     1.443    pin_dbg_led_o_OBUF[1]_inst_i_2_n_0
    SLICE_X24Y168        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     1.480 r  pin_dbg_led_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.987    pin_dbg_led_o_OBUF[1]
    AJ6                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.461     2.448 r  pin_dbg_led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.448    pin_dbg_led_o[1]
    AJ6                                                               r  pin_dbg_led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.281ns  (logic 0.539ns (42.065%)  route 0.742ns (57.935%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.457ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.917     1.179    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.218 r  led_cnt_reg[2][26]/Q
                         net (fo=2, routed)           0.050     1.268    led_cnt_reg[2][26]
    SLICE_X23Y174        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     1.283 r  pin_dbg_led_o_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.137     1.420    pin_dbg_led_o_OBUF[3]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.461 r  pin_dbg_led_o_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.555     2.016    pin_dbg_led_o_OBUF[3]
    AK8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.444     2.460 r  pin_dbg_led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.460    pin_dbg_led_o[3]
    AK8                                                               r  pin_dbg_led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_cnt_reg[2][27]/C
                            (rising edge-triggered cell FDRE clocked by hdmi_tx_clk_xcvr  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pin_dbg_led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 0.489ns (24.520%)  route 1.506ns (75.480%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.457ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmi_tx_clk_xcvr rise edge)
                                                      0.000     0.000 r  
    GTHE4_COMMON_X0Y0                                 0.000     0.000 r  pin_hdmi_tx_clk_i_p (IN)
                         net (fo=0)                   0.000     0.000    pin_hdmi_tx_clk_i_p
    GTHE4_COMMON_X0Y0    IBUFDS_GTE4 (Prop_IBUFDS1_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.116     0.116 r  ibufds_inst/ODIV2
                         net (fo=2, routed)           0.073     0.189    ibufds_odiv2
    BUFG_GT_X0Y23        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.262 r  bufg_gt_inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=28, routed)          0.917     1.179    refclk_hdmi_tx_bufg
    SLICE_X23Y174        FDRE                                         r  led_cnt_reg[2][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y174        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.218 r  led_cnt_reg[2][27]/Q
                         net (fo=2, routed)           0.512     1.730    led_cnt_reg[2][27]
    SLICE_X23Y174        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.752 r  pin_dbg_led_o_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.140     1.892    pin_dbg_led_o_OBUF[4]_inst_i_2_n_0
    SLICE_X23Y166        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.057     1.949 r  pin_dbg_led_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.854     2.803    pin_dbg_led_o_OBUF[4]
    AB13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.371     3.174 r  pin_dbg_led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.174    pin_dbg_led_o[4]
    AB13                                                              r  pin_dbg_led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  GTHE4_CHANNEL_TXOUTCLK[0]

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.247ns  (logic 0.261ns (8.039%)  route 2.986ns (91.961%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.577ns (routing 0.574ns, distribution 1.003ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           2.514     2.514    pin_hdmi_tx_oe_o_OBUF
    SLICE_X56Y19         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.165     2.679 r  kvm_vid_top_rgb_i_1/O
                         net (fo=140, routed)         0.456     3.136    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X57Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     3.232 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.015     3.247    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X57Y25         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.099     0.099    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.213 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.577     1.790    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X57Y25         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            fpga_top/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by GTHE4_CHANNEL_TXOUTCLK[0]  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.091ns (5.554%)  route 1.547ns (94.446%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.107ns (routing 0.385ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 f  clk_125m_pll/inst/mmcme4_adv_inst/LOCKED
                         net (fo=4, routed)           1.313     1.313    pin_hdmi_tx_oe_o_OBUF
    SLICE_X56Y19         LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.058     1.371 r  kvm_vid_top_rgb_i_1/O
                         net (fo=140, routed)         0.229     1.599    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X57Y25         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.632 r  fpga_top/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.006     1.638    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X57Y25         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock GTHE4_CHANNEL_TXOUTCLK[0] rise edge)
                                                      0.000     0.000 r  
    GTHE4_CHANNEL_X0Y0   GTHE4_CHANNEL                0.000     0.000 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=2, routed)           0.085     0.085    xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_srcclk_out[0]
    BUFG_GT_X0Y20        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.167 r  xcvr_hdmi/inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=415, routed)         1.107     1.274    fpga_top/<hidden>/<hidden>/<hidden>
    SLICE_X57Y25         FDRE                                         r  fpga_top/<hidden>/<hidden>/<hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.902ns  (logic 4.351ns (88.766%)  route 0.551ns (11.234%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.205ns (routing 0.463ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.502     4.802    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X51Y163        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     4.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.049     4.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X51Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.205     2.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.868ns  (logic 4.449ns (91.390%)  route 0.419ns (8.610%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.174ns (routing 0.463ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.371     4.671    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X48Y157        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.149     4.820 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.048     4.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X48Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.174     2.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.699ns  (logic 4.300ns (91.514%)  route 0.399ns (8.486%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.183ns (routing 0.463ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.399     4.699    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X48Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.183     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X48Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 4.335ns (93.271%)  route 0.313ns (6.729%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.183ns (routing 0.463ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.265     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X48Y163        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     4.600 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.048     4.648    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.816     1.281    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         1.183     2.488    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.479ns (76.030%)  route 0.151ns (23.970%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.847ns (routing 0.310ns, distribution 0.537ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.135     0.600    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X48Y163        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     0.614 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.016     0.630    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.847     5.972    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X48Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.641ns  (logic 0.465ns (72.541%)  route 0.176ns (27.459%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.848ns (routing 0.310ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.176     0.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X48Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.848     5.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X48Y164        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.525ns (70.912%)  route 0.215ns (29.088%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.840ns (routing 0.310ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.199     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X48Y157        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.060     0.724 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.016     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X48Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.840     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X48Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.488ns (63.979%)  route 0.275ns (36.021%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.856ns (routing 0.310ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.260     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X51Y163        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     0.748 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X51Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.806     5.106    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y2 (CLOCK_ROOT)    net (fo=478, routed)         0.856     5.981    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X51Y163        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





