#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 13 20:37:09 2022
# Process ID: 52852
# Current directory: /ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/cam_v1_1_0
# Command line: vivado -mode tcl -source cam.tcl
# Log file: /ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/cam_v1_1_0/vivado.log
# Journal file: /ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/xilinx/cam_v1_1_0/vivado.jou
#-----------------------------------------------------------
source cam.tcl
# set   lib_name       xilinx
# set   ip_version     1.1
# set   design         cam
# set device $::env(DEVICE)
# set   proj_dir       ip_proj
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 2397.043 ; gain = 2.023 ; free physical = 51163 ; free virtual = 163748
# set_property source_mgmt_mode All [current_project]  
# set_property top ${design} [current_fileset]
# read_verilog "./hdl/verilog/cam.v"
# read_verilog "./hdl/verilog/cam_wrapper.v"
# read_vhdl "./hdl/vhdl/cam/cam_init_file_pack_xst.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_pkg.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_input_ternary_ternenc.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_input_ternary.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_input.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_control.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_decoder.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_match_enc.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_regouts.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16_ternwrcomp.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16_wrcomp.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16_block_word.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16_block.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_srl16.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_blk_extdepth_prim.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_blk_extdepth.vhd"
# read_vhdl "./hdl/vhdl/cam/dmem.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem_blk.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_mem.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_rtl.vhd"
# read_vhdl "./hdl/vhdl/cam/cam_top.vhd"
# update_compile_order -fileset sources_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 2431.027 ; gain = 0.004 ; free physical = 51144 ; free virtual = 163729
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {xilinx} [ipx::current_core]
# set_property company_url {http://www.xilinx.com} [ipx::current_core]
# set_property vendor {xilinx} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {C_TCAM_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_TCAM_ADDR_WIDTH]
# set_property display_name {C_TCAM_ADDR_WIDTH} [ipx::get_user_parameters C_TCAM_ADDR_WIDTH]
# set_property value {5} [ipx::get_user_parameters C_TCAM_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_TCAM_ADDR_WIDTH]
# ipx::add_user_parameter {C_TCAM_DATA_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_TCAM_DATA_WIDTH]
# set_property display_name {C_TCAM_DATA_WIDTH} [ipx::get_user_parameters C_TCAM_DATA_WIDTH]
# set_property value {48} [ipx::get_user_parameters C_TCAM_DATA_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_TCAM_DATA_WIDTH]
# ipx::add_user_parameter {C_TCAM_MATCH_ADDR_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters C_TCAM_MATCH_ADDR_WIDTH]
# set_property display_name {C_TCAM_MATCH_ADDR_WIDTH} [ipx::get_user_parameters C_TCAM_MATCH_ADDR_WIDTH]
# set_property value {5} [ipx::get_user_parameters C_TCAM_MATCH_ADDR_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters C_TCAM_MATCH_ADDR_WIDTH]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/cam_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 13 20:40:20 2022...
