module counter(
    input clk,
    output reg [7:0] cnt
);
always @(posedge clk) cnt <= cnt + 1;
endmodule