// Seed: 1236027435
module module_0 (
    input  wire id_0,
    input  wor  id_1,
    input  wire id_2,
    output tri0 id_3
);
  wire id_5;
  assign id_5 = 1;
  assign id_5 = 1;
  wire id_6, id_7, id_8;
  wire id_9 = id_9;
  wire id_10;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input  wand  id_0,
    output logic id_1,
    output wand  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output logic id_5,
    input  logic id_6,
    input  logic id_7,
    input  tri   id_8
    , id_10
);
  always_latch begin : LABEL_0
    id_1 <= 1;
    id_2 = id_8 == 1;
    wait (1);
    id_5 = 1'b0;
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_4,
      id_2
  );
  always id_5 <= id_6;
  assign id_1 = id_7;
endmodule
