{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612295030739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612295030739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 02 13:43:50 2021 " "Processing started: Tue Feb 02 13:43:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612295030739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612295030739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaquinaEXP -c MaquinaEXP " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaquinaEXP -c MaquinaEXP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612295030740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612295031160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612295031160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaexp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maquinaexp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaquinaEXP-behavioral " "Found design unit 1: MaquinaEXP-behavioral" {  } { { "MaquinaEXP.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/MaquinaEXP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612295042391 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaquinaEXP " "Found entity 1: MaquinaEXP" {  } { { "MaquinaEXP.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/MaquinaEXP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612295042391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612295042391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/lcd_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612295042393 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/lcd_controller.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612295042393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612295042393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavioral " "Found design unit 1: divisor-behavioral" {  } { { "divisor.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/divisor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612295042396 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612295042396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612295042396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motor-behavioral " "Found design unit 1: motor-behavioral" {  } { { "motor.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/motor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612295042399 ""} { "Info" "ISGN_ENTITY_NAME" "1 motor " "Found entity 1: motor" {  } { { "motor.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/motor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612295042399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612295042399 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaquinaEXP " "Elaborating entity \"MaquinaEXP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612295042433 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D5 MaquinaEXP.vhd(274) " "VHDL Process Statement warning at MaquinaEXP.vhd(274): signal \"D5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaEXP.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/MaquinaEXP.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612295042441 "|MaquinaEXP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 MaquinaEXP.vhd(274) " "VHDL Process Statement warning at MaquinaEXP.vhd(274): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaEXP.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/MaquinaEXP.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612295042441 "|MaquinaEXP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 MaquinaEXP.vhd(274) " "VHDL Process Statement warning at MaquinaEXP.vhd(274): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaEXP.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/MaquinaEXP.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612295042441 "|MaquinaEXP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 MaquinaEXP.vhd(274) " "VHDL Process Statement warning at MaquinaEXP.vhd(274): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaEXP.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/MaquinaEXP.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612295042442 "|MaquinaEXP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 MaquinaEXP.vhd(274) " "VHDL Process Statement warning at MaquinaEXP.vhd(274): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaEXP.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/MaquinaEXP.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612295042442 "|MaquinaEXP"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 MaquinaEXP.vhd(274) " "VHDL Process Statement warning at MaquinaEXP.vhd(274): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaquinaEXP.vhd" "" { Text "C:/Users/Isaac/Desktop/VLSI/ProyectoVLSI/MaquinaEXP.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1612295042442 "|MaquinaEXP"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612295043169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612295043754 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612295043754 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "390 " "Implemented 390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612295043803 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612295043803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612295043803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612295043803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612295043814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 02 13:44:03 2021 " "Processing ended: Tue Feb 02 13:44:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612295043814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612295043814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612295043814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612295043814 ""}
