Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e8a0372fdc934f758c8bcf4b64e3a7a8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Controller_Test_tb_behav xil_defaultlib.Controller_Test_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'AddressSelect' [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Controller_Test_tb.v:122]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'direct' [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Controller_Test_tb.v:125]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'finalAccumulate' [C:/GitHub/ReconHardware/FPGA_Files/Sources/TB/Controller_Test_tb.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Convolution_Controller
Compiling module xil_defaultlib.XBar2
Compiling module xil_defaultlib.multiplyComputePynq
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.matrixAccelerator_default
Compiling module xil_defaultlib.Controller_Test_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Controller_Test_tb_behav
