5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd param3.3.vcd -o param3.3.cdd -v param3.3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param3.3.v 3 25 1
1 xsize 0 80000 1 0 31 0 32 33 4 0 0 0 0 0 0 0
1 x 7 30011 1 0 1 0 2 33 110a
3 1 main.$u0 "main.$u0" param3.3.v 0 21 1
3 0 foo "main.bar1" param3.3.v 28 37 1
2 1 35 f0012 1 0 20004 0 0 2 36 0
2 2 35 b000b 3 1 c 0 0 b
2 3 35 b0012 4 2 2014c 1 2 2 2 1030a
2 4 35 70007 0 1 400 0 0 a
2 5 35 70012 4 35 f00e 3 4
1 bsize 0 80000 1 0 31 0 32 33 4 0 0 0 0 0 0 0
1 b 32 12 1 0 1 0 2 33 110a
1 a 33 30012 1 0 1 0 2 33 110a
4 5 5 5
