module module_0 ();
  logic id_1;
  id_2 id_3 (
      .id_2(id_2),
      .id_2(1'd0)
  );
  always @(posedge 1 or posedge id_1 & 1) id_2 <= (id_2[id_3]);
endmodule
