<stg><name>test_array</name>


<trans_list>

<trans id="538" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="3" to="79">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="78" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test_val2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_val2, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %test_bias

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %test_bias, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit.preheader:10 %br_ln90 = br void %_ZN6bufferILi100EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit:0 %empty = phi i7 %add_ln90, void %._crit_edge, i7 0, void %_ZN6bufferILi100EEC2Ev.exit.preheader

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit:1 %add_ln90 = add i7 %empty, i7 1

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit:2 %icmp_ln90 = icmp_eq  i7 %empty, i7 100

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit:3 %empty_11 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN6bufferILi100EEC2Ev.exit:4 %br_ln90 = br i1 %icmp_ln90, void, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i32P128A, i32 %in_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln91 = br i1 %tmp, void %._crit_edge, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %p_0 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_V

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln90 = br void %_ZN6bufferILi100EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0 %indvars_iv16 = phi i4 %add_ln97, void, i4 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvars_iv16"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1 %add_ln97 = add i4 %indvars_iv16, i4 1

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3 %icmp_ln97 = icmp_eq  i4 %indvars_iv16, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln97"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4 %empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5 %br_ln97 = br i1 %icmp_ln97, void, void

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="4">
<![CDATA[
:0 %indvars_iv16_cast = zext i4 %indvars_iv16

]]></Node>
<StgValue><ssdm name="indvars_iv16_cast"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %bias_addr = getelementptr i32 %bias, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="bias_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="3">
<![CDATA[
:3 %bias_load = load i3 %bias_addr

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %weight_0_0_0_addr = getelementptr i32 %weight_0_0_0, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_0_0_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="3">
<![CDATA[
:5 %weight_0_0_0_load = load i3 %weight_0_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_0_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %weight_0_0_1_addr = getelementptr i32 %weight_0_0_1, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_0_1_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
:21 %weight_0_0_1_load = load i3 %weight_0_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_1_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %weight_0_0_2_addr = getelementptr i32 %weight_0_0_2, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_0_2_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="3">
<![CDATA[
:36 %weight_0_0_2_load = load i3 %weight_0_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_2_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %weight_0_0_3_addr = getelementptr i32 %weight_0_0_3, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_0_3_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="3">
<![CDATA[
:51 %weight_0_0_3_load = load i3 %weight_0_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_3_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %weight_0_1_0_addr = getelementptr i32 %weight_0_1_0, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_1_0_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="3">
<![CDATA[
:66 %weight_0_1_0_load = load i3 %weight_0_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_0_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %weight_0_1_1_addr = getelementptr i32 %weight_0_1_1, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_1_1_addr"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="3">
<![CDATA[
:81 %weight_0_1_1_load = load i3 %weight_0_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_1_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %weight_0_1_2_addr = getelementptr i32 %weight_0_1_2, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_1_2_addr"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
:96 %weight_0_1_2_load = load i3 %weight_0_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_2_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %weight_0_1_3_addr = getelementptr i32 %weight_0_1_3, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_1_3_addr"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
:111 %weight_0_1_3_load = load i3 %weight_0_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_3_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %weight_0_2_0_addr = getelementptr i32 %weight_0_2_0, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_2_0_addr"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="3">
<![CDATA[
:126 %weight_0_2_0_load = load i3 %weight_0_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_0_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140 %weight_0_2_1_addr = getelementptr i32 %weight_0_2_1, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_2_1_addr"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="3">
<![CDATA[
:141 %weight_0_2_1_load = load i3 %weight_0_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_1_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155 %weight_0_2_2_addr = getelementptr i32 %weight_0_2_2, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_2_2_addr"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
:156 %weight_0_2_2_load = load i3 %weight_0_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_2_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170 %weight_0_2_3_addr = getelementptr i32 %weight_0_2_3, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_2_3_addr"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="3">
<![CDATA[
:171 %weight_0_2_3_load = load i3 %weight_0_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_3_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185 %weight_0_3_0_addr = getelementptr i32 %weight_0_3_0, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_3_0_addr"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="3">
<![CDATA[
:186 %weight_0_3_0_load = load i3 %weight_0_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_0_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200 %weight_0_3_1_addr = getelementptr i32 %weight_0_3_1, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_3_1_addr"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="3">
<![CDATA[
:201 %weight_0_3_1_load = load i3 %weight_0_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_1_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215 %weight_0_3_2_addr = getelementptr i32 %weight_0_3_2, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_3_2_addr"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="3">
<![CDATA[
:216 %weight_0_3_2_load = load i3 %weight_0_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_2_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230 %weight_0_3_3_addr = getelementptr i32 %weight_0_3_3, i64 0, i64 %indvars_iv16_cast

]]></Node>
<StgValue><ssdm name="weight_0_3_3_addr"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="3">
<![CDATA[
:231 %weight_0_3_3_load = load i3 %weight_0_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="3">
<![CDATA[
:3 %bias_load = load i3 %bias_addr

]]></Node>
<StgValue><ssdm name="bias_load"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="3">
<![CDATA[
:5 %weight_0_0_0_load = load i3 %weight_0_0_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_0_load"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
:21 %weight_0_0_1_load = load i3 %weight_0_0_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_1_load"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="3">
<![CDATA[
:36 %weight_0_0_2_load = load i3 %weight_0_0_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_2_load"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="3">
<![CDATA[
:51 %weight_0_0_3_load = load i3 %weight_0_0_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_0_3_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="3">
<![CDATA[
:66 %weight_0_1_0_load = load i3 %weight_0_1_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_0_load"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="3">
<![CDATA[
:81 %weight_0_1_1_load = load i3 %weight_0_1_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_1_load"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="3">
<![CDATA[
:96 %weight_0_1_2_load = load i3 %weight_0_1_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_2_load"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="3">
<![CDATA[
:111 %weight_0_1_3_load = load i3 %weight_0_1_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_1_3_load"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="3">
<![CDATA[
:126 %weight_0_2_0_load = load i3 %weight_0_2_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_0_load"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="3">
<![CDATA[
:141 %weight_0_2_1_load = load i3 %weight_0_2_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_1_load"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="3">
<![CDATA[
:156 %weight_0_2_2_load = load i3 %weight_0_2_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_2_load"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="3">
<![CDATA[
:171 %weight_0_2_3_load = load i3 %weight_0_2_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_2_3_load"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="3">
<![CDATA[
:186 %weight_0_3_0_load = load i3 %weight_0_3_0_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_0_load"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="3">
<![CDATA[
:201 %weight_0_3_1_load = load i3 %weight_0_3_1_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_1_load"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="3">
<![CDATA[
:216 %weight_0_3_2_load = load i3 %weight_0_3_2_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_2_load"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="3">
<![CDATA[
:231 %weight_0_3_3_load = load i3 %weight_0_3_3_addr

]]></Node>
<StgValue><ssdm name="weight_0_3_3_load"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
:232 %bitcast_ln107 = bitcast i32 %weight_0_3_3_load

]]></Node>
<StgValue><ssdm name="bitcast_ln107"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:233 %write_ln107 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %test_val2, i32 %bitcast_ln107

]]></Node>
<StgValue><ssdm name="write_ln107"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
:248 %bitcast_ln114 = bitcast i32 %bias_load

]]></Node>
<StgValue><ssdm name="bitcast_ln114"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:249 %write_ln114 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %test_bias, i32 %bitcast_ln114

]]></Node>
<StgValue><ssdm name="write_ln114"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %mul = fmul i32 %weight_0_0_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="166" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %mul = fmul i32 %weight_0_0_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %mul_0_1 = fmul i32 %weight_0_0_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="168" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %mul = fmul i32 %weight_0_0_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %mul_0_1 = fmul i32 %weight_0_0_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %mul_0_2 = fmul i32 %weight_0_0_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
:7 %sum_load = load i32 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %add = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22 %mul_0_1 = fmul i32 %weight_0_0_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %mul_0_2 = fmul i32 %weight_0_0_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %mul_0_3 = fmul i32 %weight_0_0_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="176" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %add = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37 %mul_0_2 = fmul i32 %weight_0_0_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %mul_0_3 = fmul i32 %weight_0_0_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67 %mul_1 = fmul i32 %weight_0_1_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="180" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %add = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %mul_0_3 = fmul i32 %weight_0_0_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67 %mul_1 = fmul i32 %weight_0_1_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82 %mul_1_1 = fmul i32 %weight_0_1_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="184" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %add = fadd i32 %sum_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:67 %mul_1 = fmul i32 %weight_0_1_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82 %mul_1_1 = fmul i32 %weight_0_1_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97 %mul_1_2 = fmul i32 %weight_0_1_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="188" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %add_0_1 = fadd i32 %add, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:82 %mul_1_1 = fmul i32 %weight_0_1_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97 %mul_1_2 = fmul i32 %weight_0_1_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112 %mul_1_3 = fmul i32 %weight_0_1_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="192" st_id="13" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %a_assign = fadd i32 %add, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="193" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %add_0_1 = fadd i32 %add, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97 %mul_1_2 = fmul i32 %weight_0_1_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112 %mul_1_3 = fmul i32 %weight_0_1_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127 %mul_2 = fmul i32 %weight_0_2_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="197" st_id="14" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %a_assign = fadd i32 %add, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="198" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %add_0_1 = fadd i32 %add, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112 %mul_1_3 = fmul i32 %weight_0_1_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="200" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127 %mul_2 = fmul i32 %weight_0_2_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142 %mul_2_1 = fmul i32 %weight_0_2_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="202" st_id="15" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %a_assign = fadd i32 %add, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %add_0_1 = fadd i32 %add, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127 %mul_2 = fmul i32 %weight_0_2_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142 %mul_2_1 = fmul i32 %weight_0_2_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157 %mul_2_2 = fmul i32 %weight_0_2_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="207" st_id="16" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %a_assign = fadd i32 %add, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:142 %mul_2_1 = fmul i32 %weight_0_2_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157 %mul_2_2 = fmul i32 %weight_0_2_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172 %mul_2_3 = fmul i32 %weight_0_2_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="212" st_id="17" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_2 = fcmp_ogt  i32 %a_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_1"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:157 %mul_2_2 = fmul i32 %weight_0_2_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172 %mul_2_3 = fmul i32 %weight_0_2_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187 %mul_3 = fmul i32 %weight_0_3_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
:10 %bitcast_ln34 = bitcast i32 %a_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln34"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="23" op_0_bw="32">
<![CDATA[
:12 %trunc_ln34 = trunc i32 %bitcast_ln34

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13 %icmp_ln34 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14 %icmp_ln34_1 = icmp_eq  i23 %trunc_ln34, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_1"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %or_ln34 = or i1 %icmp_ln34_1, i1 %icmp_ln34

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %tmp_2 = fcmp_ogt  i32 %a_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %and_ln34 = and i1 %or_ln34, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18 %select_ln174 = select i1 %and_ln34, i32 %bitcast_ln34, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_1"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:172 %mul_2_3 = fmul i32 %weight_0_2_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187 %mul_3 = fmul i32 %weight_0_3_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202 %mul_3_1 = fmul i32 %weight_0_3_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="233" st_id="19" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_1"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:187 %mul_3 = fmul i32 %weight_0_3_0_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202 %mul_3_1 = fmul i32 %weight_0_3_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:217 %mul_3_2 = fmul i32 %weight_0_3_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="239" st_id="20" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24 %a_assign_0_1 = fadd i32 %add_0_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_1"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53 %add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:202 %mul_3_1 = fmul i32 %weight_0_3_1_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:217 %mul_3_2 = fmul i32 %weight_0_3_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234 %mul_3_3 = fmul i32 %weight_0_3_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="244" st_id="21" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %tmp_4 = fcmp_ogt  i32 %a_assign_0_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="245" st_id="21" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_2"/></StgValue>
</operation>

<operation id="246" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53 %add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="247" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:217 %mul_3_2 = fmul i32 %weight_0_3_2_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="248" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234 %mul_3_3 = fmul i32 %weight_0_3_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="249" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
:25 %bitcast_ln34_1 = bitcast i32 %a_assign_0_1

]]></Node>
<StgValue><ssdm name="bitcast_ln34_1"/></StgValue>
</operation>

<operation id="250" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:26 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="251" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="23" op_0_bw="32">
<![CDATA[
:27 %trunc_ln34_1 = trunc i32 %bitcast_ln34_1

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="252" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:28 %icmp_ln34_2 = icmp_ne  i8 %tmp_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_2"/></StgValue>
</operation>

<operation id="253" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:29 %icmp_ln34_3 = icmp_eq  i23 %trunc_ln34_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_3"/></StgValue>
</operation>

<operation id="254" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:30 %or_ln34_1 = or i1 %icmp_ln34_3, i1 %icmp_ln34_2

]]></Node>
<StgValue><ssdm name="or_ln34_1"/></StgValue>
</operation>

<operation id="255" st_id="22" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31 %tmp_4 = fcmp_ogt  i32 %a_assign_0_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="256" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:32 %and_ln34_1 = and i1 %or_ln34_1, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln34_1"/></StgValue>
</operation>

<operation id="257" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:33 %select_ln174_1 = select i1 %and_ln34_1, i32 %bitcast_ln34_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_1"/></StgValue>
</operation>

<operation id="258" st_id="22" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:34 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="259" st_id="22" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_2"/></StgValue>
</operation>

<operation id="260" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53 %add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="261" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:234 %mul_3_3 = fmul i32 %weight_0_3_3_load, i32 0

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="262" st_id="23" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:34 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="263" st_id="23" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_2"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53 %add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="265" st_id="24" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %a_assign_0_2 = fadd i32 %add_0_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_2"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68 %add_1 = fadd i32 %add_0_3, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="267" st_id="25" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %tmp_6 = fcmp_ogt  i32 %a_assign_0_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54 %a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_3"/></StgValue>
</operation>

<operation id="269" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68 %add_1 = fadd i32 %add_0_3, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="270" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
:40 %bitcast_ln34_2 = bitcast i32 %a_assign_0_2

]]></Node>
<StgValue><ssdm name="bitcast_ln34_2"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:41 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="23" op_0_bw="32">
<![CDATA[
:42 %trunc_ln34_2 = trunc i32 %bitcast_ln34_2

]]></Node>
<StgValue><ssdm name="trunc_ln34_2"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:43 %icmp_ln34_4 = icmp_ne  i8 %tmp_5, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_4"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:44 %icmp_ln34_5 = icmp_eq  i23 %trunc_ln34_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_5"/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:45 %or_ln34_2 = or i1 %icmp_ln34_5, i1 %icmp_ln34_4

]]></Node>
<StgValue><ssdm name="or_ln34_2"/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %tmp_6 = fcmp_ogt  i32 %a_assign_0_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:47 %and_ln34_2 = and i1 %or_ln34_2, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln34_2"/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48 %select_ln174_2 = select i1 %and_ln34_2, i32 %bitcast_ln34_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_2"/></StgValue>
</operation>

<operation id="279" st_id="26" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:49 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="280" st_id="26" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54 %a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_3"/></StgValue>
</operation>

<operation id="281" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68 %add_1 = fadd i32 %add_0_3, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="282" st_id="27" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:49 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="283" st_id="27" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54 %a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_3"/></StgValue>
</operation>

<operation id="284" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68 %add_1 = fadd i32 %add_0_3, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="285" st_id="28" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54 %a_assign_0_3 = fadd i32 %add_0_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_0_3"/></StgValue>
</operation>

<operation id="286" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83 %add_1_1 = fadd i32 %add_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="287" st_id="29" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61 %tmp_8 = fcmp_ogt  i32 %a_assign_0_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="288" st_id="29" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69 %a_assign_1 = fadd i32 %add_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="289" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83 %add_1_1 = fadd i32 %add_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
:55 %bitcast_ln34_3 = bitcast i32 %a_assign_0_3

]]></Node>
<StgValue><ssdm name="bitcast_ln34_3"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:56 %tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="23" op_0_bw="32">
<![CDATA[
:57 %trunc_ln34_3 = trunc i32 %bitcast_ln34_3

]]></Node>
<StgValue><ssdm name="trunc_ln34_3"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:58 %icmp_ln34_6 = icmp_ne  i8 %tmp_7, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_6"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:59 %icmp_ln34_7 = icmp_eq  i23 %trunc_ln34_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_7"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60 %or_ln34_3 = or i1 %icmp_ln34_7, i1 %icmp_ln34_6

]]></Node>
<StgValue><ssdm name="or_ln34_3"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61 %tmp_8 = fcmp_ogt  i32 %a_assign_0_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:62 %and_ln34_3 = and i1 %or_ln34_3, i1 %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln34_3"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:63 %select_ln174_3 = select i1 %and_ln34_3, i32 %bitcast_ln34_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_3"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:64 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69 %a_assign_1 = fadd i32 %add_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83 %add_1_1 = fadd i32 %add_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="302" st_id="31" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:64 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="303" st_id="31" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69 %a_assign_1 = fadd i32 %add_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:83 %add_1_1 = fadd i32 %add_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="305" st_id="32" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:69 %a_assign_1 = fadd i32 %add_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1"/></StgValue>
</operation>

<operation id="306" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98 %add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="307" st_id="33" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76 %tmp_s = fcmp_ogt  i32 %a_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="308" st_id="33" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84 %a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_1"/></StgValue>
</operation>

<operation id="309" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98 %add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="310" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
:70 %bitcast_ln34_4 = bitcast i32 %a_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln34_4"/></StgValue>
</operation>

<operation id="311" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:71 %tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="312" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="23" op_0_bw="32">
<![CDATA[
:72 %trunc_ln34_4 = trunc i32 %bitcast_ln34_4

]]></Node>
<StgValue><ssdm name="trunc_ln34_4"/></StgValue>
</operation>

<operation id="313" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:73 %icmp_ln34_8 = icmp_ne  i8 %tmp_9, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_8"/></StgValue>
</operation>

<operation id="314" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:74 %icmp_ln34_9 = icmp_eq  i23 %trunc_ln34_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_9"/></StgValue>
</operation>

<operation id="315" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:75 %or_ln34_4 = or i1 %icmp_ln34_9, i1 %icmp_ln34_8

]]></Node>
<StgValue><ssdm name="or_ln34_4"/></StgValue>
</operation>

<operation id="316" st_id="34" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76 %tmp_s = fcmp_ogt  i32 %a_assign_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="317" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:77 %and_ln34_4 = and i1 %or_ln34_4, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln34_4"/></StgValue>
</operation>

<operation id="318" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:78 %select_ln174_4 = select i1 %and_ln34_4, i32 %bitcast_ln34_4, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_4"/></StgValue>
</operation>

<operation id="319" st_id="34" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:79 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="320" st_id="34" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84 %a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_1"/></StgValue>
</operation>

<operation id="321" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98 %add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="322" st_id="35" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:79 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="323" st_id="35" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84 %a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_1"/></StgValue>
</operation>

<operation id="324" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98 %add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="325" st_id="36" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:84 %a_assign_1_1 = fadd i32 %add_1_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_1"/></StgValue>
</operation>

<operation id="326" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113 %add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="327" st_id="37" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91 %tmp_11 = fcmp_ogt  i32 %a_assign_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="328" st_id="37" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99 %a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_2"/></StgValue>
</operation>

<operation id="329" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113 %add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
:85 %bitcast_ln34_5 = bitcast i32 %a_assign_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln34_5"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:86 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="32">
<![CDATA[
:87 %trunc_ln34_5 = trunc i32 %bitcast_ln34_5

]]></Node>
<StgValue><ssdm name="trunc_ln34_5"/></StgValue>
</operation>

<operation id="333" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:88 %icmp_ln34_10 = icmp_ne  i8 %tmp_10, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_10"/></StgValue>
</operation>

<operation id="334" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:89 %icmp_ln34_11 = icmp_eq  i23 %trunc_ln34_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_11"/></StgValue>
</operation>

<operation id="335" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:90 %or_ln34_5 = or i1 %icmp_ln34_11, i1 %icmp_ln34_10

]]></Node>
<StgValue><ssdm name="or_ln34_5"/></StgValue>
</operation>

<operation id="336" st_id="38" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:91 %tmp_11 = fcmp_ogt  i32 %a_assign_1_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="337" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:92 %and_ln34_5 = and i1 %or_ln34_5, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln34_5"/></StgValue>
</operation>

<operation id="338" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:93 %select_ln174_5 = select i1 %and_ln34_5, i32 %bitcast_ln34_5, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_5"/></StgValue>
</operation>

<operation id="339" st_id="38" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:94 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="340" st_id="38" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99 %a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_2"/></StgValue>
</operation>

<operation id="341" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113 %add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="342" st_id="39" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:94 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="343" st_id="39" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99 %a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_2"/></StgValue>
</operation>

<operation id="344" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113 %add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="345" st_id="40" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99 %a_assign_1_2 = fadd i32 %add_1_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_2"/></StgValue>
</operation>

<operation id="346" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128 %add_2 = fadd i32 %add_1_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="347" st_id="41" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106 %tmp_13 = fcmp_ogt  i32 %a_assign_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="348" st_id="41" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114 %a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_3"/></StgValue>
</operation>

<operation id="349" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128 %add_2 = fadd i32 %add_1_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="350" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
:100 %bitcast_ln34_6 = bitcast i32 %a_assign_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln34_6"/></StgValue>
</operation>

<operation id="351" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:101 %tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="352" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="32">
<![CDATA[
:102 %trunc_ln34_6 = trunc i32 %bitcast_ln34_6

]]></Node>
<StgValue><ssdm name="trunc_ln34_6"/></StgValue>
</operation>

<operation id="353" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:103 %icmp_ln34_12 = icmp_ne  i8 %tmp_12, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_12"/></StgValue>
</operation>

<operation id="354" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:104 %icmp_ln34_13 = icmp_eq  i23 %trunc_ln34_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_13"/></StgValue>
</operation>

<operation id="355" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:105 %or_ln34_6 = or i1 %icmp_ln34_13, i1 %icmp_ln34_12

]]></Node>
<StgValue><ssdm name="or_ln34_6"/></StgValue>
</operation>

<operation id="356" st_id="42" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106 %tmp_13 = fcmp_ogt  i32 %a_assign_1_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="357" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:107 %and_ln34_6 = and i1 %or_ln34_6, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln34_6"/></StgValue>
</operation>

<operation id="358" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:108 %select_ln174_6 = select i1 %and_ln34_6, i32 %bitcast_ln34_6, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_6"/></StgValue>
</operation>

<operation id="359" st_id="42" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:109 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="360" st_id="42" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114 %a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_3"/></StgValue>
</operation>

<operation id="361" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128 %add_2 = fadd i32 %add_1_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="362" st_id="43" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:109 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="363" st_id="43" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114 %a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_3"/></StgValue>
</operation>

<operation id="364" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128 %add_2 = fadd i32 %add_1_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="365" st_id="44" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114 %a_assign_1_3 = fadd i32 %add_1_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_1_3"/></StgValue>
</operation>

<operation id="366" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143 %add_2_1 = fadd i32 %add_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="367" st_id="45" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121 %tmp_15 = fcmp_ogt  i32 %a_assign_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="368" st_id="45" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129 %a_assign_2 = fadd i32 %add_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="369" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143 %add_2_1 = fadd i32 %add_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="370" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
:115 %bitcast_ln34_7 = bitcast i32 %a_assign_1_3

]]></Node>
<StgValue><ssdm name="bitcast_ln34_7"/></StgValue>
</operation>

<operation id="371" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:116 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="372" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="32">
<![CDATA[
:117 %trunc_ln34_7 = trunc i32 %bitcast_ln34_7

]]></Node>
<StgValue><ssdm name="trunc_ln34_7"/></StgValue>
</operation>

<operation id="373" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:118 %icmp_ln34_14 = icmp_ne  i8 %tmp_14, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_14"/></StgValue>
</operation>

<operation id="374" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:119 %icmp_ln34_15 = icmp_eq  i23 %trunc_ln34_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_15"/></StgValue>
</operation>

<operation id="375" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:120 %or_ln34_7 = or i1 %icmp_ln34_15, i1 %icmp_ln34_14

]]></Node>
<StgValue><ssdm name="or_ln34_7"/></StgValue>
</operation>

<operation id="376" st_id="46" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:121 %tmp_15 = fcmp_ogt  i32 %a_assign_1_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="377" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:122 %and_ln34_7 = and i1 %or_ln34_7, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln34_7"/></StgValue>
</operation>

<operation id="378" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:123 %select_ln174_7 = select i1 %and_ln34_7, i32 %bitcast_ln34_7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_7"/></StgValue>
</operation>

<operation id="379" st_id="46" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:124 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="380" st_id="46" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129 %a_assign_2 = fadd i32 %add_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="381" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143 %add_2_1 = fadd i32 %add_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="382" st_id="47" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:124 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="383" st_id="47" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129 %a_assign_2 = fadd i32 %add_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="384" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:143 %add_2_1 = fadd i32 %add_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="385" st_id="48" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129 %a_assign_2 = fadd i32 %add_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2"/></StgValue>
</operation>

<operation id="386" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158 %add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="387" st_id="49" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136 %tmp_17 = fcmp_ogt  i32 %a_assign_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="388" st_id="49" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144 %a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_1"/></StgValue>
</operation>

<operation id="389" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158 %add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="390" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
:130 %bitcast_ln34_8 = bitcast i32 %a_assign_2

]]></Node>
<StgValue><ssdm name="bitcast_ln34_8"/></StgValue>
</operation>

<operation id="391" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:131 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="392" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="23" op_0_bw="32">
<![CDATA[
:132 %trunc_ln34_8 = trunc i32 %bitcast_ln34_8

]]></Node>
<StgValue><ssdm name="trunc_ln34_8"/></StgValue>
</operation>

<operation id="393" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:133 %icmp_ln34_16 = icmp_ne  i8 %tmp_16, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_16"/></StgValue>
</operation>

<operation id="394" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:134 %icmp_ln34_17 = icmp_eq  i23 %trunc_ln34_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_17"/></StgValue>
</operation>

<operation id="395" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:135 %or_ln34_8 = or i1 %icmp_ln34_17, i1 %icmp_ln34_16

]]></Node>
<StgValue><ssdm name="or_ln34_8"/></StgValue>
</operation>

<operation id="396" st_id="50" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136 %tmp_17 = fcmp_ogt  i32 %a_assign_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="397" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:137 %and_ln34_8 = and i1 %or_ln34_8, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="and_ln34_8"/></StgValue>
</operation>

<operation id="398" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:138 %select_ln174_8 = select i1 %and_ln34_8, i32 %bitcast_ln34_8, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_8"/></StgValue>
</operation>

<operation id="399" st_id="50" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:139 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="400" st_id="50" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144 %a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_1"/></StgValue>
</operation>

<operation id="401" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158 %add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="402" st_id="51" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:139 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="403" st_id="51" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144 %a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_1"/></StgValue>
</operation>

<operation id="404" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:158 %add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="405" st_id="52" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:144 %a_assign_2_1 = fadd i32 %add_2_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_1"/></StgValue>
</operation>

<operation id="406" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173 %add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="407" st_id="53" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151 %tmp_19 = fcmp_ogt  i32 %a_assign_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="408" st_id="53" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159 %a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_2"/></StgValue>
</operation>

<operation id="409" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173 %add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="410" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32">
<![CDATA[
:145 %bitcast_ln34_9 = bitcast i32 %a_assign_2_1

]]></Node>
<StgValue><ssdm name="bitcast_ln34_9"/></StgValue>
</operation>

<operation id="411" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:146 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="412" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="23" op_0_bw="32">
<![CDATA[
:147 %trunc_ln34_9 = trunc i32 %bitcast_ln34_9

]]></Node>
<StgValue><ssdm name="trunc_ln34_9"/></StgValue>
</operation>

<operation id="413" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:148 %icmp_ln34_18 = icmp_ne  i8 %tmp_18, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_18"/></StgValue>
</operation>

<operation id="414" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:149 %icmp_ln34_19 = icmp_eq  i23 %trunc_ln34_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_19"/></StgValue>
</operation>

<operation id="415" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:150 %or_ln34_9 = or i1 %icmp_ln34_19, i1 %icmp_ln34_18

]]></Node>
<StgValue><ssdm name="or_ln34_9"/></StgValue>
</operation>

<operation id="416" st_id="54" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:151 %tmp_19 = fcmp_ogt  i32 %a_assign_2_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="417" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:152 %and_ln34_9 = and i1 %or_ln34_9, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="and_ln34_9"/></StgValue>
</operation>

<operation id="418" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:153 %select_ln174_9 = select i1 %and_ln34_9, i32 %bitcast_ln34_9, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_9"/></StgValue>
</operation>

<operation id="419" st_id="54" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:154 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="420" st_id="54" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159 %a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_2"/></StgValue>
</operation>

<operation id="421" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173 %add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="422" st_id="55" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:154 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="423" st_id="55" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159 %a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_2"/></StgValue>
</operation>

<operation id="424" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:173 %add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="425" st_id="56" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:159 %a_assign_2_2 = fadd i32 %add_2_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_2"/></StgValue>
</operation>

<operation id="426" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188 %add_3 = fadd i32 %add_2_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="427" st_id="57" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166 %tmp_21 = fcmp_ogt  i32 %a_assign_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="428" st_id="57" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174 %a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_3"/></StgValue>
</operation>

<operation id="429" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188 %add_3 = fadd i32 %add_2_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="430" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
:160 %bitcast_ln34_10 = bitcast i32 %a_assign_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln34_10"/></StgValue>
</operation>

<operation id="431" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:161 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="432" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="23" op_0_bw="32">
<![CDATA[
:162 %trunc_ln34_10 = trunc i32 %bitcast_ln34_10

]]></Node>
<StgValue><ssdm name="trunc_ln34_10"/></StgValue>
</operation>

<operation id="433" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:163 %icmp_ln34_20 = icmp_ne  i8 %tmp_20, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_20"/></StgValue>
</operation>

<operation id="434" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:164 %icmp_ln34_21 = icmp_eq  i23 %trunc_ln34_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_21"/></StgValue>
</operation>

<operation id="435" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:165 %or_ln34_10 = or i1 %icmp_ln34_21, i1 %icmp_ln34_20

]]></Node>
<StgValue><ssdm name="or_ln34_10"/></StgValue>
</operation>

<operation id="436" st_id="58" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:166 %tmp_21 = fcmp_ogt  i32 %a_assign_2_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="437" st_id="58" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:167 %and_ln34_10 = and i1 %or_ln34_10, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="and_ln34_10"/></StgValue>
</operation>

<operation id="438" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:168 %select_ln174_10 = select i1 %and_ln34_10, i32 %bitcast_ln34_10, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_10"/></StgValue>
</operation>

<operation id="439" st_id="58" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:169 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="440" st_id="58" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174 %a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_3"/></StgValue>
</operation>

<operation id="441" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188 %add_3 = fadd i32 %add_2_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="442" st_id="59" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:169 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="443" st_id="59" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174 %a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_3"/></StgValue>
</operation>

<operation id="444" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:188 %add_3 = fadd i32 %add_2_3, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="445" st_id="60" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:174 %a_assign_2_3 = fadd i32 %add_2_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_2_3"/></StgValue>
</operation>

<operation id="446" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:203 %add_3_1 = fadd i32 %add_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="447" st_id="61" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:181 %tmp_23 = fcmp_ogt  i32 %a_assign_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="448" st_id="61" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189 %a_assign_3 = fadd i32 %add_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="449" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:203 %add_3_1 = fadd i32 %add_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="450" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
:175 %bitcast_ln34_11 = bitcast i32 %a_assign_2_3

]]></Node>
<StgValue><ssdm name="bitcast_ln34_11"/></StgValue>
</operation>

<operation id="451" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:176 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="452" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="23" op_0_bw="32">
<![CDATA[
:177 %trunc_ln34_11 = trunc i32 %bitcast_ln34_11

]]></Node>
<StgValue><ssdm name="trunc_ln34_11"/></StgValue>
</operation>

<operation id="453" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:178 %icmp_ln34_22 = icmp_ne  i8 %tmp_22, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_22"/></StgValue>
</operation>

<operation id="454" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:179 %icmp_ln34_23 = icmp_eq  i23 %trunc_ln34_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_23"/></StgValue>
</operation>

<operation id="455" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:180 %or_ln34_11 = or i1 %icmp_ln34_23, i1 %icmp_ln34_22

]]></Node>
<StgValue><ssdm name="or_ln34_11"/></StgValue>
</operation>

<operation id="456" st_id="62" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:181 %tmp_23 = fcmp_ogt  i32 %a_assign_2_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="457" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:182 %and_ln34_11 = and i1 %or_ln34_11, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln34_11"/></StgValue>
</operation>

<operation id="458" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:183 %select_ln174_11 = select i1 %and_ln34_11, i32 %bitcast_ln34_11, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_11"/></StgValue>
</operation>

<operation id="459" st_id="62" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:184 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="460" st_id="62" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189 %a_assign_3 = fadd i32 %add_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="461" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:203 %add_3_1 = fadd i32 %add_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="462" st_id="63" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:184 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="463" st_id="63" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189 %a_assign_3 = fadd i32 %add_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="464" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:203 %add_3_1 = fadd i32 %add_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="465" st_id="64" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:189 %a_assign_3 = fadd i32 %add_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3"/></StgValue>
</operation>

<operation id="466" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218 %add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="467" st_id="65" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196 %tmp_25 = fcmp_ogt  i32 %a_assign_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="468" st_id="65" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204 %a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_1"/></StgValue>
</operation>

<operation id="469" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218 %add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="470" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
:190 %bitcast_ln34_12 = bitcast i32 %a_assign_3

]]></Node>
<StgValue><ssdm name="bitcast_ln34_12"/></StgValue>
</operation>

<operation id="471" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:191 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_12, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="472" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="23" op_0_bw="32">
<![CDATA[
:192 %trunc_ln34_12 = trunc i32 %bitcast_ln34_12

]]></Node>
<StgValue><ssdm name="trunc_ln34_12"/></StgValue>
</operation>

<operation id="473" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:193 %icmp_ln34_24 = icmp_ne  i8 %tmp_24, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_24"/></StgValue>
</operation>

<operation id="474" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:194 %icmp_ln34_25 = icmp_eq  i23 %trunc_ln34_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_25"/></StgValue>
</operation>

<operation id="475" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:195 %or_ln34_12 = or i1 %icmp_ln34_25, i1 %icmp_ln34_24

]]></Node>
<StgValue><ssdm name="or_ln34_12"/></StgValue>
</operation>

<operation id="476" st_id="66" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:196 %tmp_25 = fcmp_ogt  i32 %a_assign_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="477" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:197 %and_ln34_12 = and i1 %or_ln34_12, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="and_ln34_12"/></StgValue>
</operation>

<operation id="478" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:198 %select_ln174_12 = select i1 %and_ln34_12, i32 %bitcast_ln34_12, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_12"/></StgValue>
</operation>

<operation id="479" st_id="66" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:199 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="480" st_id="66" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204 %a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_1"/></StgValue>
</operation>

<operation id="481" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218 %add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="482" st_id="67" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:199 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="483" st_id="67" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204 %a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_1"/></StgValue>
</operation>

<operation id="484" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:218 %add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="485" st_id="68" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:204 %a_assign_3_1 = fadd i32 %add_3_1, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_1"/></StgValue>
</operation>

<operation id="486" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235 %add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="487" st_id="69" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:211 %tmp_27 = fcmp_ogt  i32 %a_assign_3_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="488" st_id="69" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:219 %a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_2"/></StgValue>
</operation>

<operation id="489" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235 %add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="490" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32">
<![CDATA[
:205 %bitcast_ln34_13 = bitcast i32 %a_assign_3_1

]]></Node>
<StgValue><ssdm name="bitcast_ln34_13"/></StgValue>
</operation>

<operation id="491" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:206 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_13, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="492" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="23" op_0_bw="32">
<![CDATA[
:207 %trunc_ln34_13 = trunc i32 %bitcast_ln34_13

]]></Node>
<StgValue><ssdm name="trunc_ln34_13"/></StgValue>
</operation>

<operation id="493" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:208 %icmp_ln34_26 = icmp_ne  i8 %tmp_26, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_26"/></StgValue>
</operation>

<operation id="494" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:209 %icmp_ln34_27 = icmp_eq  i23 %trunc_ln34_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_27"/></StgValue>
</operation>

<operation id="495" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:210 %or_ln34_13 = or i1 %icmp_ln34_27, i1 %icmp_ln34_26

]]></Node>
<StgValue><ssdm name="or_ln34_13"/></StgValue>
</operation>

<operation id="496" st_id="70" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:211 %tmp_27 = fcmp_ogt  i32 %a_assign_3_1, i32 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="497" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:212 %and_ln34_13 = and i1 %or_ln34_13, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln34_13"/></StgValue>
</operation>

<operation id="498" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:213 %select_ln174_13 = select i1 %and_ln34_13, i32 %bitcast_ln34_13, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_13"/></StgValue>
</operation>

<operation id="499" st_id="70" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:214 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="500" st_id="70" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:219 %a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_2"/></StgValue>
</operation>

<operation id="501" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235 %add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="502" st_id="71" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:214 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="503" st_id="71" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:219 %a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_2"/></StgValue>
</operation>

<operation id="504" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:235 %add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>

<operation id="505" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
:236 %store_ln108 = store i32 %add_3_3, i32 %sum

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="506" st_id="72" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:219 %a_assign_3_2 = fadd i32 %add_3_2, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_2"/></StgValue>
</operation>

<operation id="507" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:237 %a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_3"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="508" st_id="73" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226 %tmp_29 = fcmp_ogt  i32 %a_assign_3_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="509" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:237 %a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_3"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="510" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
:220 %bitcast_ln34_14 = bitcast i32 %a_assign_3_2

]]></Node>
<StgValue><ssdm name="bitcast_ln34_14"/></StgValue>
</operation>

<operation id="511" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:221 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_14, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="512" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="23" op_0_bw="32">
<![CDATA[
:222 %trunc_ln34_14 = trunc i32 %bitcast_ln34_14

]]></Node>
<StgValue><ssdm name="trunc_ln34_14"/></StgValue>
</operation>

<operation id="513" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:223 %icmp_ln34_28 = icmp_ne  i8 %tmp_28, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_28"/></StgValue>
</operation>

<operation id="514" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:224 %icmp_ln34_29 = icmp_eq  i23 %trunc_ln34_14, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_29"/></StgValue>
</operation>

<operation id="515" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:225 %or_ln34_14 = or i1 %icmp_ln34_29, i1 %icmp_ln34_28

]]></Node>
<StgValue><ssdm name="or_ln34_14"/></StgValue>
</operation>

<operation id="516" st_id="74" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:226 %tmp_29 = fcmp_ogt  i32 %a_assign_3_2, i32 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="517" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:227 %and_ln34_14 = and i1 %or_ln34_14, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln34_14"/></StgValue>
</operation>

<operation id="518" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:228 %select_ln174_14 = select i1 %and_ln34_14, i32 %bitcast_ln34_14, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_14"/></StgValue>
</operation>

<operation id="519" st_id="74" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:229 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="520" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:237 %a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="521" st_id="75" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:229 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="522" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:237 %a_assign_3_3 = fadd i32 %add_3_3, i32 %bias_load

]]></Node>
<StgValue><ssdm name="a_assign_3_3"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="523" st_id="76" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244 %tmp_31 = fcmp_ogt  i32 %a_assign_3_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="524" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
:238 %bitcast_ln34_15 = bitcast i32 %a_assign_3_3

]]></Node>
<StgValue><ssdm name="bitcast_ln34_15"/></StgValue>
</operation>

<operation id="525" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:239 %tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="526" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="32">
<![CDATA[
:240 %trunc_ln34_15 = trunc i32 %bitcast_ln34_15

]]></Node>
<StgValue><ssdm name="trunc_ln34_15"/></StgValue>
</operation>

<operation id="527" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:241 %icmp_ln34_30 = icmp_ne  i8 %tmp_30, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln34_30"/></StgValue>
</operation>

<operation id="528" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:242 %icmp_ln34_31 = icmp_eq  i23 %trunc_ln34_15, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln34_31"/></StgValue>
</operation>

<operation id="529" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:243 %or_ln34_15 = or i1 %icmp_ln34_31, i1 %icmp_ln34_30

]]></Node>
<StgValue><ssdm name="or_ln34_15"/></StgValue>
</operation>

<operation id="530" st_id="77" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:244 %tmp_31 = fcmp_ogt  i32 %a_assign_3_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="531" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:245 %and_ln34_15 = and i1 %or_ln34_15, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="and_ln34_15"/></StgValue>
</operation>

<operation id="532" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:246 %select_ln174_15 = select i1 %and_ln34_15, i32 %bitcast_ln34_15, i32 0

]]></Node>
<StgValue><ssdm name="select_ln174_15"/></StgValue>
</operation>

<operation id="533" st_id="77" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:247 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="534" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="535" st_id="78" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:247 %write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %select_ln174_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="536" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
:250 %br_ln97 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="537" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0">
<![CDATA[
:0 %ret_ln117 = ret

]]></Node>
<StgValue><ssdm name="ret_ln117"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
