
Gesture PAJ7620U2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ad0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000344  08007c70  08007c70  00017c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fb4  08007fb4  00020228  2**0
                  CONTENTS
  4 .ARM          00000000  08007fb4  08007fb4  00020228  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007fb4  08007fb4  00020228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fb4  08007fb4  00017fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007fb8  08007fb8  00017fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000228  20000000  08007fbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  20000228  080081e4  00020228  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006bc  080081e4  000206bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012ba7  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002855  00000000  00000000  00032dff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  00035658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c58  00000000  00000000  000363a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000227c7  00000000  00000000  00037000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010e75  00000000  00000000  000597c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cba65  00000000  00000000  0006a63c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001360a1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000407c  00000000  00000000  001360f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000228 	.word	0x20000228
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007c58 	.word	0x08007c58

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000022c 	.word	0x2000022c
 80001dc:	08007c58 	.word	0x08007c58

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000294:	f000 fbf0 	bl	8000a78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000298:	f000 f810 	bl	80002bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800029c:	f000 f938 	bl	8000510 <MX_GPIO_Init>
  MX_RTC_Init();
 80002a0:	f000 f8ba 	bl	8000418 <MX_RTC_Init>
  MX_USB_PCD_Init();
 80002a4:	f000 f90e 	bl	80004c4 <MX_USB_PCD_Init>
  MX_I2C1_Init();
 80002a8:	f000 f876 	bl	8000398 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80002ac:	f000 f8da 	bl	8000464 <MX_USART3_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  initializeRegisters();
 80002b0:	f005 ff68 	bl	8006184 <initializeRegisters>
	  GESTURE_Actions();
 80002b4:	f005 ffb0 	bl	8006218 <GESTURE_Actions>
	  initializeRegisters();
 80002b8:	e7fa      	b.n	80002b0 <main+0x20>
	...

080002bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002bc:	b580      	push	{r7, lr}
 80002be:	b0a6      	sub	sp, #152	; 0x98
 80002c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002c2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80002c6:	2228      	movs	r2, #40	; 0x28
 80002c8:	2100      	movs	r1, #0
 80002ca:	4618      	mov	r0, r3
 80002cc:	f006 fb1e 	bl	800690c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002d0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80002d4:	2200      	movs	r2, #0
 80002d6:	601a      	str	r2, [r3, #0]
 80002d8:	605a      	str	r2, [r3, #4]
 80002da:	609a      	str	r2, [r3, #8]
 80002dc:	60da      	str	r2, [r3, #12]
 80002de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002e0:	1d3b      	adds	r3, r7, #4
 80002e2:	2258      	movs	r2, #88	; 0x58
 80002e4:	2100      	movs	r1, #0
 80002e6:	4618      	mov	r0, r3
 80002e8:	f006 fb10 	bl	800690c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80002ec:	230b      	movs	r3, #11
 80002ee:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80002f0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80002f4:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002f6:	2301      	movs	r3, #1
 80002f8:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002fa:	2310      	movs	r3, #16
 80002fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000300:	2301      	movs	r3, #1
 8000302:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000306:	2302      	movs	r3, #2
 8000308:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800030c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000310:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000314:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000318:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800031c:	2300      	movs	r3, #0
 800031e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000322:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000326:	4618      	mov	r0, r3
 8000328:	f002 fcae 	bl	8002c88 <HAL_RCC_OscConfig>
 800032c:	4603      	mov	r3, r0
 800032e:	2b00      	cmp	r3, #0
 8000330:	d001      	beq.n	8000336 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000332:	f000 f98f 	bl	8000654 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000336:	230f      	movs	r3, #15
 8000338:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800033a:	2302      	movs	r3, #2
 800033c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000342:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000346:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000348:	2300      	movs	r3, #0
 800034a:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800034c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000350:	2102      	movs	r1, #2
 8000352:	4618      	mov	r0, r3
 8000354:	f003 fbae 	bl	8003ab4 <HAL_RCC_ClockConfig>
 8000358:	4603      	mov	r3, r0
 800035a:	2b00      	cmp	r3, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800035e:	f000 f979 	bl	8000654 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART3
 8000362:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <SystemClock_Config+0xd8>)
 8000364:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_RTC;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800036a:	2300      	movs	r3, #0
 800036c:	623b      	str	r3, [r7, #32]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800036e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000372:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000374:	2300      	movs	r3, #0
 8000376:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	4618      	mov	r0, r3
 800037c:	f003 fdd0 	bl	8003f20 <HAL_RCCEx_PeriphCLKConfig>
 8000380:	4603      	mov	r3, r0
 8000382:	2b00      	cmp	r3, #0
 8000384:	d001      	beq.n	800038a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000386:	f000 f965 	bl	8000654 <Error_Handler>
  }
}
 800038a:	bf00      	nop
 800038c:	3798      	adds	r7, #152	; 0x98
 800038e:	46bd      	mov	sp, r7
 8000390:	bd80      	pop	{r7, pc}
 8000392:	bf00      	nop
 8000394:	00030024 	.word	0x00030024

08000398 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000398:	b580      	push	{r7, lr}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800039c:	4b1b      	ldr	r3, [pc, #108]	; (800040c <MX_I2C1_Init+0x74>)
 800039e:	4a1c      	ldr	r2, [pc, #112]	; (8000410 <MX_I2C1_Init+0x78>)
 80003a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80003a2:	4b1a      	ldr	r3, [pc, #104]	; (800040c <MX_I2C1_Init+0x74>)
 80003a4:	4a1b      	ldr	r2, [pc, #108]	; (8000414 <MX_I2C1_Init+0x7c>)
 80003a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80003a8:	4b18      	ldr	r3, [pc, #96]	; (800040c <MX_I2C1_Init+0x74>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003ae:	4b17      	ldr	r3, [pc, #92]	; (800040c <MX_I2C1_Init+0x74>)
 80003b0:	2201      	movs	r2, #1
 80003b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003b4:	4b15      	ldr	r3, [pc, #84]	; (800040c <MX_I2C1_Init+0x74>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80003ba:	4b14      	ldr	r3, [pc, #80]	; (800040c <MX_I2C1_Init+0x74>)
 80003bc:	2200      	movs	r2, #0
 80003be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003c0:	4b12      	ldr	r3, [pc, #72]	; (800040c <MX_I2C1_Init+0x74>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003c6:	4b11      	ldr	r3, [pc, #68]	; (800040c <MX_I2C1_Init+0x74>)
 80003c8:	2200      	movs	r2, #0
 80003ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003cc:	4b0f      	ldr	r3, [pc, #60]	; (800040c <MX_I2C1_Init+0x74>)
 80003ce:	2200      	movs	r2, #0
 80003d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003d2:	480e      	ldr	r0, [pc, #56]	; (800040c <MX_I2C1_Init+0x74>)
 80003d4:	f000 fe8e 	bl	80010f4 <HAL_I2C_Init>
 80003d8:	4603      	mov	r3, r0
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d001      	beq.n	80003e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80003de:	f000 f939 	bl	8000654 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003e2:	2100      	movs	r1, #0
 80003e4:	4809      	ldr	r0, [pc, #36]	; (800040c <MX_I2C1_Init+0x74>)
 80003e6:	f001 fadf 	bl	80019a8 <HAL_I2CEx_ConfigAnalogFilter>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80003f0:	f000 f930 	bl	8000654 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003f4:	2100      	movs	r1, #0
 80003f6:	4805      	ldr	r0, [pc, #20]	; (800040c <MX_I2C1_Init+0x74>)
 80003f8:	f001 fb21 	bl	8001a3e <HAL_I2CEx_ConfigDigitalFilter>
 80003fc:	4603      	mov	r3, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d001      	beq.n	8000406 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000402:	f000 f927 	bl	8000654 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000406:	bf00      	nop
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	200002d4 	.word	0x200002d4
 8000410:	40005400 	.word	0x40005400
 8000414:	2000090e 	.word	0x2000090e

08000418 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800041c:	4b0f      	ldr	r3, [pc, #60]	; (800045c <MX_RTC_Init+0x44>)
 800041e:	4a10      	ldr	r2, [pc, #64]	; (8000460 <MX_RTC_Init+0x48>)
 8000420:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000422:	4b0e      	ldr	r3, [pc, #56]	; (800045c <MX_RTC_Init+0x44>)
 8000424:	2200      	movs	r2, #0
 8000426:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000428:	4b0c      	ldr	r3, [pc, #48]	; (800045c <MX_RTC_Init+0x44>)
 800042a:	227f      	movs	r2, #127	; 0x7f
 800042c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800042e:	4b0b      	ldr	r3, [pc, #44]	; (800045c <MX_RTC_Init+0x44>)
 8000430:	22ff      	movs	r2, #255	; 0xff
 8000432:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000434:	4b09      	ldr	r3, [pc, #36]	; (800045c <MX_RTC_Init+0x44>)
 8000436:	2200      	movs	r2, #0
 8000438:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800043a:	4b08      	ldr	r3, [pc, #32]	; (800045c <MX_RTC_Init+0x44>)
 800043c:	2200      	movs	r2, #0
 800043e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000440:	4b06      	ldr	r3, [pc, #24]	; (800045c <MX_RTC_Init+0x44>)
 8000442:	2200      	movs	r2, #0
 8000444:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000446:	4805      	ldr	r0, [pc, #20]	; (800045c <MX_RTC_Init+0x44>)
 8000448:	f003 ff88 	bl	800435c <HAL_RTC_Init>
 800044c:	4603      	mov	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d001      	beq.n	8000456 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000452:	f000 f8ff 	bl	8000654 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000456:	bf00      	nop
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	20000320 	.word	0x20000320
 8000460:	40002800 	.word	0x40002800

08000464 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000468:	4b14      	ldr	r3, [pc, #80]	; (80004bc <MX_USART3_UART_Init+0x58>)
 800046a:	4a15      	ldr	r2, [pc, #84]	; (80004c0 <MX_USART3_UART_Init+0x5c>)
 800046c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800046e:	4b13      	ldr	r3, [pc, #76]	; (80004bc <MX_USART3_UART_Init+0x58>)
 8000470:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000474:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000476:	4b11      	ldr	r3, [pc, #68]	; (80004bc <MX_USART3_UART_Init+0x58>)
 8000478:	2200      	movs	r2, #0
 800047a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800047c:	4b0f      	ldr	r3, [pc, #60]	; (80004bc <MX_USART3_UART_Init+0x58>)
 800047e:	2200      	movs	r2, #0
 8000480:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000482:	4b0e      	ldr	r3, [pc, #56]	; (80004bc <MX_USART3_UART_Init+0x58>)
 8000484:	2200      	movs	r2, #0
 8000486:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000488:	4b0c      	ldr	r3, [pc, #48]	; (80004bc <MX_USART3_UART_Init+0x58>)
 800048a:	220c      	movs	r2, #12
 800048c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800048e:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <MX_USART3_UART_Init+0x58>)
 8000490:	2200      	movs	r2, #0
 8000492:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000494:	4b09      	ldr	r3, [pc, #36]	; (80004bc <MX_USART3_UART_Init+0x58>)
 8000496:	2200      	movs	r2, #0
 8000498:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800049a:	4b08      	ldr	r3, [pc, #32]	; (80004bc <MX_USART3_UART_Init+0x58>)
 800049c:	2200      	movs	r2, #0
 800049e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004a0:	4b06      	ldr	r3, [pc, #24]	; (80004bc <MX_USART3_UART_Init+0x58>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80004a6:	4805      	ldr	r0, [pc, #20]	; (80004bc <MX_USART3_UART_Init+0x58>)
 80004a8:	f004 f83d 	bl	8004526 <HAL_UART_Init>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d001      	beq.n	80004b6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80004b2:	f000 f8cf 	bl	8000654 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80004b6:	bf00      	nop
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	bf00      	nop
 80004bc:	20000250 	.word	0x20000250
 80004c0:	40004800 	.word	0x40004800

080004c4 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80004c8:	4b0f      	ldr	r3, [pc, #60]	; (8000508 <MX_USB_PCD_Init+0x44>)
 80004ca:	4a10      	ldr	r2, [pc, #64]	; (800050c <MX_USB_PCD_Init+0x48>)
 80004cc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80004ce:	4b0e      	ldr	r3, [pc, #56]	; (8000508 <MX_USB_PCD_Init+0x44>)
 80004d0:	2208      	movs	r2, #8
 80004d2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80004d4:	4b0c      	ldr	r3, [pc, #48]	; (8000508 <MX_USB_PCD_Init+0x44>)
 80004d6:	2202      	movs	r2, #2
 80004d8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80004da:	4b0b      	ldr	r3, [pc, #44]	; (8000508 <MX_USB_PCD_Init+0x44>)
 80004dc:	2202      	movs	r2, #2
 80004de:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80004e0:	4b09      	ldr	r3, [pc, #36]	; (8000508 <MX_USB_PCD_Init+0x44>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80004e6:	4b08      	ldr	r3, [pc, #32]	; (8000508 <MX_USB_PCD_Init+0x44>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80004ec:	4b06      	ldr	r3, [pc, #24]	; (8000508 <MX_USB_PCD_Init+0x44>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80004f2:	4805      	ldr	r0, [pc, #20]	; (8000508 <MX_USB_PCD_Init+0x44>)
 80004f4:	f001 faef 	bl	8001ad6 <HAL_PCD_Init>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <MX_USB_PCD_Init+0x3e>
  {
    Error_Handler();
 80004fe:	f000 f8a9 	bl	8000654 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	2000038c 	.word	0x2000038c
 800050c:	40005c00 	.word	0x40005c00

08000510 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000510:	b580      	push	{r7, lr}
 8000512:	b08c      	sub	sp, #48	; 0x30
 8000514:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000516:	f107 031c 	add.w	r3, r7, #28
 800051a:	2200      	movs	r2, #0
 800051c:	601a      	str	r2, [r3, #0]
 800051e:	605a      	str	r2, [r3, #4]
 8000520:	609a      	str	r2, [r3, #8]
 8000522:	60da      	str	r2, [r3, #12]
 8000524:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000526:	4b46      	ldr	r3, [pc, #280]	; (8000640 <MX_GPIO_Init+0x130>)
 8000528:	695b      	ldr	r3, [r3, #20]
 800052a:	4a45      	ldr	r2, [pc, #276]	; (8000640 <MX_GPIO_Init+0x130>)
 800052c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000530:	6153      	str	r3, [r2, #20]
 8000532:	4b43      	ldr	r3, [pc, #268]	; (8000640 <MX_GPIO_Init+0x130>)
 8000534:	695b      	ldr	r3, [r3, #20]
 8000536:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800053a:	61bb      	str	r3, [r7, #24]
 800053c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800053e:	4b40      	ldr	r3, [pc, #256]	; (8000640 <MX_GPIO_Init+0x130>)
 8000540:	695b      	ldr	r3, [r3, #20]
 8000542:	4a3f      	ldr	r2, [pc, #252]	; (8000640 <MX_GPIO_Init+0x130>)
 8000544:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000548:	6153      	str	r3, [r2, #20]
 800054a:	4b3d      	ldr	r3, [pc, #244]	; (8000640 <MX_GPIO_Init+0x130>)
 800054c:	695b      	ldr	r3, [r3, #20]
 800054e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000552:	617b      	str	r3, [r7, #20]
 8000554:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000556:	4b3a      	ldr	r3, [pc, #232]	; (8000640 <MX_GPIO_Init+0x130>)
 8000558:	695b      	ldr	r3, [r3, #20]
 800055a:	4a39      	ldr	r2, [pc, #228]	; (8000640 <MX_GPIO_Init+0x130>)
 800055c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000560:	6153      	str	r3, [r2, #20]
 8000562:	4b37      	ldr	r3, [pc, #220]	; (8000640 <MX_GPIO_Init+0x130>)
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800056a:	613b      	str	r3, [r7, #16]
 800056c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800056e:	4b34      	ldr	r3, [pc, #208]	; (8000640 <MX_GPIO_Init+0x130>)
 8000570:	695b      	ldr	r3, [r3, #20]
 8000572:	4a33      	ldr	r2, [pc, #204]	; (8000640 <MX_GPIO_Init+0x130>)
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	6153      	str	r3, [r2, #20]
 800057a:	4b31      	ldr	r3, [pc, #196]	; (8000640 <MX_GPIO_Init+0x130>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000586:	4b2e      	ldr	r3, [pc, #184]	; (8000640 <MX_GPIO_Init+0x130>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	4a2d      	ldr	r2, [pc, #180]	; (8000640 <MX_GPIO_Init+0x130>)
 800058c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000590:	6153      	str	r3, [r2, #20]
 8000592:	4b2b      	ldr	r3, [pc, #172]	; (8000640 <MX_GPIO_Init+0x130>)
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059e:	4b28      	ldr	r3, [pc, #160]	; (8000640 <MX_GPIO_Init+0x130>)
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	4a27      	ldr	r2, [pc, #156]	; (8000640 <MX_GPIO_Init+0x130>)
 80005a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a8:	6153      	str	r3, [r2, #20]
 80005aa:	4b25      	ldr	r3, [pc, #148]	; (8000640 <MX_GPIO_Init+0x130>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	f244 0181 	movw	r1, #16513	; 0x4081
 80005bc:	4821      	ldr	r0, [pc, #132]	; (8000644 <MX_GPIO_Init+0x134>)
 80005be:	f000 fd81 	bl	80010c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80005c2:	2200      	movs	r2, #0
 80005c4:	2140      	movs	r1, #64	; 0x40
 80005c6:	4820      	ldr	r0, [pc, #128]	; (8000648 <MX_GPIO_Init+0x138>)
 80005c8:	f000 fd7c 	bl	80010c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80005cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80005d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005d2:	4b1e      	ldr	r3, [pc, #120]	; (800064c <MX_GPIO_Init+0x13c>)
 80005d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80005da:	f107 031c 	add.w	r3, r7, #28
 80005de:	4619      	mov	r1, r3
 80005e0:	481b      	ldr	r0, [pc, #108]	; (8000650 <MX_GPIO_Init+0x140>)
 80005e2:	f000 fbe5 	bl	8000db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80005e6:	f244 0381 	movw	r3, #16513	; 0x4081
 80005ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ec:	2301      	movs	r3, #1
 80005ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	2300      	movs	r3, #0
 80005f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f4:	2300      	movs	r3, #0
 80005f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005f8:	f107 031c 	add.w	r3, r7, #28
 80005fc:	4619      	mov	r1, r3
 80005fe:	4811      	ldr	r0, [pc, #68]	; (8000644 <MX_GPIO_Init+0x134>)
 8000600:	f000 fbd6 	bl	8000db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000604:	2340      	movs	r3, #64	; 0x40
 8000606:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000608:	2301      	movs	r3, #1
 800060a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	2300      	movs	r3, #0
 800060e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000610:	2300      	movs	r3, #0
 8000612:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000614:	f107 031c 	add.w	r3, r7, #28
 8000618:	4619      	mov	r1, r3
 800061a:	480b      	ldr	r0, [pc, #44]	; (8000648 <MX_GPIO_Init+0x138>)
 800061c:	f000 fbc8 	bl	8000db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000620:	2380      	movs	r3, #128	; 0x80
 8000622:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000624:	2300      	movs	r3, #0
 8000626:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000628:	2300      	movs	r3, #0
 800062a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800062c:	f107 031c 	add.w	r3, r7, #28
 8000630:	4619      	mov	r1, r3
 8000632:	4805      	ldr	r0, [pc, #20]	; (8000648 <MX_GPIO_Init+0x138>)
 8000634:	f000 fbbc 	bl	8000db0 <HAL_GPIO_Init>

}
 8000638:	bf00      	nop
 800063a:	3730      	adds	r7, #48	; 0x30
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	40021000 	.word	0x40021000
 8000644:	48000400 	.word	0x48000400
 8000648:	48001800 	.word	0x48001800
 800064c:	10110000 	.word	0x10110000
 8000650:	48000800 	.word	0x48000800

08000654 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000658:	b672      	cpsid	i
}
 800065a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800065c:	e7fe      	b.n	800065c <Error_Handler+0x8>
	...

08000660 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000660:	b480      	push	{r7}
 8000662:	b083      	sub	sp, #12
 8000664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000666:	4b0f      	ldr	r3, [pc, #60]	; (80006a4 <HAL_MspInit+0x44>)
 8000668:	699b      	ldr	r3, [r3, #24]
 800066a:	4a0e      	ldr	r2, [pc, #56]	; (80006a4 <HAL_MspInit+0x44>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6193      	str	r3, [r2, #24]
 8000672:	4b0c      	ldr	r3, [pc, #48]	; (80006a4 <HAL_MspInit+0x44>)
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800067e:	4b09      	ldr	r3, [pc, #36]	; (80006a4 <HAL_MspInit+0x44>)
 8000680:	69db      	ldr	r3, [r3, #28]
 8000682:	4a08      	ldr	r2, [pc, #32]	; (80006a4 <HAL_MspInit+0x44>)
 8000684:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000688:	61d3      	str	r3, [r2, #28]
 800068a:	4b06      	ldr	r3, [pc, #24]	; (80006a4 <HAL_MspInit+0x44>)
 800068c:	69db      	ldr	r3, [r3, #28]
 800068e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000692:	603b      	str	r3, [r7, #0]
 8000694:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000696:	bf00      	nop
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	40021000 	.word	0x40021000

080006a8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b08a      	sub	sp, #40	; 0x28
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006b0:	f107 0314 	add.w	r3, r7, #20
 80006b4:	2200      	movs	r2, #0
 80006b6:	601a      	str	r2, [r3, #0]
 80006b8:	605a      	str	r2, [r3, #4]
 80006ba:	609a      	str	r2, [r3, #8]
 80006bc:	60da      	str	r2, [r3, #12]
 80006be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a17      	ldr	r2, [pc, #92]	; (8000724 <HAL_I2C_MspInit+0x7c>)
 80006c6:	4293      	cmp	r3, r2
 80006c8:	d128      	bne.n	800071c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ca:	4b17      	ldr	r3, [pc, #92]	; (8000728 <HAL_I2C_MspInit+0x80>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	4a16      	ldr	r2, [pc, #88]	; (8000728 <HAL_I2C_MspInit+0x80>)
 80006d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80006d4:	6153      	str	r3, [r2, #20]
 80006d6:	4b14      	ldr	r3, [pc, #80]	; (8000728 <HAL_I2C_MspInit+0x80>)
 80006d8:	695b      	ldr	r3, [r3, #20]
 80006da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006de:	613b      	str	r3, [r7, #16]
 80006e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80006e2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80006e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80006e8:	2312      	movs	r3, #18
 80006ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006ec:	2301      	movs	r3, #1
 80006ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006f0:	2303      	movs	r3, #3
 80006f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80006f4:	2304      	movs	r3, #4
 80006f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006f8:	f107 0314 	add.w	r3, r7, #20
 80006fc:	4619      	mov	r1, r3
 80006fe:	480b      	ldr	r0, [pc, #44]	; (800072c <HAL_I2C_MspInit+0x84>)
 8000700:	f000 fb56 	bl	8000db0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000704:	4b08      	ldr	r3, [pc, #32]	; (8000728 <HAL_I2C_MspInit+0x80>)
 8000706:	69db      	ldr	r3, [r3, #28]
 8000708:	4a07      	ldr	r2, [pc, #28]	; (8000728 <HAL_I2C_MspInit+0x80>)
 800070a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800070e:	61d3      	str	r3, [r2, #28]
 8000710:	4b05      	ldr	r3, [pc, #20]	; (8000728 <HAL_I2C_MspInit+0x80>)
 8000712:	69db      	ldr	r3, [r3, #28]
 8000714:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000718:	60fb      	str	r3, [r7, #12]
 800071a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800071c:	bf00      	nop
 800071e:	3728      	adds	r7, #40	; 0x28
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	40005400 	.word	0x40005400
 8000728:	40021000 	.word	0x40021000
 800072c:	48000400 	.word	0x48000400

08000730 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a0d      	ldr	r2, [pc, #52]	; (8000774 <HAL_RTC_MspInit+0x44>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d111      	bne.n	8000766 <HAL_RTC_MspInit+0x36>
 8000742:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000746:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	fa93 f3a3 	rbit	r3, r3
 800074e:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000750:	68bb      	ldr	r3, [r7, #8]
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000752:	fab3 f383 	clz	r3, r3
 8000756:	b2db      	uxtb	r3, r3
 8000758:	461a      	mov	r2, r3
 800075a:	4b07      	ldr	r3, [pc, #28]	; (8000778 <HAL_RTC_MspInit+0x48>)
 800075c:	4413      	add	r3, r2
 800075e:	009b      	lsls	r3, r3, #2
 8000760:	461a      	mov	r2, r3
 8000762:	2301      	movs	r3, #1
 8000764:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000766:	bf00      	nop
 8000768:	3714      	adds	r7, #20
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr
 8000772:	bf00      	nop
 8000774:	40002800 	.word	0x40002800
 8000778:	10908100 	.word	0x10908100

0800077c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b08a      	sub	sp, #40	; 0x28
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000784:	f107 0314 	add.w	r3, r7, #20
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
 8000792:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a17      	ldr	r2, [pc, #92]	; (80007f8 <HAL_UART_MspInit+0x7c>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d128      	bne.n	80007f0 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800079e:	4b17      	ldr	r3, [pc, #92]	; (80007fc <HAL_UART_MspInit+0x80>)
 80007a0:	69db      	ldr	r3, [r3, #28]
 80007a2:	4a16      	ldr	r2, [pc, #88]	; (80007fc <HAL_UART_MspInit+0x80>)
 80007a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007a8:	61d3      	str	r3, [r2, #28]
 80007aa:	4b14      	ldr	r3, [pc, #80]	; (80007fc <HAL_UART_MspInit+0x80>)
 80007ac:	69db      	ldr	r3, [r3, #28]
 80007ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80007b2:	613b      	str	r3, [r7, #16]
 80007b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80007b6:	4b11      	ldr	r3, [pc, #68]	; (80007fc <HAL_UART_MspInit+0x80>)
 80007b8:	695b      	ldr	r3, [r3, #20]
 80007ba:	4a10      	ldr	r2, [pc, #64]	; (80007fc <HAL_UART_MspInit+0x80>)
 80007bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80007c0:	6153      	str	r3, [r2, #20]
 80007c2:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <HAL_UART_MspInit+0x80>)
 80007c4:	695b      	ldr	r3, [r3, #20]
 80007c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80007ca:	60fb      	str	r3, [r7, #12]
 80007cc:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80007d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d4:	2302      	movs	r3, #2
 80007d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d8:	2300      	movs	r3, #0
 80007da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007dc:	2303      	movs	r3, #3
 80007de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80007e0:	2307      	movs	r3, #7
 80007e2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007e4:	f107 0314 	add.w	r3, r7, #20
 80007e8:	4619      	mov	r1, r3
 80007ea:	4805      	ldr	r0, [pc, #20]	; (8000800 <HAL_UART_MspInit+0x84>)
 80007ec:	f000 fae0 	bl	8000db0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80007f0:	bf00      	nop
 80007f2:	3728      	adds	r7, #40	; 0x28
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	40004800 	.word	0x40004800
 80007fc:	40021000 	.word	0x40021000
 8000800:	48000c00 	.word	0x48000c00

08000804 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  if(hpcd->Instance==USB)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a0d      	ldr	r2, [pc, #52]	; (8000848 <HAL_PCD_MspInit+0x44>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d113      	bne.n	800083e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000816:	4b0d      	ldr	r3, [pc, #52]	; (800084c <HAL_PCD_MspInit+0x48>)
 8000818:	69db      	ldr	r3, [r3, #28]
 800081a:	4a0c      	ldr	r2, [pc, #48]	; (800084c <HAL_PCD_MspInit+0x48>)
 800081c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000820:	61d3      	str	r3, [r2, #28]
 8000822:	4b0a      	ldr	r3, [pc, #40]	; (800084c <HAL_PCD_MspInit+0x48>)
 8000824:	69db      	ldr	r3, [r3, #28]
 8000826:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800082a:	60fb      	str	r3, [r7, #12]
 800082c:	68fb      	ldr	r3, [r7, #12]
    /* USB interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800082e:	2200      	movs	r2, #0
 8000830:	2100      	movs	r1, #0
 8000832:	2014      	movs	r0, #20
 8000834:	f000 fa85 	bl	8000d42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8000838:	2014      	movs	r0, #20
 800083a:	f000 fa9e 	bl	8000d7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 800083e:	bf00      	nop
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	40005c00 	.word	0x40005c00
 800084c:	40021000 	.word	0x40021000

08000850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000854:	e7fe      	b.n	8000854 <NMI_Handler+0x4>

08000856 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000856:	b480      	push	{r7}
 8000858:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800085a:	e7fe      	b.n	800085a <HardFault_Handler+0x4>

0800085c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800085c:	b480      	push	{r7}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000860:	e7fe      	b.n	8000860 <MemManage_Handler+0x4>

08000862 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000862:	b480      	push	{r7}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000866:	e7fe      	b.n	8000866 <BusFault_Handler+0x4>

08000868 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800086c:	e7fe      	b.n	800086c <UsageFault_Handler+0x4>

0800086e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800086e:	b480      	push	{r7}
 8000870:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000872:	bf00      	nop
 8000874:	46bd      	mov	sp, r7
 8000876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087a:	4770      	bx	lr

0800087c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000880:	bf00      	nop
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr

0800088a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800088a:	b480      	push	{r7}
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800088e:	bf00      	nop
 8000890:	46bd      	mov	sp, r7
 8000892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000896:	4770      	bx	lr

08000898 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800089c:	f000 f932 	bl	8000b04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a0:	bf00      	nop
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80008a8:	4802      	ldr	r0, [pc, #8]	; (80008b4 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80008aa:	f001 f9f2 	bl	8001c92 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	2000038c 	.word	0x2000038c

080008b8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af00      	add	r7, sp, #0
 80008be:	60f8      	str	r0, [r7, #12]
 80008c0:	60b9      	str	r1, [r7, #8]
 80008c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]
 80008c8:	e00a      	b.n	80008e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80008ca:	f3af 8000 	nop.w
 80008ce:	4601      	mov	r1, r0
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	1c5a      	adds	r2, r3, #1
 80008d4:	60ba      	str	r2, [r7, #8]
 80008d6:	b2ca      	uxtb	r2, r1
 80008d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	3301      	adds	r3, #1
 80008de:	617b      	str	r3, [r7, #20]
 80008e0:	697a      	ldr	r2, [r7, #20]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	429a      	cmp	r2, r3
 80008e6:	dbf0      	blt.n	80008ca <_read+0x12>
	}

return len;
 80008e8:	687b      	ldr	r3, [r7, #4]
}
 80008ea:	4618      	mov	r0, r3
 80008ec:	3718      	adds	r7, #24
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}

080008f2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80008f2:	b580      	push	{r7, lr}
 80008f4:	b086      	sub	sp, #24
 80008f6:	af00      	add	r7, sp, #0
 80008f8:	60f8      	str	r0, [r7, #12]
 80008fa:	60b9      	str	r1, [r7, #8]
 80008fc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008fe:	2300      	movs	r3, #0
 8000900:	617b      	str	r3, [r7, #20]
 8000902:	e009      	b.n	8000918 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	1c5a      	adds	r2, r3, #1
 8000908:	60ba      	str	r2, [r7, #8]
 800090a:	781b      	ldrb	r3, [r3, #0]
 800090c:	4618      	mov	r0, r3
 800090e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	3301      	adds	r3, #1
 8000916:	617b      	str	r3, [r7, #20]
 8000918:	697a      	ldr	r2, [r7, #20]
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	429a      	cmp	r2, r3
 800091e:	dbf1      	blt.n	8000904 <_write+0x12>
	}
	return len;
 8000920:	687b      	ldr	r3, [r7, #4]
}
 8000922:	4618      	mov	r0, r3
 8000924:	3718      	adds	r7, #24
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}

0800092a <_close>:

int _close(int file)
{
 800092a:	b480      	push	{r7}
 800092c:	b083      	sub	sp, #12
 800092e:	af00      	add	r7, sp, #0
 8000930:	6078      	str	r0, [r7, #4]
	return -1;
 8000932:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000936:	4618      	mov	r0, r3
 8000938:	370c      	adds	r7, #12
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr

08000942 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000942:	b480      	push	{r7}
 8000944:	b083      	sub	sp, #12
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
 800094a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800094c:	683b      	ldr	r3, [r7, #0]
 800094e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000952:	605a      	str	r2, [r3, #4]
	return 0;
 8000954:	2300      	movs	r3, #0
}
 8000956:	4618      	mov	r0, r3
 8000958:	370c      	adds	r7, #12
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr

08000962 <_isatty>:

int _isatty(int file)
{
 8000962:	b480      	push	{r7}
 8000964:	b083      	sub	sp, #12
 8000966:	af00      	add	r7, sp, #0
 8000968:	6078      	str	r0, [r7, #4]
	return 1;
 800096a:	2301      	movs	r3, #1
}
 800096c:	4618      	mov	r0, r3
 800096e:	370c      	adds	r7, #12
 8000970:	46bd      	mov	sp, r7
 8000972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000976:	4770      	bx	lr

08000978 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000978:	b480      	push	{r7}
 800097a:	b085      	sub	sp, #20
 800097c:	af00      	add	r7, sp, #0
 800097e:	60f8      	str	r0, [r7, #12]
 8000980:	60b9      	str	r1, [r7, #8]
 8000982:	607a      	str	r2, [r7, #4]
	return 0;
 8000984:	2300      	movs	r3, #0
}
 8000986:	4618      	mov	r0, r3
 8000988:	3714      	adds	r7, #20
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr
	...

08000994 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800099c:	4a14      	ldr	r2, [pc, #80]	; (80009f0 <_sbrk+0x5c>)
 800099e:	4b15      	ldr	r3, [pc, #84]	; (80009f4 <_sbrk+0x60>)
 80009a0:	1ad3      	subs	r3, r2, r3
 80009a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009a4:	697b      	ldr	r3, [r7, #20]
 80009a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009a8:	4b13      	ldr	r3, [pc, #76]	; (80009f8 <_sbrk+0x64>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d102      	bne.n	80009b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009b0:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <_sbrk+0x64>)
 80009b2:	4a12      	ldr	r2, [pc, #72]	; (80009fc <_sbrk+0x68>)
 80009b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009b6:	4b10      	ldr	r3, [pc, #64]	; (80009f8 <_sbrk+0x64>)
 80009b8:	681a      	ldr	r2, [r3, #0]
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	4413      	add	r3, r2
 80009be:	693a      	ldr	r2, [r7, #16]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d207      	bcs.n	80009d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009c4:	f005 ff78 	bl	80068b8 <__errno>
 80009c8:	4603      	mov	r3, r0
 80009ca:	220c      	movs	r2, #12
 80009cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009ce:	f04f 33ff 	mov.w	r3, #4294967295
 80009d2:	e009      	b.n	80009e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009d4:	4b08      	ldr	r3, [pc, #32]	; (80009f8 <_sbrk+0x64>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009da:	4b07      	ldr	r3, [pc, #28]	; (80009f8 <_sbrk+0x64>)
 80009dc:	681a      	ldr	r2, [r3, #0]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4413      	add	r3, r2
 80009e2:	4a05      	ldr	r2, [pc, #20]	; (80009f8 <_sbrk+0x64>)
 80009e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009e6:	68fb      	ldr	r3, [r7, #12]
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	3718      	adds	r7, #24
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20010000 	.word	0x20010000
 80009f4:	00000400 	.word	0x00000400
 80009f8:	20000244 	.word	0x20000244
 80009fc:	200006c0 	.word	0x200006c0

08000a00 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a04:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <SystemInit+0x20>)
 8000a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a0a:	4a05      	ldr	r2, [pc, #20]	; (8000a20 <SystemInit+0x20>)
 8000a0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a5c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a28:	480d      	ldr	r0, [pc, #52]	; (8000a60 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a2a:	490e      	ldr	r1, [pc, #56]	; (8000a64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a2c:	4a0e      	ldr	r2, [pc, #56]	; (8000a68 <LoopForever+0xe>)
  movs r3, #0
 8000a2e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a30:	e002      	b.n	8000a38 <LoopCopyDataInit>

08000a32 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a32:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a34:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a36:	3304      	adds	r3, #4

08000a38 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a38:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a3a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a3c:	d3f9      	bcc.n	8000a32 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a3e:	4a0b      	ldr	r2, [pc, #44]	; (8000a6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a40:	4c0b      	ldr	r4, [pc, #44]	; (8000a70 <LoopForever+0x16>)
  movs r3, #0
 8000a42:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a44:	e001      	b.n	8000a4a <LoopFillZerobss>

08000a46 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a46:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a48:	3204      	adds	r2, #4

08000a4a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a4a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a4c:	d3fb      	bcc.n	8000a46 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a4e:	f7ff ffd7 	bl	8000a00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a52:	f005 ff37 	bl	80068c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a56:	f7ff fc1b 	bl	8000290 <main>

08000a5a <LoopForever>:

LoopForever:
    b LoopForever
 8000a5a:	e7fe      	b.n	8000a5a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a5c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000a60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a64:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8000a68:	08007fbc 	.word	0x08007fbc
  ldr r2, =_sbss
 8000a6c:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8000a70:	200006bc 	.word	0x200006bc

08000a74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a74:	e7fe      	b.n	8000a74 <ADC1_2_IRQHandler>
	...

08000a78 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a7c:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <HAL_Init+0x28>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a07      	ldr	r2, [pc, #28]	; (8000aa0 <HAL_Init+0x28>)
 8000a82:	f043 0310 	orr.w	r3, r3, #16
 8000a86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a88:	2003      	movs	r0, #3
 8000a8a:	f000 f94f 	bl	8000d2c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a8e:	2000      	movs	r0, #0
 8000a90:	f000 f808 	bl	8000aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a94:	f7ff fde4 	bl	8000660 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a98:	2300      	movs	r3, #0
}
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	40022000 	.word	0x40022000

08000aa4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aac:	4b12      	ldr	r3, [pc, #72]	; (8000af8 <HAL_InitTick+0x54>)
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	4b12      	ldr	r3, [pc, #72]	; (8000afc <HAL_InitTick+0x58>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f000 f967 	bl	8000d96 <HAL_SYSTICK_Config>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e00e      	b.n	8000af0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b0f      	cmp	r3, #15
 8000ad6:	d80a      	bhi.n	8000aee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	f000 f92f 	bl	8000d42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae4:	4a06      	ldr	r2, [pc, #24]	; (8000b00 <HAL_InitTick+0x5c>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000aea:	2300      	movs	r3, #0
 8000aec:	e000      	b.n	8000af0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000000 	.word	0x20000000
 8000afc:	20000008 	.word	0x20000008
 8000b00:	20000004 	.word	0x20000004

08000b04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b08:	4b06      	ldr	r3, [pc, #24]	; (8000b24 <HAL_IncTick+0x20>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <HAL_IncTick+0x24>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4413      	add	r3, r2
 8000b14:	4a04      	ldr	r2, [pc, #16]	; (8000b28 <HAL_IncTick+0x24>)
 8000b16:	6013      	str	r3, [r2, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000008 	.word	0x20000008
 8000b28:	20000678 	.word	0x20000678

08000b2c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <HAL_GetTick+0x14>)
 8000b32:	681b      	ldr	r3, [r3, #0]
}
 8000b34:	4618      	mov	r0, r3
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	20000678 	.word	0x20000678

08000b44 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b4c:	f7ff ffee 	bl	8000b2c <HAL_GetTick>
 8000b50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b5c:	d005      	beq.n	8000b6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b5e:	4b0a      	ldr	r3, [pc, #40]	; (8000b88 <HAL_Delay+0x44>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	461a      	mov	r2, r3
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	4413      	add	r3, r2
 8000b68:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b6a:	bf00      	nop
 8000b6c:	f7ff ffde 	bl	8000b2c <HAL_GetTick>
 8000b70:	4602      	mov	r2, r0
 8000b72:	68bb      	ldr	r3, [r7, #8]
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	68fa      	ldr	r2, [r7, #12]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d8f7      	bhi.n	8000b6c <HAL_Delay+0x28>
  {
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	bf00      	nop
 8000b80:	3710      	adds	r7, #16
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	20000008 	.word	0x20000008

08000b8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	f003 0307 	and.w	r3, r3, #7
 8000b9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b9c:	4b0c      	ldr	r3, [pc, #48]	; (8000bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ba2:	68ba      	ldr	r2, [r7, #8]
 8000ba4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ba8:	4013      	ands	r3, r2
 8000baa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bbe:	4a04      	ldr	r2, [pc, #16]	; (8000bd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	60d3      	str	r3, [r2, #12]
}
 8000bc4:	bf00      	nop
 8000bc6:	3714      	adds	r7, #20
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bd8:	4b04      	ldr	r3, [pc, #16]	; (8000bec <__NVIC_GetPriorityGrouping+0x18>)
 8000bda:	68db      	ldr	r3, [r3, #12]
 8000bdc:	0a1b      	lsrs	r3, r3, #8
 8000bde:	f003 0307 	and.w	r3, r3, #7
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr
 8000bec:	e000ed00 	.word	0xe000ed00

08000bf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	b083      	sub	sp, #12
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	db0b      	blt.n	8000c1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	f003 021f 	and.w	r2, r3, #31
 8000c08:	4907      	ldr	r1, [pc, #28]	; (8000c28 <__NVIC_EnableIRQ+0x38>)
 8000c0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0e:	095b      	lsrs	r3, r3, #5
 8000c10:	2001      	movs	r0, #1
 8000c12:	fa00 f202 	lsl.w	r2, r0, r2
 8000c16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	e000e100 	.word	0xe000e100

08000c2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b083      	sub	sp, #12
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	4603      	mov	r3, r0
 8000c34:	6039      	str	r1, [r7, #0]
 8000c36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	db0a      	blt.n	8000c56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	490c      	ldr	r1, [pc, #48]	; (8000c78 <__NVIC_SetPriority+0x4c>)
 8000c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4a:	0112      	lsls	r2, r2, #4
 8000c4c:	b2d2      	uxtb	r2, r2
 8000c4e:	440b      	add	r3, r1
 8000c50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c54:	e00a      	b.n	8000c6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	b2da      	uxtb	r2, r3
 8000c5a:	4908      	ldr	r1, [pc, #32]	; (8000c7c <__NVIC_SetPriority+0x50>)
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	f003 030f 	and.w	r3, r3, #15
 8000c62:	3b04      	subs	r3, #4
 8000c64:	0112      	lsls	r2, r2, #4
 8000c66:	b2d2      	uxtb	r2, r2
 8000c68:	440b      	add	r3, r1
 8000c6a:	761a      	strb	r2, [r3, #24]
}
 8000c6c:	bf00      	nop
 8000c6e:	370c      	adds	r7, #12
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	e000e100 	.word	0xe000e100
 8000c7c:	e000ed00 	.word	0xe000ed00

08000c80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b089      	sub	sp, #36	; 0x24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	60f8      	str	r0, [r7, #12]
 8000c88:	60b9      	str	r1, [r7, #8]
 8000c8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	f003 0307 	and.w	r3, r3, #7
 8000c92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c94:	69fb      	ldr	r3, [r7, #28]
 8000c96:	f1c3 0307 	rsb	r3, r3, #7
 8000c9a:	2b04      	cmp	r3, #4
 8000c9c:	bf28      	it	cs
 8000c9e:	2304      	movcs	r3, #4
 8000ca0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ca2:	69fb      	ldr	r3, [r7, #28]
 8000ca4:	3304      	adds	r3, #4
 8000ca6:	2b06      	cmp	r3, #6
 8000ca8:	d902      	bls.n	8000cb0 <NVIC_EncodePriority+0x30>
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	3b03      	subs	r3, #3
 8000cae:	e000      	b.n	8000cb2 <NVIC_EncodePriority+0x32>
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb4:	f04f 32ff 	mov.w	r2, #4294967295
 8000cb8:	69bb      	ldr	r3, [r7, #24]
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	43da      	mvns	r2, r3
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	401a      	ands	r2, r3
 8000cc4:	697b      	ldr	r3, [r7, #20]
 8000cc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ccc:	697b      	ldr	r3, [r7, #20]
 8000cce:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd2:	43d9      	mvns	r1, r3
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd8:	4313      	orrs	r3, r2
         );
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3724      	adds	r7, #36	; 0x24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
	...

08000ce8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b082      	sub	sp, #8
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	3b01      	subs	r3, #1
 8000cf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000cf8:	d301      	bcc.n	8000cfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e00f      	b.n	8000d1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cfe:	4a0a      	ldr	r2, [pc, #40]	; (8000d28 <SysTick_Config+0x40>)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d06:	210f      	movs	r1, #15
 8000d08:	f04f 30ff 	mov.w	r0, #4294967295
 8000d0c:	f7ff ff8e 	bl	8000c2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d10:	4b05      	ldr	r3, [pc, #20]	; (8000d28 <SysTick_Config+0x40>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d16:	4b04      	ldr	r3, [pc, #16]	; (8000d28 <SysTick_Config+0x40>)
 8000d18:	2207      	movs	r2, #7
 8000d1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d1c:	2300      	movs	r3, #0
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	e000e010 	.word	0xe000e010

08000d2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d34:	6878      	ldr	r0, [r7, #4]
 8000d36:	f7ff ff29 	bl	8000b8c <__NVIC_SetPriorityGrouping>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}

08000d42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d42:	b580      	push	{r7, lr}
 8000d44:	b086      	sub	sp, #24
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	4603      	mov	r3, r0
 8000d4a:	60b9      	str	r1, [r7, #8]
 8000d4c:	607a      	str	r2, [r7, #4]
 8000d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d50:	2300      	movs	r3, #0
 8000d52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d54:	f7ff ff3e 	bl	8000bd4 <__NVIC_GetPriorityGrouping>
 8000d58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	68b9      	ldr	r1, [r7, #8]
 8000d5e:	6978      	ldr	r0, [r7, #20]
 8000d60:	f7ff ff8e 	bl	8000c80 <NVIC_EncodePriority>
 8000d64:	4602      	mov	r2, r0
 8000d66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f7ff ff5d 	bl	8000c2c <__NVIC_SetPriority>
}
 8000d72:	bf00      	nop
 8000d74:	3718      	adds	r7, #24
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}

08000d7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d7a:	b580      	push	{r7, lr}
 8000d7c:	b082      	sub	sp, #8
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	4603      	mov	r3, r0
 8000d82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f7ff ff31 	bl	8000bf0 <__NVIC_EnableIRQ>
}
 8000d8e:	bf00      	nop
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}

08000d96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d96:	b580      	push	{r7, lr}
 8000d98:	b082      	sub	sp, #8
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff ffa2 	bl	8000ce8 <SysTick_Config>
 8000da4:	4603      	mov	r3, r0
}
 8000da6:	4618      	mov	r0, r3
 8000da8:	3708      	adds	r7, #8
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
	...

08000db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b087      	sub	sp, #28
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
 8000db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dbe:	e160      	b.n	8001082 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dcc:	4013      	ands	r3, r2
 8000dce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	f000 8152 	beq.w	800107c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	685b      	ldr	r3, [r3, #4]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d00b      	beq.n	8000df8 <HAL_GPIO_Init+0x48>
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	2b02      	cmp	r3, #2
 8000de6:	d007      	beq.n	8000df8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dec:	2b11      	cmp	r3, #17
 8000dee:	d003      	beq.n	8000df8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	2b12      	cmp	r3, #18
 8000df6:	d130      	bne.n	8000e5a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	689b      	ldr	r3, [r3, #8]
 8000dfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000dfe:	697b      	ldr	r3, [r7, #20]
 8000e00:	005b      	lsls	r3, r3, #1
 8000e02:	2203      	movs	r2, #3
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
 8000e08:	43db      	mvns	r3, r3
 8000e0a:	693a      	ldr	r2, [r7, #16]
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	68da      	ldr	r2, [r3, #12]
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	fa02 f303 	lsl.w	r3, r2, r3
 8000e1c:	693a      	ldr	r2, [r7, #16]
 8000e1e:	4313      	orrs	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	693a      	ldr	r2, [r7, #16]
 8000e26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	685b      	ldr	r3, [r3, #4]
 8000e2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e2e:	2201      	movs	r2, #1
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	43db      	mvns	r3, r3
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	091b      	lsrs	r3, r3, #4
 8000e44:	f003 0201 	and.w	r2, r3, #1
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4e:	693a      	ldr	r2, [r7, #16]
 8000e50:	4313      	orrs	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	693a      	ldr	r2, [r7, #16]
 8000e58:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	68db      	ldr	r3, [r3, #12]
 8000e5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	2203      	movs	r2, #3
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43db      	mvns	r3, r3
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	689a      	ldr	r2, [r3, #8]
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	4313      	orrs	r3, r2
 8000e82:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	693a      	ldr	r2, [r7, #16]
 8000e88:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	2b02      	cmp	r3, #2
 8000e90:	d003      	beq.n	8000e9a <HAL_GPIO_Init+0xea>
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	2b12      	cmp	r3, #18
 8000e98:	d123      	bne.n	8000ee2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	08da      	lsrs	r2, r3, #3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	3208      	adds	r2, #8
 8000ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ea8:	697b      	ldr	r3, [r7, #20]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	220f      	movs	r2, #15
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43db      	mvns	r3, r3
 8000eb8:	693a      	ldr	r2, [r7, #16]
 8000eba:	4013      	ands	r3, r2
 8000ebc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	691a      	ldr	r2, [r3, #16]
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	f003 0307 	and.w	r3, r3, #7
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	fa02 f303 	lsl.w	r3, r2, r3
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	08da      	lsrs	r2, r3, #3
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	3208      	adds	r2, #8
 8000edc:	6939      	ldr	r1, [r7, #16]
 8000ede:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	2203      	movs	r2, #3
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43db      	mvns	r3, r3
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	685b      	ldr	r3, [r3, #4]
 8000efe:	f003 0203 	and.w	r2, r3, #3
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	693a      	ldr	r2, [r7, #16]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	f000 80ac 	beq.w	800107c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f24:	4b5e      	ldr	r3, [pc, #376]	; (80010a0 <HAL_GPIO_Init+0x2f0>)
 8000f26:	699b      	ldr	r3, [r3, #24]
 8000f28:	4a5d      	ldr	r2, [pc, #372]	; (80010a0 <HAL_GPIO_Init+0x2f0>)
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	6193      	str	r3, [r2, #24]
 8000f30:	4b5b      	ldr	r3, [pc, #364]	; (80010a0 <HAL_GPIO_Init+0x2f0>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	f003 0301 	and.w	r3, r3, #1
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f3c:	4a59      	ldr	r2, [pc, #356]	; (80010a4 <HAL_GPIO_Init+0x2f4>)
 8000f3e:	697b      	ldr	r3, [r7, #20]
 8000f40:	089b      	lsrs	r3, r3, #2
 8000f42:	3302      	adds	r3, #2
 8000f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	009b      	lsls	r3, r3, #2
 8000f52:	220f      	movs	r2, #15
 8000f54:	fa02 f303 	lsl.w	r3, r2, r3
 8000f58:	43db      	mvns	r3, r3
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000f66:	d025      	beq.n	8000fb4 <HAL_GPIO_Init+0x204>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	4a4f      	ldr	r2, [pc, #316]	; (80010a8 <HAL_GPIO_Init+0x2f8>)
 8000f6c:	4293      	cmp	r3, r2
 8000f6e:	d01f      	beq.n	8000fb0 <HAL_GPIO_Init+0x200>
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	4a4e      	ldr	r2, [pc, #312]	; (80010ac <HAL_GPIO_Init+0x2fc>)
 8000f74:	4293      	cmp	r3, r2
 8000f76:	d019      	beq.n	8000fac <HAL_GPIO_Init+0x1fc>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a4d      	ldr	r2, [pc, #308]	; (80010b0 <HAL_GPIO_Init+0x300>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d013      	beq.n	8000fa8 <HAL_GPIO_Init+0x1f8>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a4c      	ldr	r2, [pc, #304]	; (80010b4 <HAL_GPIO_Init+0x304>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d00d      	beq.n	8000fa4 <HAL_GPIO_Init+0x1f4>
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	4a4b      	ldr	r2, [pc, #300]	; (80010b8 <HAL_GPIO_Init+0x308>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d007      	beq.n	8000fa0 <HAL_GPIO_Init+0x1f0>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a4a      	ldr	r2, [pc, #296]	; (80010bc <HAL_GPIO_Init+0x30c>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d101      	bne.n	8000f9c <HAL_GPIO_Init+0x1ec>
 8000f98:	2306      	movs	r3, #6
 8000f9a:	e00c      	b.n	8000fb6 <HAL_GPIO_Init+0x206>
 8000f9c:	2307      	movs	r3, #7
 8000f9e:	e00a      	b.n	8000fb6 <HAL_GPIO_Init+0x206>
 8000fa0:	2305      	movs	r3, #5
 8000fa2:	e008      	b.n	8000fb6 <HAL_GPIO_Init+0x206>
 8000fa4:	2304      	movs	r3, #4
 8000fa6:	e006      	b.n	8000fb6 <HAL_GPIO_Init+0x206>
 8000fa8:	2303      	movs	r3, #3
 8000faa:	e004      	b.n	8000fb6 <HAL_GPIO_Init+0x206>
 8000fac:	2302      	movs	r3, #2
 8000fae:	e002      	b.n	8000fb6 <HAL_GPIO_Init+0x206>
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	e000      	b.n	8000fb6 <HAL_GPIO_Init+0x206>
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	697a      	ldr	r2, [r7, #20]
 8000fb8:	f002 0203 	and.w	r2, r2, #3
 8000fbc:	0092      	lsls	r2, r2, #2
 8000fbe:	4093      	lsls	r3, r2
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fc6:	4937      	ldr	r1, [pc, #220]	; (80010a4 <HAL_GPIO_Init+0x2f4>)
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	089b      	lsrs	r3, r3, #2
 8000fcc:	3302      	adds	r3, #2
 8000fce:	693a      	ldr	r2, [r7, #16]
 8000fd0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fd4:	4b3a      	ldr	r3, [pc, #232]	; (80010c0 <HAL_GPIO_Init+0x310>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	43db      	mvns	r3, r3
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d003      	beq.n	8000ff8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000ff0:	693a      	ldr	r2, [r7, #16]
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000ff8:	4a31      	ldr	r2, [pc, #196]	; (80010c0 <HAL_GPIO_Init+0x310>)
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000ffe:	4b30      	ldr	r3, [pc, #192]	; (80010c0 <HAL_GPIO_Init+0x310>)
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	43db      	mvns	r3, r3
 8001008:	693a      	ldr	r2, [r7, #16]
 800100a:	4013      	ands	r3, r2
 800100c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001016:	2b00      	cmp	r3, #0
 8001018:	d003      	beq.n	8001022 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	4313      	orrs	r3, r2
 8001020:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001022:	4a27      	ldr	r2, [pc, #156]	; (80010c0 <HAL_GPIO_Init+0x310>)
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001028:	4b25      	ldr	r3, [pc, #148]	; (80010c0 <HAL_GPIO_Init+0x310>)
 800102a:	689b      	ldr	r3, [r3, #8]
 800102c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	43db      	mvns	r3, r3
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4013      	ands	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d003      	beq.n	800104c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001044:	693a      	ldr	r2, [r7, #16]
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	4313      	orrs	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800104c:	4a1c      	ldr	r2, [pc, #112]	; (80010c0 <HAL_GPIO_Init+0x310>)
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001052:	4b1b      	ldr	r3, [pc, #108]	; (80010c0 <HAL_GPIO_Init+0x310>)
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	43db      	mvns	r3, r3
 800105c:	693a      	ldr	r2, [r7, #16]
 800105e:	4013      	ands	r3, r2
 8001060:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d003      	beq.n	8001076 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	4313      	orrs	r3, r2
 8001074:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001076:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <HAL_GPIO_Init+0x310>)
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	3301      	adds	r3, #1
 8001080:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	fa22 f303 	lsr.w	r3, r2, r3
 800108c:	2b00      	cmp	r3, #0
 800108e:	f47f ae97 	bne.w	8000dc0 <HAL_GPIO_Init+0x10>
  }
}
 8001092:	bf00      	nop
 8001094:	bf00      	nop
 8001096:	371c      	adds	r7, #28
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40010000 	.word	0x40010000
 80010a8:	48000400 	.word	0x48000400
 80010ac:	48000800 	.word	0x48000800
 80010b0:	48000c00 	.word	0x48000c00
 80010b4:	48001000 	.word	0x48001000
 80010b8:	48001400 	.word	0x48001400
 80010bc:	48001800 	.word	0x48001800
 80010c0:	40010400 	.word	0x40010400

080010c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b083      	sub	sp, #12
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	807b      	strh	r3, [r7, #2]
 80010d0:	4613      	mov	r3, r2
 80010d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80010d4:	787b      	ldrb	r3, [r7, #1]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d003      	beq.n	80010e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010da:	887a      	ldrh	r2, [r7, #2]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010e0:	e002      	b.n	80010e8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010e2:	887a      	ldrh	r2, [r7, #2]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d101      	bne.n	8001106 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e081      	b.n	800120a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800110c:	b2db      	uxtb	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d106      	bne.n	8001120 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f7ff fac4 	bl	80006a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2224      	movs	r2, #36	; 0x24
 8001124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f022 0201 	bic.w	r2, r2, #1
 8001136:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	685a      	ldr	r2, [r3, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001144:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	689a      	ldr	r2, [r3, #8]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001154:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	68db      	ldr	r3, [r3, #12]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d107      	bne.n	800116e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	689a      	ldr	r2, [r3, #8]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800116a:	609a      	str	r2, [r3, #8]
 800116c:	e006      	b.n	800117c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689a      	ldr	r2, [r3, #8]
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800117a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	2b02      	cmp	r3, #2
 8001182:	d104      	bne.n	800118e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800118c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	6812      	ldr	r2, [r2, #0]
 8001198:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800119c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	68da      	ldr	r2, [r3, #12]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80011b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	691a      	ldr	r2, [r3, #16]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	ea42 0103 	orr.w	r1, r2, r3
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	699b      	ldr	r3, [r3, #24]
 80011c2:	021a      	lsls	r2, r3, #8
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	430a      	orrs	r2, r1
 80011ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	69d9      	ldr	r1, [r3, #28]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6a1a      	ldr	r2, [r3, #32]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	430a      	orrs	r2, r1
 80011da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f042 0201 	orr.w	r2, r2, #1
 80011ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2200      	movs	r2, #0
 80011f0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2220      	movs	r2, #32
 80011f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2200      	movs	r2, #0
 80011fe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b088      	sub	sp, #32
 8001218:	af02      	add	r7, sp, #8
 800121a:	60f8      	str	r0, [r7, #12]
 800121c:	607a      	str	r2, [r7, #4]
 800121e:	461a      	mov	r2, r3
 8001220:	460b      	mov	r3, r1
 8001222:	817b      	strh	r3, [r7, #10]
 8001224:	4613      	mov	r3, r2
 8001226:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800122e:	b2db      	uxtb	r3, r3
 8001230:	2b20      	cmp	r3, #32
 8001232:	f040 80da 	bne.w	80013ea <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800123c:	2b01      	cmp	r3, #1
 800123e:	d101      	bne.n	8001244 <HAL_I2C_Master_Transmit+0x30>
 8001240:	2302      	movs	r3, #2
 8001242:	e0d3      	b.n	80013ec <HAL_I2C_Master_Transmit+0x1d8>
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	2201      	movs	r2, #1
 8001248:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800124c:	f7ff fc6e 	bl	8000b2c <HAL_GetTick>
 8001250:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001252:	697b      	ldr	r3, [r7, #20]
 8001254:	9300      	str	r3, [sp, #0]
 8001256:	2319      	movs	r3, #25
 8001258:	2201      	movs	r2, #1
 800125a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800125e:	68f8      	ldr	r0, [r7, #12]
 8001260:	f000 f9e6 	bl	8001630 <I2C_WaitOnFlagUntilTimeout>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800126a:	2301      	movs	r3, #1
 800126c:	e0be      	b.n	80013ec <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	2221      	movs	r2, #33	; 0x21
 8001272:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	2210      	movs	r2, #16
 800127a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	2200      	movs	r2, #0
 8001282:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	687a      	ldr	r2, [r7, #4]
 8001288:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800128a:	68fb      	ldr	r3, [r7, #12]
 800128c:	893a      	ldrh	r2, [r7, #8]
 800128e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	2200      	movs	r2, #0
 8001294:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800129a:	b29b      	uxth	r3, r3
 800129c:	2bff      	cmp	r3, #255	; 0xff
 800129e:	d90e      	bls.n	80012be <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	22ff      	movs	r2, #255	; 0xff
 80012a4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012aa:	b2da      	uxtb	r2, r3
 80012ac:	8979      	ldrh	r1, [r7, #10]
 80012ae:	4b51      	ldr	r3, [pc, #324]	; (80013f4 <HAL_I2C_Master_Transmit+0x1e0>)
 80012b0:	9300      	str	r3, [sp, #0]
 80012b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012b6:	68f8      	ldr	r0, [r7, #12]
 80012b8:	f000 fb48 	bl	800194c <I2C_TransferConfig>
 80012bc:	e06c      	b.n	8001398 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012c2:	b29a      	uxth	r2, r3
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80012cc:	b2da      	uxtb	r2, r3
 80012ce:	8979      	ldrh	r1, [r7, #10]
 80012d0:	4b48      	ldr	r3, [pc, #288]	; (80013f4 <HAL_I2C_Master_Transmit+0x1e0>)
 80012d2:	9300      	str	r3, [sp, #0]
 80012d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80012d8:	68f8      	ldr	r0, [r7, #12]
 80012da:	f000 fb37 	bl	800194c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80012de:	e05b      	b.n	8001398 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80012e0:	697a      	ldr	r2, [r7, #20]
 80012e2:	6a39      	ldr	r1, [r7, #32]
 80012e4:	68f8      	ldr	r0, [r7, #12]
 80012e6:	f000 f9e3 	bl	80016b0 <I2C_WaitOnTXISFlagUntilTimeout>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d001      	beq.n	80012f4 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80012f0:	2301      	movs	r3, #1
 80012f2:	e07b      	b.n	80013ec <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f8:	781a      	ldrb	r2, [r3, #0]
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001304:	1c5a      	adds	r2, r3, #1
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800130e:	b29b      	uxth	r3, r3
 8001310:	3b01      	subs	r3, #1
 8001312:	b29a      	uxth	r2, r3
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800131c:	3b01      	subs	r3, #1
 800131e:	b29a      	uxth	r2, r3
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001328:	b29b      	uxth	r3, r3
 800132a:	2b00      	cmp	r3, #0
 800132c:	d034      	beq.n	8001398 <HAL_I2C_Master_Transmit+0x184>
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001332:	2b00      	cmp	r3, #0
 8001334:	d130      	bne.n	8001398 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	9300      	str	r3, [sp, #0]
 800133a:	6a3b      	ldr	r3, [r7, #32]
 800133c:	2200      	movs	r2, #0
 800133e:	2180      	movs	r1, #128	; 0x80
 8001340:	68f8      	ldr	r0, [r7, #12]
 8001342:	f000 f975 	bl	8001630 <I2C_WaitOnFlagUntilTimeout>
 8001346:	4603      	mov	r3, r0
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
 800134e:	e04d      	b.n	80013ec <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001354:	b29b      	uxth	r3, r3
 8001356:	2bff      	cmp	r3, #255	; 0xff
 8001358:	d90e      	bls.n	8001378 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	22ff      	movs	r2, #255	; 0xff
 800135e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001364:	b2da      	uxtb	r2, r3
 8001366:	8979      	ldrh	r1, [r7, #10]
 8001368:	2300      	movs	r3, #0
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001370:	68f8      	ldr	r0, [r7, #12]
 8001372:	f000 faeb 	bl	800194c <I2C_TransferConfig>
 8001376:	e00f      	b.n	8001398 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800137c:	b29a      	uxth	r2, r3
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001386:	b2da      	uxtb	r2, r3
 8001388:	8979      	ldrh	r1, [r7, #10]
 800138a:	2300      	movs	r3, #0
 800138c:	9300      	str	r3, [sp, #0]
 800138e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001392:	68f8      	ldr	r0, [r7, #12]
 8001394:	f000 fada 	bl	800194c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800139c:	b29b      	uxth	r3, r3
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d19e      	bne.n	80012e0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	6a39      	ldr	r1, [r7, #32]
 80013a6:	68f8      	ldr	r0, [r7, #12]
 80013a8:	f000 f9c2 	bl	8001730 <I2C_WaitOnSTOPFlagUntilTimeout>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80013b2:	2301      	movs	r3, #1
 80013b4:	e01a      	b.n	80013ec <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2220      	movs	r2, #32
 80013bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	6859      	ldr	r1, [r3, #4]
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	4b0b      	ldr	r3, [pc, #44]	; (80013f8 <HAL_I2C_Master_Transmit+0x1e4>)
 80013ca:	400b      	ands	r3, r1
 80013cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	2220      	movs	r2, #32
 80013d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	2200      	movs	r2, #0
 80013da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2200      	movs	r2, #0
 80013e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80013e6:	2300      	movs	r3, #0
 80013e8:	e000      	b.n	80013ec <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80013ea:	2302      	movs	r3, #2
  }
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	80002000 	.word	0x80002000
 80013f8:	fe00e800 	.word	0xfe00e800

080013fc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b088      	sub	sp, #32
 8001400:	af02      	add	r7, sp, #8
 8001402:	60f8      	str	r0, [r7, #12]
 8001404:	607a      	str	r2, [r7, #4]
 8001406:	461a      	mov	r2, r3
 8001408:	460b      	mov	r3, r1
 800140a:	817b      	strh	r3, [r7, #10]
 800140c:	4613      	mov	r3, r2
 800140e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2b20      	cmp	r3, #32
 800141a:	f040 80db 	bne.w	80015d4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001424:	2b01      	cmp	r3, #1
 8001426:	d101      	bne.n	800142c <HAL_I2C_Master_Receive+0x30>
 8001428:	2302      	movs	r3, #2
 800142a:	e0d4      	b.n	80015d6 <HAL_I2C_Master_Receive+0x1da>
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	2201      	movs	r2, #1
 8001430:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001434:	f7ff fb7a 	bl	8000b2c <HAL_GetTick>
 8001438:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800143a:	697b      	ldr	r3, [r7, #20]
 800143c:	9300      	str	r3, [sp, #0]
 800143e:	2319      	movs	r3, #25
 8001440:	2201      	movs	r2, #1
 8001442:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001446:	68f8      	ldr	r0, [r7, #12]
 8001448:	f000 f8f2 	bl	8001630 <I2C_WaitOnFlagUntilTimeout>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e0bf      	b.n	80015d6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2222      	movs	r2, #34	; 0x22
 800145a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	2210      	movs	r2, #16
 8001462:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	2200      	movs	r2, #0
 800146a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	687a      	ldr	r2, [r7, #4]
 8001470:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	893a      	ldrh	r2, [r7, #8]
 8001476:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	2200      	movs	r2, #0
 800147c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001482:	b29b      	uxth	r3, r3
 8001484:	2bff      	cmp	r3, #255	; 0xff
 8001486:	d90e      	bls.n	80014a6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	22ff      	movs	r2, #255	; 0xff
 800148c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001492:	b2da      	uxtb	r2, r3
 8001494:	8979      	ldrh	r1, [r7, #10]
 8001496:	4b52      	ldr	r3, [pc, #328]	; (80015e0 <HAL_I2C_Master_Receive+0x1e4>)
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800149e:	68f8      	ldr	r0, [r7, #12]
 80014a0:	f000 fa54 	bl	800194c <I2C_TransferConfig>
 80014a4:	e06d      	b.n	8001582 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80014aa:	b29a      	uxth	r2, r3
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	8979      	ldrh	r1, [r7, #10]
 80014b8:	4b49      	ldr	r3, [pc, #292]	; (80015e0 <HAL_I2C_Master_Receive+0x1e4>)
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80014c0:	68f8      	ldr	r0, [r7, #12]
 80014c2:	f000 fa43 	bl	800194c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80014c6:	e05c      	b.n	8001582 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80014c8:	697a      	ldr	r2, [r7, #20]
 80014ca:	6a39      	ldr	r1, [r7, #32]
 80014cc:	68f8      	ldr	r0, [r7, #12]
 80014ce:	f000 f96b 	bl	80017a8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	e07c      	b.n	80015d6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e6:	b2d2      	uxtb	r2, r2
 80014e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014ee:	1c5a      	adds	r2, r3, #1
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80014f8:	3b01      	subs	r3, #1
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001504:	b29b      	uxth	r3, r3
 8001506:	3b01      	subs	r3, #1
 8001508:	b29a      	uxth	r2, r3
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001512:	b29b      	uxth	r3, r3
 8001514:	2b00      	cmp	r3, #0
 8001516:	d034      	beq.n	8001582 <HAL_I2C_Master_Receive+0x186>
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800151c:	2b00      	cmp	r3, #0
 800151e:	d130      	bne.n	8001582 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	9300      	str	r3, [sp, #0]
 8001524:	6a3b      	ldr	r3, [r7, #32]
 8001526:	2200      	movs	r2, #0
 8001528:	2180      	movs	r1, #128	; 0x80
 800152a:	68f8      	ldr	r0, [r7, #12]
 800152c:	f000 f880 	bl	8001630 <I2C_WaitOnFlagUntilTimeout>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e04d      	b.n	80015d6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800153e:	b29b      	uxth	r3, r3
 8001540:	2bff      	cmp	r3, #255	; 0xff
 8001542:	d90e      	bls.n	8001562 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	22ff      	movs	r2, #255	; 0xff
 8001548:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800154e:	b2da      	uxtb	r2, r3
 8001550:	8979      	ldrh	r1, [r7, #10]
 8001552:	2300      	movs	r3, #0
 8001554:	9300      	str	r3, [sp, #0]
 8001556:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800155a:	68f8      	ldr	r0, [r7, #12]
 800155c:	f000 f9f6 	bl	800194c <I2C_TransferConfig>
 8001560:	e00f      	b.n	8001582 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001566:	b29a      	uxth	r2, r3
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001570:	b2da      	uxtb	r2, r3
 8001572:	8979      	ldrh	r1, [r7, #10]
 8001574:	2300      	movs	r3, #0
 8001576:	9300      	str	r3, [sp, #0]
 8001578:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800157c:	68f8      	ldr	r0, [r7, #12]
 800157e:	f000 f9e5 	bl	800194c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001586:	b29b      	uxth	r3, r3
 8001588:	2b00      	cmp	r3, #0
 800158a:	d19d      	bne.n	80014c8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800158c:	697a      	ldr	r2, [r7, #20]
 800158e:	6a39      	ldr	r1, [r7, #32]
 8001590:	68f8      	ldr	r0, [r7, #12]
 8001592:	f000 f8cd 	bl	8001730 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 800159c:	2301      	movs	r3, #1
 800159e:	e01a      	b.n	80015d6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2220      	movs	r2, #32
 80015a6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	6859      	ldr	r1, [r3, #4]
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <HAL_I2C_Master_Receive+0x1e8>)
 80015b4:	400b      	ands	r3, r1
 80015b6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	2220      	movs	r2, #32
 80015bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	2200      	movs	r2, #0
 80015c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2200      	movs	r2, #0
 80015cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80015d0:	2300      	movs	r3, #0
 80015d2:	e000      	b.n	80015d6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80015d4:	2302      	movs	r3, #2
  }
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3718      	adds	r7, #24
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	80002400 	.word	0x80002400
 80015e4:	fe00e800 	.word	0xfe00e800

080015e8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d103      	bne.n	8001606 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2200      	movs	r2, #0
 8001604:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f003 0301 	and.w	r3, r3, #1
 8001610:	2b01      	cmp	r3, #1
 8001612:	d007      	beq.n	8001624 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	699a      	ldr	r2, [r3, #24]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f042 0201 	orr.w	r2, r2, #1
 8001622:	619a      	str	r2, [r3, #24]
  }
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	603b      	str	r3, [r7, #0]
 800163c:	4613      	mov	r3, r2
 800163e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001640:	e022      	b.n	8001688 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001648:	d01e      	beq.n	8001688 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800164a:	f7ff fa6f 	bl	8000b2c <HAL_GetTick>
 800164e:	4602      	mov	r2, r0
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	683a      	ldr	r2, [r7, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	d302      	bcc.n	8001660 <I2C_WaitOnFlagUntilTimeout+0x30>
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d113      	bne.n	8001688 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001664:	f043 0220 	orr.w	r2, r3, #32
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2220      	movs	r2, #32
 8001670:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	2200      	movs	r2, #0
 8001680:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e00f      	b.n	80016a8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	699a      	ldr	r2, [r3, #24]
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	4013      	ands	r3, r2
 8001692:	68ba      	ldr	r2, [r7, #8]
 8001694:	429a      	cmp	r2, r3
 8001696:	bf0c      	ite	eq
 8001698:	2301      	moveq	r3, #1
 800169a:	2300      	movne	r3, #0
 800169c:	b2db      	uxtb	r3, r3
 800169e:	461a      	mov	r2, r3
 80016a0:	79fb      	ldrb	r3, [r7, #7]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d0cd      	beq.n	8001642 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80016a6:	2300      	movs	r3, #0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	3710      	adds	r7, #16
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	60f8      	str	r0, [r7, #12]
 80016b8:	60b9      	str	r1, [r7, #8]
 80016ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80016bc:	e02c      	b.n	8001718 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	68b9      	ldr	r1, [r7, #8]
 80016c2:	68f8      	ldr	r0, [r7, #12]
 80016c4:	f000 f8dc 	bl	8001880 <I2C_IsAcknowledgeFailed>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e02a      	b.n	8001728 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016d2:	68bb      	ldr	r3, [r7, #8]
 80016d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016d8:	d01e      	beq.n	8001718 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016da:	f7ff fa27 	bl	8000b2c <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	68ba      	ldr	r2, [r7, #8]
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d302      	bcc.n	80016f0 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d113      	bne.n	8001718 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016f4:	f043 0220 	orr.w	r2, r3, #32
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2220      	movs	r2, #32
 8001700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2200      	movs	r2, #0
 8001708:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2200      	movs	r2, #0
 8001710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001714:	2301      	movs	r3, #1
 8001716:	e007      	b.n	8001728 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	699b      	ldr	r3, [r3, #24]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b02      	cmp	r3, #2
 8001724:	d1cb      	bne.n	80016be <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800173c:	e028      	b.n	8001790 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800173e:	687a      	ldr	r2, [r7, #4]
 8001740:	68b9      	ldr	r1, [r7, #8]
 8001742:	68f8      	ldr	r0, [r7, #12]
 8001744:	f000 f89c 	bl	8001880 <I2C_IsAcknowledgeFailed>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e026      	b.n	80017a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001752:	f7ff f9eb 	bl	8000b2c <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	68ba      	ldr	r2, [r7, #8]
 800175e:	429a      	cmp	r2, r3
 8001760:	d302      	bcc.n	8001768 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d113      	bne.n	8001790 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176c:	f043 0220 	orr.w	r2, r3, #32
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2220      	movs	r2, #32
 8001778:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	2200      	movs	r2, #0
 8001780:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	2200      	movs	r2, #0
 8001788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800178c:	2301      	movs	r3, #1
 800178e:	e007      	b.n	80017a0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	f003 0320 	and.w	r3, r3, #32
 800179a:	2b20      	cmp	r3, #32
 800179c:	d1cf      	bne.n	800173e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800179e:	2300      	movs	r3, #0
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80017b4:	e055      	b.n	8001862 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	68b9      	ldr	r1, [r7, #8]
 80017ba:	68f8      	ldr	r0, [r7, #12]
 80017bc:	f000 f860 	bl	8001880 <I2C_IsAcknowledgeFailed>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e053      	b.n	8001872 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	f003 0320 	and.w	r3, r3, #32
 80017d4:	2b20      	cmp	r3, #32
 80017d6:	d129      	bne.n	800182c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	699b      	ldr	r3, [r3, #24]
 80017de:	f003 0304 	and.w	r3, r3, #4
 80017e2:	2b04      	cmp	r3, #4
 80017e4:	d105      	bne.n	80017f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80017ee:	2300      	movs	r3, #0
 80017f0:	e03f      	b.n	8001872 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2220      	movs	r2, #32
 80017f8:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6859      	ldr	r1, [r3, #4]
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	4b1d      	ldr	r3, [pc, #116]	; (800187c <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8001806:	400b      	ands	r3, r1
 8001808:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	2200      	movs	r2, #0
 800180e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	2220      	movs	r2, #32
 8001814:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	2200      	movs	r2, #0
 800181c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	e022      	b.n	8001872 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800182c:	f7ff f97e 	bl	8000b2c <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	68ba      	ldr	r2, [r7, #8]
 8001838:	429a      	cmp	r2, r3
 800183a:	d302      	bcc.n	8001842 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d10f      	bne.n	8001862 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001846:	f043 0220 	orr.w	r2, r3, #32
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2220      	movs	r2, #32
 8001852:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	2200      	movs	r2, #0
 800185a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	e007      	b.n	8001872 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	2b04      	cmp	r3, #4
 800186e:	d1a2      	bne.n	80017b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001870:	2300      	movs	r3, #0
}
 8001872:	4618      	mov	r0, r3
 8001874:	3710      	adds	r7, #16
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	fe00e800 	.word	0xfe00e800

08001880 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	699b      	ldr	r3, [r3, #24]
 8001892:	f003 0310 	and.w	r3, r3, #16
 8001896:	2b10      	cmp	r3, #16
 8001898:	d151      	bne.n	800193e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800189a:	e022      	b.n	80018e2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018a2:	d01e      	beq.n	80018e2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018a4:	f7ff f942 	bl	8000b2c <HAL_GetTick>
 80018a8:	4602      	mov	r2, r0
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	1ad3      	subs	r3, r2, r3
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d302      	bcc.n	80018ba <I2C_IsAcknowledgeFailed+0x3a>
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d113      	bne.n	80018e2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018be:	f043 0220 	orr.w	r2, r3, #32
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	2220      	movs	r2, #32
 80018ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2200      	movs	r2, #0
 80018d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	2200      	movs	r2, #0
 80018da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e02e      	b.n	8001940 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	f003 0320 	and.w	r3, r3, #32
 80018ec:	2b20      	cmp	r3, #32
 80018ee:	d1d5      	bne.n	800189c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2210      	movs	r2, #16
 80018f6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2220      	movs	r2, #32
 80018fe:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001900:	68f8      	ldr	r0, [r7, #12]
 8001902:	f7ff fe71 	bl	80015e8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6859      	ldr	r1, [r3, #4]
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	4b0d      	ldr	r3, [pc, #52]	; (8001948 <I2C_IsAcknowledgeFailed+0xc8>)
 8001912:	400b      	ands	r3, r1
 8001914:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800191a:	f043 0204 	orr.w	r2, r3, #4
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	2220      	movs	r2, #32
 8001926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2200      	movs	r2, #0
 800192e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2200      	movs	r2, #0
 8001936:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e000      	b.n	8001940 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800193e:	2300      	movs	r3, #0
}
 8001940:	4618      	mov	r0, r3
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	fe00e800 	.word	0xfe00e800

0800194c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800194c:	b480      	push	{r7}
 800194e:	b085      	sub	sp, #20
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	607b      	str	r3, [r7, #4]
 8001956:	460b      	mov	r3, r1
 8001958:	817b      	strh	r3, [r7, #10]
 800195a:	4613      	mov	r3, r2
 800195c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	69bb      	ldr	r3, [r7, #24]
 8001966:	0d5b      	lsrs	r3, r3, #21
 8001968:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800196c:	4b0d      	ldr	r3, [pc, #52]	; (80019a4 <I2C_TransferConfig+0x58>)
 800196e:	430b      	orrs	r3, r1
 8001970:	43db      	mvns	r3, r3
 8001972:	ea02 0103 	and.w	r1, r2, r3
 8001976:	897b      	ldrh	r3, [r7, #10]
 8001978:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800197c:	7a7b      	ldrb	r3, [r7, #9]
 800197e:	041b      	lsls	r3, r3, #16
 8001980:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001984:	431a      	orrs	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	431a      	orrs	r2, r3
 800198a:	69bb      	ldr	r3, [r7, #24]
 800198c:	431a      	orrs	r2, r3
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	430a      	orrs	r2, r1
 8001994:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8001996:	bf00      	nop
 8001998:	3714      	adds	r7, #20
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	03ff63ff 	.word	0x03ff63ff

080019a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80019a8:	b480      	push	{r7}
 80019aa:	b083      	sub	sp, #12
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b20      	cmp	r3, #32
 80019bc:	d138      	bne.n	8001a30 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d101      	bne.n	80019cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80019c8:	2302      	movs	r3, #2
 80019ca:	e032      	b.n	8001a32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2201      	movs	r2, #1
 80019d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2224      	movs	r2, #36	; 0x24
 80019d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f022 0201 	bic.w	r2, r2, #1
 80019ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80019fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6819      	ldr	r1, [r3, #0]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f042 0201 	orr.w	r2, r2, #1
 8001a1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2220      	movs	r2, #32
 8001a20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	e000      	b.n	8001a32 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001a30:	2302      	movs	r3, #2
  }
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	370c      	adds	r7, #12
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b085      	sub	sp, #20
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	2b20      	cmp	r3, #32
 8001a52:	d139      	bne.n	8001ac8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d101      	bne.n	8001a62 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001a5e:	2302      	movs	r3, #2
 8001a60:	e033      	b.n	8001aca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2201      	movs	r2, #1
 8001a66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2224      	movs	r2, #36	; 0x24
 8001a6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681a      	ldr	r2, [r3, #0]
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f022 0201 	bic.w	r2, r2, #1
 8001a80:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001a8a:	68fb      	ldr	r3, [r7, #12]
 8001a8c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a90:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	68fa      	ldr	r2, [r7, #12]
 8001aa2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f042 0201 	orr.w	r2, r2, #1
 8001ab2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2220      	movs	r2, #32
 8001ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	e000      	b.n	8001aca <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001ac8:	2302      	movs	r3, #2
  }
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3714      	adds	r7, #20
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad4:	4770      	bx	lr

08001ad6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001ad6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ad8:	b08b      	sub	sp, #44	; 0x2c
 8001ada:	af06      	add	r7, sp, #24
 8001adc:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0d0      	b.n	8001c8a <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d106      	bne.n	8001b02 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	2200      	movs	r2, #0
 8001af8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7fe fe81 	bl	8000804 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2203      	movs	r2, #3
 8001b06:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f003 f929 	bl	8004d66 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b14:	2300      	movs	r3, #0
 8001b16:	73fb      	strb	r3, [r7, #15]
 8001b18:	e04c      	b.n	8001bb4 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001b1a:	7bfb      	ldrb	r3, [r7, #15]
 8001b1c:	6879      	ldr	r1, [r7, #4]
 8001b1e:	1c5a      	adds	r2, r3, #1
 8001b20:	4613      	mov	r3, r2
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	4413      	add	r3, r2
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	440b      	add	r3, r1
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001b30:	7bfb      	ldrb	r3, [r7, #15]
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	1c5a      	adds	r2, r3, #1
 8001b36:	4613      	mov	r3, r2
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	4413      	add	r3, r2
 8001b3c:	00db      	lsls	r3, r3, #3
 8001b3e:	440b      	add	r3, r1
 8001b40:	7bfa      	ldrb	r2, [r7, #15]
 8001b42:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001b44:	7bfa      	ldrb	r2, [r7, #15]
 8001b46:	7bfb      	ldrb	r3, [r7, #15]
 8001b48:	b298      	uxth	r0, r3
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	440b      	add	r3, r1
 8001b56:	3336      	adds	r3, #54	; 0x36
 8001b58:	4602      	mov	r2, r0
 8001b5a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
 8001b5e:	6879      	ldr	r1, [r7, #4]
 8001b60:	1c5a      	adds	r2, r3, #1
 8001b62:	4613      	mov	r3, r2
 8001b64:	009b      	lsls	r3, r3, #2
 8001b66:	4413      	add	r3, r2
 8001b68:	00db      	lsls	r3, r3, #3
 8001b6a:	440b      	add	r3, r1
 8001b6c:	3303      	adds	r3, #3
 8001b6e:	2200      	movs	r2, #0
 8001b70:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001b72:	7bfa      	ldrb	r2, [r7, #15]
 8001b74:	6879      	ldr	r1, [r7, #4]
 8001b76:	4613      	mov	r3, r2
 8001b78:	009b      	lsls	r3, r3, #2
 8001b7a:	4413      	add	r3, r2
 8001b7c:	00db      	lsls	r3, r3, #3
 8001b7e:	440b      	add	r3, r1
 8001b80:	3338      	adds	r3, #56	; 0x38
 8001b82:	2200      	movs	r2, #0
 8001b84:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001b86:	7bfa      	ldrb	r2, [r7, #15]
 8001b88:	6879      	ldr	r1, [r7, #4]
 8001b8a:	4613      	mov	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	4413      	add	r3, r2
 8001b90:	00db      	lsls	r3, r3, #3
 8001b92:	440b      	add	r3, r1
 8001b94:	333c      	adds	r3, #60	; 0x3c
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b9a:	7bfa      	ldrb	r2, [r7, #15]
 8001b9c:	6879      	ldr	r1, [r7, #4]
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	009b      	lsls	r3, r3, #2
 8001ba2:	4413      	add	r3, r2
 8001ba4:	00db      	lsls	r3, r3, #3
 8001ba6:	440b      	add	r3, r1
 8001ba8:	3340      	adds	r3, #64	; 0x40
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bae:	7bfb      	ldrb	r3, [r7, #15]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	73fb      	strb	r3, [r7, #15]
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d3ad      	bcc.n	8001b1a <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	73fb      	strb	r3, [r7, #15]
 8001bc2:	e044      	b.n	8001c4e <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001bc4:	7bfa      	ldrb	r2, [r7, #15]
 8001bc6:	6879      	ldr	r1, [r7, #4]
 8001bc8:	4613      	mov	r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	4413      	add	r3, r2
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	440b      	add	r3, r1
 8001bd2:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001bda:	7bfa      	ldrb	r2, [r7, #15]
 8001bdc:	6879      	ldr	r1, [r7, #4]
 8001bde:	4613      	mov	r3, r2
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	4413      	add	r3, r2
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	440b      	add	r3, r1
 8001be8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001bec:	7bfa      	ldrb	r2, [r7, #15]
 8001bee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001bf0:	7bfa      	ldrb	r2, [r7, #15]
 8001bf2:	6879      	ldr	r1, [r7, #4]
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	009b      	lsls	r3, r3, #2
 8001bf8:	4413      	add	r3, r2
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	440b      	add	r3, r1
 8001bfe:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001c02:	2200      	movs	r2, #0
 8001c04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001c06:	7bfa      	ldrb	r2, [r7, #15]
 8001c08:	6879      	ldr	r1, [r7, #4]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	4413      	add	r3, r2
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	440b      	add	r3, r1
 8001c14:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001c1c:	7bfa      	ldrb	r2, [r7, #15]
 8001c1e:	6879      	ldr	r1, [r7, #4]
 8001c20:	4613      	mov	r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	4413      	add	r3, r2
 8001c26:	00db      	lsls	r3, r3, #3
 8001c28:	440b      	add	r3, r1
 8001c2a:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001c32:	7bfa      	ldrb	r2, [r7, #15]
 8001c34:	6879      	ldr	r1, [r7, #4]
 8001c36:	4613      	mov	r3, r2
 8001c38:	009b      	lsls	r3, r3, #2
 8001c3a:	4413      	add	r3, r2
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	440b      	add	r3, r1
 8001c40:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001c44:	2200      	movs	r2, #0
 8001c46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	73fb      	strb	r3, [r7, #15]
 8001c4e:	7bfa      	ldrb	r2, [r7, #15]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d3b5      	bcc.n	8001bc4 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	603b      	str	r3, [r7, #0]
 8001c5e:	687e      	ldr	r6, [r7, #4]
 8001c60:	466d      	mov	r5, sp
 8001c62:	f106 0410 	add.w	r4, r6, #16
 8001c66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c6a:	6823      	ldr	r3, [r4, #0]
 8001c6c:	602b      	str	r3, [r5, #0]
 8001c6e:	1d33      	adds	r3, r6, #4
 8001c70:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c72:	6838      	ldr	r0, [r7, #0]
 8001c74:	f003 f892 	bl	8004d9c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c92 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f004 f9d1 	bl	8006046 <USB_ReadInterrupts>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001caa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cae:	d102      	bne.n	8001cb6 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001cb0:	6878      	ldr	r0, [r7, #4]
 8001cb2:	f000 f954 	bl	8001f5e <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f004 f9c3 	bl	8006046 <USB_ReadInterrupts>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cca:	d112      	bne.n	8001cf2 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cde:	b292      	uxth	r2, r2
 8001ce0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f000 f8f7 	bl	8001ed8 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001cea:	2100      	movs	r1, #0
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 f911 	bl	8001f14 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f004 f9a5 	bl	8006046 <USB_ReadInterrupts>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d02:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d06:	d10b      	bne.n	8001d20 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001d1a:	b292      	uxth	r2, r2
 8001d1c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4618      	mov	r0, r3
 8001d26:	f004 f98e 	bl	8006046 <USB_ReadInterrupts>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d30:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d34:	d10b      	bne.n	8001d4e <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d48:	b292      	uxth	r2, r2
 8001d4a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f004 f977 	bl	8006046 <USB_ReadInterrupts>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d62:	d126      	bne.n	8001db2 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d6c:	b29a      	uxth	r2, r3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 0204 	bic.w	r2, r2, #4
 8001d76:	b292      	uxth	r2, r2
 8001d78:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d84:	b29a      	uxth	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f022 0208 	bic.w	r2, r2, #8
 8001d8e:	b292      	uxth	r2, r2
 8001d90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f000 f8b3 	bl	8001f00 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001da2:	b29a      	uxth	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001dac:	b292      	uxth	r2, r2
 8001dae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f004 f945 	bl	8006046 <USB_ReadInterrupts>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dc6:	d126      	bne.n	8001e16 <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f042 0208 	orr.w	r2, r2, #8
 8001dda:	b292      	uxth	r2, r2
 8001ddc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001df2:	b292      	uxth	r2, r2
 8001df4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e00:	b29a      	uxth	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0204 	orr.w	r2, r2, #4
 8001e0a:	b292      	uxth	r2, r2
 8001e0c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f000 f86b 	bl	8001eec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f004 f913 	bl	8006046 <USB_ReadInterrupts>
 8001e20:	4603      	mov	r3, r0
 8001e22:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e2a:	d10e      	bne.n	8001e4a <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e34:	b29a      	uxth	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001e3e:	b292      	uxth	r2, r2
 8001e40:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 f83d 	bl	8001ec4 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f004 f8f9 	bl	8006046 <USB_ReadInterrupts>
 8001e54:	4603      	mov	r3, r0
 8001e56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e5e:	d10b      	bne.n	8001e78 <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e68:	b29a      	uxth	r2, r3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e72:	b292      	uxth	r2, r2
 8001e74:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001e78:	bf00      	nop
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	460b      	mov	r3, r1
 8001e8a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8001eb8:	bf00      	nop
 8001eba:	370c      	adds	r7, #12
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8001ecc:	bf00      	nop
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8001ef4:	bf00      	nop
 8001ef6:	370c      	adds	r7, #12
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efe:	4770      	bx	lr

08001f00 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8001f08:	bf00      	nop
 8001f0a:	370c      	adds	r7, #12
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d101      	bne.n	8001f2e <HAL_PCD_SetAddress+0x1a>
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	e013      	b.n	8001f56 <HAL_PCD_SetAddress+0x42>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2201      	movs	r2, #1
 8001f32:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	78fa      	ldrb	r2, [r7, #3]
 8001f3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	78fa      	ldrb	r2, [r7, #3]
 8001f44:	4611      	mov	r1, r2
 8001f46:	4618      	mov	r0, r3
 8001f48:	f004 f869 	bl	800601e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2200      	movs	r2, #0
 8001f50:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3708      	adds	r7, #8
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b08e      	sub	sp, #56	; 0x38
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001f66:	e2d1      	b.n	800250c <PCD_EP_ISR_Handler+0x5ae>
  {
    wIstr = hpcd->Instance->ISTR;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f70:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001f72:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f74:	b2db      	uxtb	r3, r3
 8001f76:	f003 030f 	and.w	r3, r3, #15
 8001f7a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8001f7e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	f040 8152 	bne.w	800222c <PCD_EP_ISR_Handler+0x2ce>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001f88:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f8a:	f003 0310 	and.w	r3, r3, #16
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d150      	bne.n	8002034 <PCD_EP_ISR_Handler+0xd6>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	b29b      	uxth	r3, r3
 8001f9a:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fa2:	81fb      	strh	r3, [r7, #14]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	89fb      	ldrh	r3, [r7, #14]
 8001faa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001fae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	3328      	adds	r3, #40	; 0x28
 8001fba:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4413      	add	r3, r2
 8001fd0:	687a      	ldr	r2, [r7, #4]
 8001fd2:	6812      	ldr	r2, [r2, #0]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8001fda:	881b      	ldrh	r3, [r3, #0]
 8001fdc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe6:	695a      	ldr	r2, [r3, #20]
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fea:	69db      	ldr	r3, [r3, #28]
 8001fec:	441a      	add	r2, r3
 8001fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ff0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff ff4f 	bl	8001e98 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	f000 8282 	beq.w	800250c <PCD_EP_ISR_Handler+0x5ae>
 8002008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800200a:	699b      	ldr	r3, [r3, #24]
 800200c:	2b00      	cmp	r3, #0
 800200e:	f040 827d 	bne.w	800250c <PCD_EP_ISR_Handler+0x5ae>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002018:	b2db      	uxtb	r3, r3
 800201a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800201e:	b2da      	uxtb	r2, r3
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	b292      	uxth	r2, r2
 8002026:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002032:	e26b      	b.n	800250c <PCD_EP_ISR_Handler+0x5ae>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800203a:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	881b      	ldrh	r3, [r3, #0]
 8002042:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002044:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002046:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800204a:	2b00      	cmp	r3, #0
 800204c:	d032      	beq.n	80020b4 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002056:	b29b      	uxth	r3, r3
 8002058:	461a      	mov	r2, r3
 800205a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	4413      	add	r3, r2
 8002062:	687a      	ldr	r2, [r7, #4]
 8002064:	6812      	ldr	r2, [r2, #0]
 8002066:	4413      	add	r3, r2
 8002068:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800206c:	881b      	ldrh	r3, [r3, #0]
 800206e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002074:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6818      	ldr	r0, [r3, #0]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8002080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002082:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002086:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002088:	b29b      	uxth	r3, r3
 800208a:	f004 f82e 	bl	80060ea <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	b29a      	uxth	r2, r3
 8002096:	f640 738f 	movw	r3, #3983	; 0xf8f
 800209a:	4013      	ands	r3, r2
 800209c:	823b      	strh	r3, [r7, #16]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	8a3a      	ldrh	r2, [r7, #16]
 80020a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80020a8:	b292      	uxth	r2, r2
 80020aa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff feff 	bl	8001eb0 <HAL_PCD_SetupStageCallback>
 80020b2:	e22b      	b.n	800250c <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80020b4:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	f280 8227 	bge.w	800250c <PCD_EP_ISR_Handler+0x5ae>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	881b      	ldrh	r3, [r3, #0]
 80020c4:	b29a      	uxth	r2, r3
 80020c6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80020ca:	4013      	ands	r3, r2
 80020cc:	83bb      	strh	r3, [r7, #28]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	8bba      	ldrh	r2, [r7, #28]
 80020d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80020d8:	b292      	uxth	r2, r2
 80020da:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	461a      	mov	r2, r3
 80020e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	4413      	add	r3, r2
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	6812      	ldr	r2, [r2, #0]
 80020f4:	4413      	add	r3, r2
 80020f6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002102:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002106:	69db      	ldr	r3, [r3, #28]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d019      	beq.n	8002140 <PCD_EP_ISR_Handler+0x1e2>
 800210c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800210e:	695b      	ldr	r3, [r3, #20]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d015      	beq.n	8002140 <PCD_EP_ISR_Handler+0x1e2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6818      	ldr	r0, [r3, #0]
 8002118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211a:	6959      	ldr	r1, [r3, #20]
 800211c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8002120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002122:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002124:	b29b      	uxth	r3, r3
 8002126:	f003 ffe0 	bl	80060ea <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800212a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212c:	695a      	ldr	r2, [r3, #20]
 800212e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002130:	69db      	ldr	r3, [r3, #28]
 8002132:	441a      	add	r2, r3
 8002134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002136:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002138:	2100      	movs	r1, #0
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f7ff fea0 	bl	8001e80 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	61bb      	str	r3, [r7, #24]
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800214e:	b29b      	uxth	r3, r3
 8002150:	461a      	mov	r2, r3
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	4413      	add	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
 8002158:	69bb      	ldr	r3, [r7, #24]
 800215a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800215e:	617b      	str	r3, [r7, #20]
 8002160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d112      	bne.n	800218e <PCD_EP_ISR_Handler+0x230>
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	881b      	ldrh	r3, [r3, #0]
 800216c:	b29b      	uxth	r3, r3
 800216e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002172:	b29a      	uxth	r2, r3
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	801a      	strh	r2, [r3, #0]
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	881b      	ldrh	r3, [r3, #0]
 800217c:	b29b      	uxth	r3, r3
 800217e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002182:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002186:	b29a      	uxth	r2, r3
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	801a      	strh	r2, [r3, #0]
 800218c:	e02f      	b.n	80021ee <PCD_EP_ISR_Handler+0x290>
 800218e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	2b3e      	cmp	r3, #62	; 0x3e
 8002194:	d813      	bhi.n	80021be <PCD_EP_ISR_Handler+0x260>
 8002196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	085b      	lsrs	r3, r3, #1
 800219c:	633b      	str	r3, [r7, #48]	; 0x30
 800219e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a0:	691b      	ldr	r3, [r3, #16]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <PCD_EP_ISR_Handler+0x252>
 80021aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021ac:	3301      	adds	r3, #1
 80021ae:	633b      	str	r3, [r7, #48]	; 0x30
 80021b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	029b      	lsls	r3, r3, #10
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	801a      	strh	r2, [r3, #0]
 80021bc:	e017      	b.n	80021ee <PCD_EP_ISR_Handler+0x290>
 80021be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	095b      	lsrs	r3, r3, #5
 80021c4:	633b      	str	r3, [r7, #48]	; 0x30
 80021c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	f003 031f 	and.w	r3, r3, #31
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d102      	bne.n	80021d8 <PCD_EP_ISR_Handler+0x27a>
 80021d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021d4:	3b01      	subs	r3, #1
 80021d6:	633b      	str	r3, [r7, #48]	; 0x30
 80021d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021da:	b29b      	uxth	r3, r3
 80021dc:	029b      	lsls	r3, r3, #10
 80021de:	b29b      	uxth	r3, r3
 80021e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021e8:	b29a      	uxth	r2, r3
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021fe:	827b      	strh	r3, [r7, #18]
 8002200:	8a7b      	ldrh	r3, [r7, #18]
 8002202:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002206:	827b      	strh	r3, [r7, #18]
 8002208:	8a7b      	ldrh	r3, [r7, #18]
 800220a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800220e:	827b      	strh	r3, [r7, #18]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	8a7b      	ldrh	r3, [r7, #18]
 8002216:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800221a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800221e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002222:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002226:	b29b      	uxth	r3, r3
 8002228:	8013      	strh	r3, [r2, #0]
 800222a:	e16f      	b.n	800250c <PCD_EP_ISR_Handler+0x5ae>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	461a      	mov	r2, r3
 8002232:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	4413      	add	r3, r2
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800223e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002242:	2b00      	cmp	r3, #0
 8002244:	f280 80e4 	bge.w	8002410 <PCD_EP_ISR_Handler+0x4b2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	461a      	mov	r2, r3
 800224e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	4413      	add	r3, r2
 8002256:	881b      	ldrh	r3, [r3, #0]
 8002258:	b29a      	uxth	r2, r3
 800225a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800225e:	4013      	ands	r3, r2
 8002260:	853b      	strh	r3, [r7, #40]	; 0x28
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8002272:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002276:	b292      	uxth	r2, r2
 8002278:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800227a:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800227e:	4613      	mov	r3, r2
 8002280:	009b      	lsls	r3, r3, #2
 8002282:	4413      	add	r3, r2
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	4413      	add	r3, r2
 800228e:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002292:	7b1b      	ldrb	r3, [r3, #12]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d120      	bne.n	80022da <PCD_EP_ISR_Handler+0x37c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80022a0:	b29b      	uxth	r3, r3
 80022a2:	461a      	mov	r2, r3
 80022a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a6:	781b      	ldrb	r3, [r3, #0]
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	4413      	add	r3, r2
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	6812      	ldr	r2, [r2, #0]
 80022b0:	4413      	add	r3, r2
 80022b2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80022b6:	881b      	ldrh	r3, [r3, #0]
 80022b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022bc:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80022be:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f000 8083 	beq.w	80023cc <PCD_EP_ISR_Handler+0x46e>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6818      	ldr	r0, [r3, #0]
 80022ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022cc:	6959      	ldr	r1, [r3, #20]
 80022ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d0:	88da      	ldrh	r2, [r3, #6]
 80022d2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022d4:	f003 ff09 	bl	80060ea <USB_ReadPMA>
 80022d8:	e078      	b.n	80023cc <PCD_EP_ISR_Handler+0x46e>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80022da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022dc:	78db      	ldrb	r3, [r3, #3]
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d108      	bne.n	80022f4 <PCD_EP_ISR_Handler+0x396>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80022e2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80022e4:	461a      	mov	r2, r3
 80022e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80022e8:	6878      	ldr	r0, [r7, #4]
 80022ea:	f000 f91d 	bl	8002528 <HAL_PCD_EP_DB_Receive>
 80022ee:	4603      	mov	r3, r0
 80022f0:	86fb      	strh	r3, [r7, #54]	; 0x36
 80022f2:	e06b      	b.n	80023cc <PCD_EP_ISR_Handler+0x46e>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	009b      	lsls	r3, r3, #2
 8002300:	4413      	add	r3, r2
 8002302:	881b      	ldrh	r3, [r3, #0]
 8002304:	b29b      	uxth	r3, r3
 8002306:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800230a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800230e:	847b      	strh	r3, [r7, #34]	; 0x22
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	461a      	mov	r2, r3
 8002316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	009b      	lsls	r3, r3, #2
 800231c:	441a      	add	r2, r3
 800231e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002320:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002324:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002328:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800232c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002330:	b29b      	uxth	r3, r3
 8002332:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	461a      	mov	r2, r3
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	4413      	add	r3, r2
 8002342:	881b      	ldrh	r3, [r3, #0]
 8002344:	b29b      	uxth	r3, r3
 8002346:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800234a:	2b00      	cmp	r3, #0
 800234c:	d01f      	beq.n	800238e <PCD_EP_ISR_Handler+0x430>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002356:	b29b      	uxth	r3, r3
 8002358:	461a      	mov	r2, r3
 800235a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	4413      	add	r3, r2
 8002362:	687a      	ldr	r2, [r7, #4]
 8002364:	6812      	ldr	r2, [r2, #0]
 8002366:	4413      	add	r3, r2
 8002368:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002372:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002374:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002376:	2b00      	cmp	r3, #0
 8002378:	d028      	beq.n	80023cc <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6818      	ldr	r0, [r3, #0]
 800237e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002380:	6959      	ldr	r1, [r3, #20]
 8002382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002384:	891a      	ldrh	r2, [r3, #8]
 8002386:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002388:	f003 feaf 	bl	80060ea <USB_ReadPMA>
 800238c:	e01e      	b.n	80023cc <PCD_EP_ISR_Handler+0x46e>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002396:	b29b      	uxth	r3, r3
 8002398:	461a      	mov	r2, r3
 800239a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	4413      	add	r3, r2
 80023a2:	687a      	ldr	r2, [r7, #4]
 80023a4:	6812      	ldr	r2, [r2, #0]
 80023a6:	4413      	add	r3, r2
 80023a8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80023ac:	881b      	ldrh	r3, [r3, #0]
 80023ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023b2:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80023b4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d008      	beq.n	80023cc <PCD_EP_ISR_Handler+0x46e>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6818      	ldr	r0, [r3, #0]
 80023be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c0:	6959      	ldr	r1, [r3, #20]
 80023c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c4:	895a      	ldrh	r2, [r3, #10]
 80023c6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80023c8:	f003 fe8f 	bl	80060ea <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80023cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ce:	69da      	ldr	r2, [r3, #28]
 80023d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80023d2:	441a      	add	r2, r3
 80023d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023d6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80023d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023da:	695a      	ldr	r2, [r3, #20]
 80023dc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80023de:	441a      	add	r2, r3
 80023e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e2:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80023e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d004      	beq.n	80023f6 <PCD_EP_ISR_Handler+0x498>
 80023ec:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80023ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f0:	691b      	ldr	r3, [r3, #16]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d206      	bcs.n	8002404 <PCD_EP_ISR_Handler+0x4a6>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80023f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f8:	781b      	ldrb	r3, [r3, #0]
 80023fa:	4619      	mov	r1, r3
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f7ff fd3f 	bl	8001e80 <HAL_PCD_DataOutStageCallback>
 8002402:	e005      	b.n	8002410 <PCD_EP_ISR_Handler+0x4b2>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800240a:	4618      	mov	r0, r3
 800240c:	f002 fce7 	bl	8004dde <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002410:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002416:	2b00      	cmp	r3, #0
 8002418:	d078      	beq.n	800250c <PCD_EP_ISR_Handler+0x5ae>
      {
        ep = &hpcd->IN_ep[epindex];
 800241a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800241e:	1c5a      	adds	r2, r3, #1
 8002420:	4613      	mov	r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	687a      	ldr	r2, [r7, #4]
 800242a:	4413      	add	r3, r2
 800242c:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	461a      	mov	r2, r3
 8002434:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	881b      	ldrh	r3, [r3, #0]
 800243e:	b29b      	uxth	r3, r3
 8002440:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002444:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002448:	843b      	strh	r3, [r7, #32]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	461a      	mov	r2, r3
 8002450:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	441a      	add	r2, r3
 8002458:	8c3b      	ldrh	r3, [r7, #32]
 800245a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800245e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002462:	b29b      	uxth	r3, r3
 8002464:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8002466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002468:	78db      	ldrb	r3, [r3, #3]
 800246a:	2b02      	cmp	r3, #2
 800246c:	d108      	bne.n	8002480 <PCD_EP_ISR_Handler+0x522>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8002472:	2b02      	cmp	r3, #2
 8002474:	d144      	bne.n	8002500 <PCD_EP_ISR_Handler+0x5a2>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8002476:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800247c:	2b00      	cmp	r3, #0
 800247e:	d13f      	bne.n	8002500 <PCD_EP_ISR_Handler+0x5a2>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002488:	b29b      	uxth	r3, r3
 800248a:	461a      	mov	r2, r3
 800248c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	4413      	add	r3, r2
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	4413      	add	r3, r2
 800249a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800249e:	881b      	ldrh	r3, [r3, #0]
 80024a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80024a4:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80024a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a8:	699a      	ldr	r2, [r3, #24]
 80024aa:	8bfb      	ldrh	r3, [r7, #30]
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d906      	bls.n	80024be <PCD_EP_ISR_Handler+0x560>
          {
            ep->xfer_len -= TxByteNbre;
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	699a      	ldr	r2, [r3, #24]
 80024b4:	8bfb      	ldrh	r3, [r7, #30]
 80024b6:	1ad2      	subs	r2, r2, r3
 80024b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ba:	619a      	str	r2, [r3, #24]
 80024bc:	e002      	b.n	80024c4 <PCD_EP_ISR_Handler+0x566>
          }
          else
          {
            ep->xfer_len = 0U;
 80024be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c0:	2200      	movs	r2, #0
 80024c2:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80024c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c6:	699b      	ldr	r3, [r3, #24]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d106      	bne.n	80024da <PCD_EP_ISR_Handler+0x57c>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80024cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	4619      	mov	r1, r3
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7ff fce0 	bl	8001e98 <HAL_PCD_DataInStageCallback>
 80024d8:	e018      	b.n	800250c <PCD_EP_ISR_Handler+0x5ae>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80024da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024dc:	695a      	ldr	r2, [r3, #20]
 80024de:	8bfb      	ldrh	r3, [r7, #30]
 80024e0:	441a      	add	r2, r3
 80024e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e4:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80024e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e8:	69da      	ldr	r2, [r3, #28]
 80024ea:	8bfb      	ldrh	r3, [r7, #30]
 80024ec:	441a      	add	r2, r3
 80024ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f0:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80024f8:	4618      	mov	r0, r3
 80024fa:	f002 fc70 	bl	8004dde <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80024fe:	e005      	b.n	800250c <PCD_EP_ISR_Handler+0x5ae>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002500:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002502:	461a      	mov	r2, r3
 8002504:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 f917 	bl	800273a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002514:	b29b      	uxth	r3, r3
 8002516:	b21b      	sxth	r3, r3
 8002518:	2b00      	cmp	r3, #0
 800251a:	f6ff ad25 	blt.w	8001f68 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3738      	adds	r7, #56	; 0x38
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af00      	add	r7, sp, #0
 800252e:	60f8      	str	r0, [r7, #12]
 8002530:	60b9      	str	r1, [r7, #8]
 8002532:	4613      	mov	r3, r2
 8002534:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002536:	88fb      	ldrh	r3, [r7, #6]
 8002538:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d07c      	beq.n	800263a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002548:	b29b      	uxth	r3, r3
 800254a:	461a      	mov	r2, r3
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4413      	add	r3, r2
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	6812      	ldr	r2, [r2, #0]
 8002558:	4413      	add	r3, r2
 800255a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002564:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	699a      	ldr	r2, [r3, #24]
 800256a:	8b7b      	ldrh	r3, [r7, #26]
 800256c:	429a      	cmp	r2, r3
 800256e:	d306      	bcc.n	800257e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	699a      	ldr	r2, [r3, #24]
 8002574:	8b7b      	ldrh	r3, [r7, #26]
 8002576:	1ad2      	subs	r2, r2, r3
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	619a      	str	r2, [r3, #24]
 800257c:	e002      	b.n	8002584 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	2200      	movs	r2, #0
 8002582:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d123      	bne.n	80025d4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	461a      	mov	r2, r3
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	881b      	ldrh	r3, [r3, #0]
 800259c:	b29b      	uxth	r3, r3
 800259e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025a6:	833b      	strh	r3, [r7, #24]
 80025a8:	8b3b      	ldrh	r3, [r7, #24]
 80025aa:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80025ae:	833b      	strh	r3, [r7, #24]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	461a      	mov	r2, r3
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	441a      	add	r2, r3
 80025be:	8b3b      	ldrh	r3, [r7, #24]
 80025c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80025c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80025c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80025d4:	88fb      	ldrh	r3, [r7, #6]
 80025d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d01f      	beq.n	800261e <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	461a      	mov	r2, r3
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	4413      	add	r3, r2
 80025ec:	881b      	ldrh	r3, [r3, #0]
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80025f8:	82fb      	strh	r3, [r7, #22]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	461a      	mov	r2, r3
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	441a      	add	r2, r3
 8002608:	8afb      	ldrh	r3, [r7, #22]
 800260a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800260e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002612:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002616:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800261a:	b29b      	uxth	r3, r3
 800261c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800261e:	8b7b      	ldrh	r3, [r7, #26]
 8002620:	2b00      	cmp	r3, #0
 8002622:	f000 8085 	beq.w	8002730 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6818      	ldr	r0, [r3, #0]
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	6959      	ldr	r1, [r3, #20]
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	891a      	ldrh	r2, [r3, #8]
 8002632:	8b7b      	ldrh	r3, [r7, #26]
 8002634:	f003 fd59 	bl	80060ea <USB_ReadPMA>
 8002638:	e07a      	b.n	8002730 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002642:	b29b      	uxth	r3, r3
 8002644:	461a      	mov	r2, r3
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	4413      	add	r3, r2
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	6812      	ldr	r2, [r2, #0]
 8002652:	4413      	add	r3, r2
 8002654:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002658:	881b      	ldrh	r3, [r3, #0]
 800265a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800265e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	699a      	ldr	r2, [r3, #24]
 8002664:	8b7b      	ldrh	r3, [r7, #26]
 8002666:	429a      	cmp	r2, r3
 8002668:	d306      	bcc.n	8002678 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	699a      	ldr	r2, [r3, #24]
 800266e:	8b7b      	ldrh	r3, [r7, #26]
 8002670:	1ad2      	subs	r2, r2, r3
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	619a      	str	r2, [r3, #24]
 8002676:	e002      	b.n	800267e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	2200      	movs	r2, #0
 800267c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	699b      	ldr	r3, [r3, #24]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d123      	bne.n	80026ce <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	461a      	mov	r2, r3
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	4413      	add	r3, r2
 8002694:	881b      	ldrh	r3, [r3, #0]
 8002696:	b29b      	uxth	r3, r3
 8002698:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800269c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026a0:	83fb      	strh	r3, [r7, #30]
 80026a2:	8bfb      	ldrh	r3, [r7, #30]
 80026a4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80026a8:	83fb      	strh	r3, [r7, #30]
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	461a      	mov	r2, r3
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	781b      	ldrb	r3, [r3, #0]
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	441a      	add	r2, r3
 80026b8:	8bfb      	ldrh	r3, [r7, #30]
 80026ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80026be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80026c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80026ce:	88fb      	ldrh	r3, [r7, #6]
 80026d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d11f      	bne.n	8002718 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	461a      	mov	r2, r3
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	4413      	add	r3, r2
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	b29b      	uxth	r3, r3
 80026ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026f2:	83bb      	strh	r3, [r7, #28]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	461a      	mov	r2, r3
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	441a      	add	r2, r3
 8002702:	8bbb      	ldrh	r3, [r7, #28]
 8002704:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002708:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800270c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002710:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002714:	b29b      	uxth	r3, r3
 8002716:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002718:	8b7b      	ldrh	r3, [r7, #26]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d008      	beq.n	8002730 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6818      	ldr	r0, [r3, #0]
 8002722:	68bb      	ldr	r3, [r7, #8]
 8002724:	6959      	ldr	r1, [r3, #20]
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	895a      	ldrh	r2, [r3, #10]
 800272a:	8b7b      	ldrh	r3, [r7, #26]
 800272c:	f003 fcdd 	bl	80060ea <USB_ReadPMA>
    }
  }

  return count;
 8002730:	8b7b      	ldrh	r3, [r7, #26]
}
 8002732:	4618      	mov	r0, r3
 8002734:	3720      	adds	r7, #32
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b094      	sub	sp, #80	; 0x50
 800273e:	af00      	add	r7, sp, #0
 8002740:	60f8      	str	r0, [r7, #12]
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	4613      	mov	r3, r2
 8002746:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002748:	88fb      	ldrh	r3, [r7, #6]
 800274a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800274e:	2b00      	cmp	r3, #0
 8002750:	f000 8136 	beq.w	80029c0 <HAL_PCD_EP_DB_Transmit+0x286>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800275c:	b29b      	uxth	r3, r3
 800275e:	461a      	mov	r2, r3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	00db      	lsls	r3, r3, #3
 8002766:	4413      	add	r3, r2
 8002768:	68fa      	ldr	r2, [r7, #12]
 800276a:	6812      	ldr	r2, [r2, #0]
 800276c:	4413      	add	r3, r2
 800276e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002778:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 800277c:	68bb      	ldr	r3, [r7, #8]
 800277e:	699a      	ldr	r2, [r3, #24]
 8002780:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002784:	429a      	cmp	r2, r3
 8002786:	d907      	bls.n	8002798 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxByteNbre;
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	699a      	ldr	r2, [r3, #24]
 800278c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002790:	1ad2      	subs	r2, r2, r3
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	619a      	str	r2, [r3, #24]
 8002796:	e002      	b.n	800279e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	2200      	movs	r2, #0
 800279c:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d12c      	bne.n	8002800 <HAL_PCD_EP_DB_Transmit+0xc6>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	4619      	mov	r1, r3
 80027ac:	68f8      	ldr	r0, [r7, #12]
 80027ae:	f7ff fb73 	bl	8001e98 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80027b2:	88fb      	ldrh	r3, [r7, #6]
 80027b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	f000 8238 	beq.w	8002c2e <HAL_PCD_EP_DB_Transmit+0x4f4>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	461a      	mov	r2, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	4413      	add	r3, r2
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	b29b      	uxth	r3, r3
 80027d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80027d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027d8:	82fb      	strh	r3, [r7, #22]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	461a      	mov	r2, r3
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	441a      	add	r2, r3
 80027e8:	8afb      	ldrh	r3, [r7, #22]
 80027ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80027ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80027f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027fa:	b29b      	uxth	r3, r3
 80027fc:	8013      	strh	r3, [r2, #0]
 80027fe:	e216      	b.n	8002c2e <HAL_PCD_EP_DB_Transmit+0x4f4>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002800:	88fb      	ldrh	r3, [r7, #6]
 8002802:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002806:	2b00      	cmp	r3, #0
 8002808:	d01f      	beq.n	800284a <HAL_PCD_EP_DB_Transmit+0x110>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	461a      	mov	r2, r3
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	4413      	add	r3, r2
 8002818:	881b      	ldrh	r3, [r3, #0]
 800281a:	b29b      	uxth	r3, r3
 800281c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002820:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002824:	857b      	strh	r3, [r7, #42]	; 0x2a
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	009b      	lsls	r3, r3, #2
 8002832:	441a      	add	r2, r3
 8002834:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002836:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800283a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800283e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002842:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002846:	b29b      	uxth	r3, r3
 8002848:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002850:	2b01      	cmp	r3, #1
 8002852:	f040 81ec 	bne.w	8002c2e <HAL_PCD_EP_DB_Transmit+0x4f4>
      {
        ep->xfer_buff += TxByteNbre;
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	695a      	ldr	r2, [r3, #20]
 800285a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800285e:	441a      	add	r2, r3
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	69da      	ldr	r2, [r3, #28]
 8002868:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800286c:	441a      	add	r2, r3
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	6a1a      	ldr	r2, [r3, #32]
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	429a      	cmp	r2, r3
 800287c:	d309      	bcc.n	8002892 <HAL_PCD_EP_DB_Transmit+0x158>
        {
          len = ep->maxpacket;
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	691b      	ldr	r3, [r3, #16]
 8002882:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	6a1a      	ldr	r2, [r3, #32]
 8002888:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800288a:	1ad2      	subs	r2, r2, r3
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	621a      	str	r2, [r3, #32]
 8002890:	e015      	b.n	80028be <HAL_PCD_EP_DB_Transmit+0x184>
        }
        else if (ep->xfer_len_db == 0U)
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	6a1b      	ldr	r3, [r3, #32]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d107      	bne.n	80028aa <HAL_PCD_EP_DB_Transmit+0x170>
        {
          len = TxByteNbre;
 800289a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800289e:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	2200      	movs	r2, #0
 80028a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80028a8:	e009      	b.n	80028be <HAL_PCD_EP_DB_Transmit+0x184>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	2200      	movs	r2, #0
 80028ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	6a1b      	ldr	r3, [r3, #32]
 80028b6:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	2200      	movs	r2, #0
 80028bc:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	785b      	ldrb	r3, [r3, #1]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d155      	bne.n	8002972 <HAL_PCD_EP_DB_Transmit+0x238>
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	61fb      	str	r3, [r7, #28]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	461a      	mov	r2, r3
 80028d8:	69fb      	ldr	r3, [r7, #28]
 80028da:	4413      	add	r3, r2
 80028dc:	61fb      	str	r3, [r7, #28]
 80028de:	68bb      	ldr	r3, [r7, #8]
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	00da      	lsls	r2, r3, #3
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	4413      	add	r3, r2
 80028e8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80028ec:	61bb      	str	r3, [r7, #24]
 80028ee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d112      	bne.n	800291a <HAL_PCD_EP_DB_Transmit+0x1e0>
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	881b      	ldrh	r3, [r3, #0]
 80028f8:	b29b      	uxth	r3, r3
 80028fa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80028fe:	b29a      	uxth	r2, r3
 8002900:	69bb      	ldr	r3, [r7, #24]
 8002902:	801a      	strh	r2, [r3, #0]
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	881b      	ldrh	r3, [r3, #0]
 8002908:	b29b      	uxth	r3, r3
 800290a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800290e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002912:	b29a      	uxth	r2, r3
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	801a      	strh	r2, [r3, #0]
 8002918:	e047      	b.n	80029aa <HAL_PCD_EP_DB_Transmit+0x270>
 800291a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800291c:	2b3e      	cmp	r3, #62	; 0x3e
 800291e:	d811      	bhi.n	8002944 <HAL_PCD_EP_DB_Transmit+0x20a>
 8002920:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002922:	085b      	lsrs	r3, r3, #1
 8002924:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002926:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b00      	cmp	r3, #0
 800292e:	d002      	beq.n	8002936 <HAL_PCD_EP_DB_Transmit+0x1fc>
 8002930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002932:	3301      	adds	r3, #1
 8002934:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002936:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002938:	b29b      	uxth	r3, r3
 800293a:	029b      	lsls	r3, r3, #10
 800293c:	b29a      	uxth	r2, r3
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	801a      	strh	r2, [r3, #0]
 8002942:	e032      	b.n	80029aa <HAL_PCD_EP_DB_Transmit+0x270>
 8002944:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002946:	095b      	lsrs	r3, r3, #5
 8002948:	62fb      	str	r3, [r7, #44]	; 0x2c
 800294a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800294c:	f003 031f 	and.w	r3, r3, #31
 8002950:	2b00      	cmp	r3, #0
 8002952:	d102      	bne.n	800295a <HAL_PCD_EP_DB_Transmit+0x220>
 8002954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002956:	3b01      	subs	r3, #1
 8002958:	62fb      	str	r3, [r7, #44]	; 0x2c
 800295a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800295c:	b29b      	uxth	r3, r3
 800295e:	029b      	lsls	r3, r3, #10
 8002960:	b29b      	uxth	r3, r3
 8002962:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002966:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800296a:	b29a      	uxth	r2, r3
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	801a      	strh	r2, [r3, #0]
 8002970:	e01b      	b.n	80029aa <HAL_PCD_EP_DB_Transmit+0x270>
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	785b      	ldrb	r3, [r3, #1]
 8002976:	2b01      	cmp	r3, #1
 8002978:	d117      	bne.n	80029aa <HAL_PCD_EP_DB_Transmit+0x270>
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	627b      	str	r3, [r7, #36]	; 0x24
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002988:	b29b      	uxth	r3, r3
 800298a:	461a      	mov	r2, r3
 800298c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800298e:	4413      	add	r3, r2
 8002990:	627b      	str	r3, [r7, #36]	; 0x24
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	00da      	lsls	r2, r3, #3
 8002998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299a:	4413      	add	r3, r2
 800299c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80029a0:	623b      	str	r3, [r7, #32]
 80029a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	6a3b      	ldr	r3, [r7, #32]
 80029a8:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6818      	ldr	r0, [r3, #0]
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	6959      	ldr	r1, [r3, #20]
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	891a      	ldrh	r2, [r3, #8]
 80029b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	f003 fb54 	bl	8006066 <USB_WritePMA>
 80029be:	e136      	b.n	8002c2e <HAL_PCD_EP_DB_Transmit+0x4f4>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	461a      	mov	r2, r3
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	4413      	add	r3, r2
 80029d4:	68fa      	ldr	r2, [r7, #12]
 80029d6:	6812      	ldr	r2, [r2, #0]
 80029d8:	4413      	add	r3, r2
 80029da:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80029de:	881b      	ldrh	r3, [r3, #0]
 80029e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029e4:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	699a      	ldr	r2, [r3, #24]
 80029ec:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d307      	bcc.n	8002a04 <HAL_PCD_EP_DB_Transmit+0x2ca>
    {
      ep->xfer_len -= TxByteNbre;
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	699a      	ldr	r2, [r3, #24]
 80029f8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80029fc:	1ad2      	subs	r2, r2, r3
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	619a      	str	r2, [r3, #24]
 8002a02:	e002      	b.n	8002a0a <HAL_PCD_EP_DB_Transmit+0x2d0>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2200      	movs	r2, #0
 8002a08:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d12e      	bne.n	8002a70 <HAL_PCD_EP_DB_Transmit+0x336>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	4619      	mov	r1, r3
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f7ff fa3d 	bl	8001e98 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002a1e:	88fb      	ldrh	r3, [r7, #6]
 8002a20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	f040 8102 	bne.w	8002c2e <HAL_PCD_EP_DB_Transmit+0x4f4>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	461a      	mov	r2, r3
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a44:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	441a      	add	r2, r3
 8002a56:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002a5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002a5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002a62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	8013      	strh	r3, [r2, #0]
 8002a6e:	e0de      	b.n	8002c2e <HAL_PCD_EP_DB_Transmit+0x4f4>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002a70:	88fb      	ldrh	r3, [r7, #6]
 8002a72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d11f      	bne.n	8002aba <HAL_PCD_EP_DB_Transmit+0x380>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	781b      	ldrb	r3, [r3, #0]
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	4413      	add	r3, r2
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a94:	867b      	strh	r3, [r7, #50]	; 0x32
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	441a      	add	r2, r3
 8002aa4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002aa6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002aaa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002aae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ab2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	f040 80b4 	bne.w	8002c2e <HAL_PCD_EP_DB_Transmit+0x4f4>
      {
        ep->xfer_buff += TxByteNbre;
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	695a      	ldr	r2, [r3, #20]
 8002aca:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002ace:	441a      	add	r2, r3
 8002ad0:	68bb      	ldr	r3, [r7, #8]
 8002ad2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	69da      	ldr	r2, [r3, #28]
 8002ad8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002adc:	441a      	add	r2, r3
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	6a1a      	ldr	r2, [r3, #32]
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	429a      	cmp	r2, r3
 8002aec:	d309      	bcc.n	8002b02 <HAL_PCD_EP_DB_Transmit+0x3c8>
        {
          len = ep->maxpacket;
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	6a1a      	ldr	r2, [r3, #32]
 8002af8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002afa:	1ad2      	subs	r2, r2, r3
 8002afc:	68bb      	ldr	r3, [r7, #8]
 8002afe:	621a      	str	r2, [r3, #32]
 8002b00:	e015      	b.n	8002b2e <HAL_PCD_EP_DB_Transmit+0x3f4>
        }
        else if (ep->xfer_len_db == 0U)
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	6a1b      	ldr	r3, [r3, #32]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d107      	bne.n	8002b1a <HAL_PCD_EP_DB_Transmit+0x3e0>
        {
          len = TxByteNbre;
 8002b0a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8002b0e:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	2200      	movs	r2, #0
 8002b14:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002b18:	e009      	b.n	8002b2e <HAL_PCD_EP_DB_Transmit+0x3f4>
        }
        else
        {
          len = ep->xfer_len_db;
 8002b1a:	68bb      	ldr	r3, [r7, #8]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8002b20:	68bb      	ldr	r3, [r7, #8]
 8002b22:	2200      	movs	r2, #0
 8002b24:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	643b      	str	r3, [r7, #64]	; 0x40
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	785b      	ldrb	r3, [r3, #1]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d155      	bne.n	8002be8 <HAL_PCD_EP_DB_Transmit+0x4ae>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b50:	4413      	add	r3, r2
 8002b52:	63bb      	str	r3, [r7, #56]	; 0x38
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	00da      	lsls	r2, r3, #3
 8002b5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b5c:	4413      	add	r3, r2
 8002b5e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002b62:	637b      	str	r3, [r7, #52]	; 0x34
 8002b64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d112      	bne.n	8002b90 <HAL_PCD_EP_DB_Transmit+0x456>
 8002b6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b6c:	881b      	ldrh	r3, [r3, #0]
 8002b6e:	b29b      	uxth	r3, r3
 8002b70:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b78:	801a      	strh	r2, [r3, #0]
 8002b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b7c:	881b      	ldrh	r3, [r3, #0]
 8002b7e:	b29b      	uxth	r3, r3
 8002b80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b88:	b29a      	uxth	r2, r3
 8002b8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b8c:	801a      	strh	r2, [r3, #0]
 8002b8e:	e044      	b.n	8002c1a <HAL_PCD_EP_DB_Transmit+0x4e0>
 8002b90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b92:	2b3e      	cmp	r3, #62	; 0x3e
 8002b94:	d811      	bhi.n	8002bba <HAL_PCD_EP_DB_Transmit+0x480>
 8002b96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b98:	085b      	lsrs	r3, r3, #1
 8002b9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <HAL_PCD_EP_DB_Transmit+0x472>
 8002ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ba8:	3301      	adds	r3, #1
 8002baa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	029b      	lsls	r3, r3, #10
 8002bb2:	b29a      	uxth	r2, r3
 8002bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bb6:	801a      	strh	r2, [r3, #0]
 8002bb8:	e02f      	b.n	8002c1a <HAL_PCD_EP_DB_Transmit+0x4e0>
 8002bba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bbc:	095b      	lsrs	r3, r3, #5
 8002bbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002bc2:	f003 031f 	and.w	r3, r3, #31
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d102      	bne.n	8002bd0 <HAL_PCD_EP_DB_Transmit+0x496>
 8002bca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bcc:	3b01      	subs	r3, #1
 8002bce:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002bd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	029b      	lsls	r3, r3, #10
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002bdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002be0:	b29a      	uxth	r2, r3
 8002be2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002be4:	801a      	strh	r2, [r3, #0]
 8002be6:	e018      	b.n	8002c1a <HAL_PCD_EP_DB_Transmit+0x4e0>
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	785b      	ldrb	r3, [r3, #1]
 8002bec:	2b01      	cmp	r3, #1
 8002bee:	d114      	bne.n	8002c1a <HAL_PCD_EP_DB_Transmit+0x4e0>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002bf8:	b29b      	uxth	r3, r3
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bfe:	4413      	add	r3, r2
 8002c00:	643b      	str	r3, [r7, #64]	; 0x40
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	00da      	lsls	r2, r3, #3
 8002c08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c0a:	4413      	add	r3, r2
 8002c0c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8002c10:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c12:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c14:	b29a      	uxth	r2, r3
 8002c16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c18:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	6818      	ldr	r0, [r3, #0]
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	6959      	ldr	r1, [r3, #20]
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	895a      	ldrh	r2, [r3, #10]
 8002c26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	f003 fa1c 	bl	8006066 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	461a      	mov	r2, r3
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	881b      	ldrh	r3, [r3, #0]
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002c44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c48:	82bb      	strh	r3, [r7, #20]
 8002c4a:	8abb      	ldrh	r3, [r7, #20]
 8002c4c:	f083 0310 	eor.w	r3, r3, #16
 8002c50:	82bb      	strh	r3, [r7, #20]
 8002c52:	8abb      	ldrh	r3, [r7, #20]
 8002c54:	f083 0320 	eor.w	r3, r3, #32
 8002c58:	82bb      	strh	r3, [r7, #20]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	441a      	add	r2, r3
 8002c68:	8abb      	ldrh	r3, [r7, #20]
 8002c6a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002c6e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002c72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002c7e:	2300      	movs	r3, #0
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	3750      	adds	r7, #80	; 0x50
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	1d3b      	adds	r3, r7, #4
 8002c92:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c94:	1d3b      	adds	r3, r7, #4
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d102      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	f000 bf01 	b.w	8003aa4 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ca2:	1d3b      	adds	r3, r7, #4
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 8160 	beq.w	8002f72 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002cb2:	4bae      	ldr	r3, [pc, #696]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f003 030c 	and.w	r3, r3, #12
 8002cba:	2b04      	cmp	r3, #4
 8002cbc:	d00c      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002cbe:	4bab      	ldr	r3, [pc, #684]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f003 030c 	and.w	r3, r3, #12
 8002cc6:	2b08      	cmp	r3, #8
 8002cc8:	d159      	bne.n	8002d7e <HAL_RCC_OscConfig+0xf6>
 8002cca:	4ba8      	ldr	r3, [pc, #672]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002ccc:	685b      	ldr	r3, [r3, #4]
 8002cce:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002cd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cd6:	d152      	bne.n	8002d7e <HAL_RCC_OscConfig+0xf6>
 8002cd8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002cdc:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8002ce4:	fa93 f3a3 	rbit	r3, r3
 8002ce8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  return result;
 8002cec:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf0:	fab3 f383 	clz	r3, r3
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	095b      	lsrs	r3, r3, #5
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	f043 0301 	orr.w	r3, r3, #1
 8002cfe:	b2db      	uxtb	r3, r3
 8002d00:	2b01      	cmp	r3, #1
 8002d02:	d102      	bne.n	8002d0a <HAL_RCC_OscConfig+0x82>
 8002d04:	4b99      	ldr	r3, [pc, #612]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	e015      	b.n	8002d36 <HAL_RCC_OscConfig+0xae>
 8002d0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d0e:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d12:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8002d16:	fa93 f3a3 	rbit	r3, r3
 8002d1a:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8002d1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002d22:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002d26:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8002d2a:	fa93 f3a3 	rbit	r3, r3
 8002d2e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002d32:	4b8e      	ldr	r3, [pc, #568]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002d3a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8002d3e:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8002d42:	fa92 f2a2 	rbit	r2, r2
 8002d46:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8002d4a:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002d4e:	fab2 f282 	clz	r2, r2
 8002d52:	b2d2      	uxtb	r2, r2
 8002d54:	f042 0220 	orr.w	r2, r2, #32
 8002d58:	b2d2      	uxtb	r2, r2
 8002d5a:	f002 021f 	and.w	r2, r2, #31
 8002d5e:	2101      	movs	r1, #1
 8002d60:	fa01 f202 	lsl.w	r2, r1, r2
 8002d64:	4013      	ands	r3, r2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f000 8102 	beq.w	8002f70 <HAL_RCC_OscConfig+0x2e8>
 8002d6c:	1d3b      	adds	r3, r7, #4
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	f040 80fc 	bne.w	8002f70 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	f000 be93 	b.w	8003aa4 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d7e:	1d3b      	adds	r3, r7, #4
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d88:	d106      	bne.n	8002d98 <HAL_RCC_OscConfig+0x110>
 8002d8a:	4b78      	ldr	r3, [pc, #480]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a77      	ldr	r2, [pc, #476]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d94:	6013      	str	r3, [r2, #0]
 8002d96:	e030      	b.n	8002dfa <HAL_RCC_OscConfig+0x172>
 8002d98:	1d3b      	adds	r3, r7, #4
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10c      	bne.n	8002dbc <HAL_RCC_OscConfig+0x134>
 8002da2:	4b72      	ldr	r3, [pc, #456]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4a71      	ldr	r2, [pc, #452]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002da8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dac:	6013      	str	r3, [r2, #0]
 8002dae:	4b6f      	ldr	r3, [pc, #444]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a6e      	ldr	r2, [pc, #440]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002db4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002db8:	6013      	str	r3, [r2, #0]
 8002dba:	e01e      	b.n	8002dfa <HAL_RCC_OscConfig+0x172>
 8002dbc:	1d3b      	adds	r3, r7, #4
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dc6:	d10c      	bne.n	8002de2 <HAL_RCC_OscConfig+0x15a>
 8002dc8:	4b68      	ldr	r3, [pc, #416]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a67      	ldr	r2, [pc, #412]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002dce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dd2:	6013      	str	r3, [r2, #0]
 8002dd4:	4b65      	ldr	r3, [pc, #404]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a64      	ldr	r2, [pc, #400]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002dda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dde:	6013      	str	r3, [r2, #0]
 8002de0:	e00b      	b.n	8002dfa <HAL_RCC_OscConfig+0x172>
 8002de2:	4b62      	ldr	r3, [pc, #392]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a61      	ldr	r2, [pc, #388]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002de8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dec:	6013      	str	r3, [r2, #0]
 8002dee:	4b5f      	ldr	r3, [pc, #380]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a5e      	ldr	r2, [pc, #376]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002df4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002df8:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dfa:	1d3b      	adds	r3, r7, #4
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d059      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e04:	f7fd fe92 	bl	8000b2c <HAL_GetTick>
 8002e08:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e0c:	e00a      	b.n	8002e24 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e0e:	f7fd fe8d 	bl	8000b2c <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	2b64      	cmp	r3, #100	; 0x64
 8002e1c:	d902      	bls.n	8002e24 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	f000 be40 	b.w	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 8002e24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e28:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8002e30:	fa93 f3a3 	rbit	r3, r3
 8002e34:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8002e38:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e3c:	fab3 f383 	clz	r3, r3
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	095b      	lsrs	r3, r3, #5
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	f043 0301 	orr.w	r3, r3, #1
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d102      	bne.n	8002e56 <HAL_RCC_OscConfig+0x1ce>
 8002e50:	4b46      	ldr	r3, [pc, #280]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	e015      	b.n	8002e82 <HAL_RCC_OscConfig+0x1fa>
 8002e56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e5a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002e62:	fa93 f3a3 	rbit	r3, r3
 8002e66:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8002e6a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e6e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8002e72:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8002e76:	fa93 f3a3 	rbit	r3, r3
 8002e7a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002e7e:	4b3b      	ldr	r3, [pc, #236]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e82:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002e86:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8002e8a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002e8e:	fa92 f2a2 	rbit	r2, r2
 8002e92:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8002e96:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002e9a:	fab2 f282 	clz	r2, r2
 8002e9e:	b2d2      	uxtb	r2, r2
 8002ea0:	f042 0220 	orr.w	r2, r2, #32
 8002ea4:	b2d2      	uxtb	r2, r2
 8002ea6:	f002 021f 	and.w	r2, r2, #31
 8002eaa:	2101      	movs	r1, #1
 8002eac:	fa01 f202 	lsl.w	r2, r1, r2
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d0ab      	beq.n	8002e0e <HAL_RCC_OscConfig+0x186>
 8002eb6:	e05c      	b.n	8002f72 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eb8:	f7fd fe38 	bl	8000b2c <HAL_GetTick>
 8002ebc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ec0:	e00a      	b.n	8002ed8 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ec2:	f7fd fe33 	bl	8000b2c <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	2b64      	cmp	r3, #100	; 0x64
 8002ed0:	d902      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8002ed2:	2303      	movs	r3, #3
 8002ed4:	f000 bde6 	b.w	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 8002ed8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002edc:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ee0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8002ee4:	fa93 f3a3 	rbit	r3, r3
 8002ee8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8002eec:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ef0:	fab3 f383 	clz	r3, r3
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	095b      	lsrs	r3, r3, #5
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	f043 0301 	orr.w	r3, r3, #1
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d102      	bne.n	8002f0a <HAL_RCC_OscConfig+0x282>
 8002f04:	4b19      	ldr	r3, [pc, #100]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	e015      	b.n	8002f36 <HAL_RCC_OscConfig+0x2ae>
 8002f0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f0e:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002f16:	fa93 f3a3 	rbit	r3, r3
 8002f1a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8002f1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002f22:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002f26:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8002f2a:	fa93 f3a3 	rbit	r3, r3
 8002f2e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8002f32:	4b0e      	ldr	r3, [pc, #56]	; (8002f6c <HAL_RCC_OscConfig+0x2e4>)
 8002f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002f3a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002f3e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002f42:	fa92 f2a2 	rbit	r2, r2
 8002f46:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8002f4a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002f4e:	fab2 f282 	clz	r2, r2
 8002f52:	b2d2      	uxtb	r2, r2
 8002f54:	f042 0220 	orr.w	r2, r2, #32
 8002f58:	b2d2      	uxtb	r2, r2
 8002f5a:	f002 021f 	and.w	r2, r2, #31
 8002f5e:	2101      	movs	r1, #1
 8002f60:	fa01 f202 	lsl.w	r2, r1, r2
 8002f64:	4013      	ands	r3, r2
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1ab      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x23a>
 8002f6a:	e002      	b.n	8002f72 <HAL_RCC_OscConfig+0x2ea>
 8002f6c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f72:	1d3b      	adds	r3, r7, #4
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	f000 8170 	beq.w	8003262 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002f82:	4bd0      	ldr	r3, [pc, #832]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f003 030c 	and.w	r3, r3, #12
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00c      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002f8e:	4bcd      	ldr	r3, [pc, #820]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f003 030c 	and.w	r3, r3, #12
 8002f96:	2b08      	cmp	r3, #8
 8002f98:	d16d      	bne.n	8003076 <HAL_RCC_OscConfig+0x3ee>
 8002f9a:	4bca      	ldr	r3, [pc, #808]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8002fa2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fa6:	d166      	bne.n	8003076 <HAL_RCC_OscConfig+0x3ee>
 8002fa8:	2302      	movs	r3, #2
 8002faa:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fae:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002fb2:	fa93 f3a3 	rbit	r3, r3
 8002fb6:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8002fba:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fbe:	fab3 f383 	clz	r3, r3
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	095b      	lsrs	r3, r3, #5
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d102      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x350>
 8002fd2:	4bbc      	ldr	r3, [pc, #752]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	e013      	b.n	8003000 <HAL_RCC_OscConfig+0x378>
 8002fd8:	2302      	movs	r3, #2
 8002fda:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fde:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8002fe2:	fa93 f3a3 	rbit	r3, r3
 8002fe6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8002fea:	2302      	movs	r3, #2
 8002fec:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8002ff0:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8002ff4:	fa93 f3a3 	rbit	r3, r3
 8002ff8:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002ffc:	4bb1      	ldr	r3, [pc, #708]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	2202      	movs	r2, #2
 8003002:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8003006:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800300a:	fa92 f2a2 	rbit	r2, r2
 800300e:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8003012:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003016:	fab2 f282 	clz	r2, r2
 800301a:	b2d2      	uxtb	r2, r2
 800301c:	f042 0220 	orr.w	r2, r2, #32
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	f002 021f 	and.w	r2, r2, #31
 8003026:	2101      	movs	r1, #1
 8003028:	fa01 f202 	lsl.w	r2, r1, r2
 800302c:	4013      	ands	r3, r2
 800302e:	2b00      	cmp	r3, #0
 8003030:	d007      	beq.n	8003042 <HAL_RCC_OscConfig+0x3ba>
 8003032:	1d3b      	adds	r3, r7, #4
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	2b01      	cmp	r3, #1
 800303a:	d002      	beq.n	8003042 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	f000 bd31 	b.w	8003aa4 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003042:	4ba0      	ldr	r3, [pc, #640]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800304a:	1d3b      	adds	r3, r7, #4
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	691b      	ldr	r3, [r3, #16]
 8003050:	21f8      	movs	r1, #248	; 0xf8
 8003052:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800305a:	fa91 f1a1 	rbit	r1, r1
 800305e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8003062:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003066:	fab1 f181 	clz	r1, r1
 800306a:	b2c9      	uxtb	r1, r1
 800306c:	408b      	lsls	r3, r1
 800306e:	4995      	ldr	r1, [pc, #596]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8003070:	4313      	orrs	r3, r2
 8003072:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003074:	e0f5      	b.n	8003262 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003076:	1d3b      	adds	r3, r7, #4
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	2b00      	cmp	r3, #0
 800307e:	f000 8085 	beq.w	800318c <HAL_RCC_OscConfig+0x504>
 8003082:	2301      	movs	r3, #1
 8003084:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003088:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800308c:	fa93 f3a3 	rbit	r3, r3
 8003090:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8003094:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003098:	fab3 f383 	clz	r3, r3
 800309c:	b2db      	uxtb	r3, r3
 800309e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80030a2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	461a      	mov	r2, r3
 80030aa:	2301      	movs	r3, #1
 80030ac:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ae:	f7fd fd3d 	bl	8000b2c <HAL_GetTick>
 80030b2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b6:	e00a      	b.n	80030ce <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030b8:	f7fd fd38 	bl	8000b2c <HAL_GetTick>
 80030bc:	4602      	mov	r2, r0
 80030be:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d902      	bls.n	80030ce <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	f000 bceb 	b.w	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 80030ce:	2302      	movs	r3, #2
 80030d0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d4:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80030d8:	fa93 f3a3 	rbit	r3, r3
 80030dc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80030e0:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e4:	fab3 f383 	clz	r3, r3
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	095b      	lsrs	r3, r3, #5
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	f043 0301 	orr.w	r3, r3, #1
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d102      	bne.n	80030fe <HAL_RCC_OscConfig+0x476>
 80030f8:	4b72      	ldr	r3, [pc, #456]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	e013      	b.n	8003126 <HAL_RCC_OscConfig+0x49e>
 80030fe:	2302      	movs	r3, #2
 8003100:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003104:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003108:	fa93 f3a3 	rbit	r3, r3
 800310c:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003110:	2302      	movs	r3, #2
 8003112:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003116:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800311a:	fa93 f3a3 	rbit	r3, r3
 800311e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8003122:	4b68      	ldr	r3, [pc, #416]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8003124:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003126:	2202      	movs	r2, #2
 8003128:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800312c:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003130:	fa92 f2a2 	rbit	r2, r2
 8003134:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003138:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 800313c:	fab2 f282 	clz	r2, r2
 8003140:	b2d2      	uxtb	r2, r2
 8003142:	f042 0220 	orr.w	r2, r2, #32
 8003146:	b2d2      	uxtb	r2, r2
 8003148:	f002 021f 	and.w	r2, r2, #31
 800314c:	2101      	movs	r1, #1
 800314e:	fa01 f202 	lsl.w	r2, r1, r2
 8003152:	4013      	ands	r3, r2
 8003154:	2b00      	cmp	r3, #0
 8003156:	d0af      	beq.n	80030b8 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003158:	4b5a      	ldr	r3, [pc, #360]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003160:	1d3b      	adds	r3, r7, #4
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	691b      	ldr	r3, [r3, #16]
 8003166:	21f8      	movs	r1, #248	; 0xf8
 8003168:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316c:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8003170:	fa91 f1a1 	rbit	r1, r1
 8003174:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003178:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800317c:	fab1 f181 	clz	r1, r1
 8003180:	b2c9      	uxtb	r1, r1
 8003182:	408b      	lsls	r3, r1
 8003184:	494f      	ldr	r1, [pc, #316]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8003186:	4313      	orrs	r3, r2
 8003188:	600b      	str	r3, [r1, #0]
 800318a:	e06a      	b.n	8003262 <HAL_RCC_OscConfig+0x5da>
 800318c:	2301      	movs	r3, #1
 800318e:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003192:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003196:	fa93 f3a3 	rbit	r3, r3
 800319a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800319e:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031a2:	fab3 f383 	clz	r3, r3
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80031ac:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	461a      	mov	r2, r3
 80031b4:	2300      	movs	r3, #0
 80031b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031b8:	f7fd fcb8 	bl	8000b2c <HAL_GetTick>
 80031bc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031c0:	e00a      	b.n	80031d8 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031c2:	f7fd fcb3 	bl	8000b2c <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d902      	bls.n	80031d8 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	f000 bc66 	b.w	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 80031d8:	2302      	movs	r3, #2
 80031da:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031de:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80031e2:	fa93 f3a3 	rbit	r3, r3
 80031e6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80031ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ee:	fab3 f383 	clz	r3, r3
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	f043 0301 	orr.w	r3, r3, #1
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d102      	bne.n	8003208 <HAL_RCC_OscConfig+0x580>
 8003202:	4b30      	ldr	r3, [pc, #192]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	e013      	b.n	8003230 <HAL_RCC_OscConfig+0x5a8>
 8003208:	2302      	movs	r3, #2
 800320a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003212:	fa93 f3a3 	rbit	r3, r3
 8003216:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800321a:	2302      	movs	r3, #2
 800321c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003220:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003224:	fa93 f3a3 	rbit	r3, r3
 8003228:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800322c:	4b25      	ldr	r3, [pc, #148]	; (80032c4 <HAL_RCC_OscConfig+0x63c>)
 800322e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003230:	2202      	movs	r2, #2
 8003232:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8003236:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800323a:	fa92 f2a2 	rbit	r2, r2
 800323e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8003242:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003246:	fab2 f282 	clz	r2, r2
 800324a:	b2d2      	uxtb	r2, r2
 800324c:	f042 0220 	orr.w	r2, r2, #32
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	f002 021f 	and.w	r2, r2, #31
 8003256:	2101      	movs	r1, #1
 8003258:	fa01 f202 	lsl.w	r2, r1, r2
 800325c:	4013      	ands	r3, r2
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1af      	bne.n	80031c2 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003262:	1d3b      	adds	r3, r7, #4
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 0308 	and.w	r3, r3, #8
 800326c:	2b00      	cmp	r3, #0
 800326e:	f000 80da 	beq.w	8003426 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003272:	1d3b      	adds	r3, r7, #4
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	695b      	ldr	r3, [r3, #20]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d069      	beq.n	8003350 <HAL_RCC_OscConfig+0x6c8>
 800327c:	2301      	movs	r3, #1
 800327e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003282:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003286:	fa93 f3a3 	rbit	r3, r3
 800328a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800328e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003292:	fab3 f383 	clz	r3, r3
 8003296:	b2db      	uxtb	r3, r3
 8003298:	461a      	mov	r2, r3
 800329a:	4b0b      	ldr	r3, [pc, #44]	; (80032c8 <HAL_RCC_OscConfig+0x640>)
 800329c:	4413      	add	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	461a      	mov	r2, r3
 80032a2:	2301      	movs	r3, #1
 80032a4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032a6:	f7fd fc41 	bl	8000b2c <HAL_GetTick>
 80032aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ae:	e00d      	b.n	80032cc <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032b0:	f7fd fc3c 	bl	8000b2c <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d905      	bls.n	80032cc <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e3ef      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 80032c4:	40021000 	.word	0x40021000
 80032c8:	10908120 	.word	0x10908120
 80032cc:	2302      	movs	r3, #2
 80032ce:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80032d6:	fa93 f2a3 	rbit	r2, r3
 80032da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80032de:	601a      	str	r2, [r3, #0]
 80032e0:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80032e4:	2202      	movs	r2, #2
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	fa93 f2a3 	rbit	r2, r3
 80032f2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80032f6:	601a      	str	r2, [r3, #0]
 80032f8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80032fc:	2202      	movs	r2, #2
 80032fe:	601a      	str	r2, [r3, #0]
 8003300:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	fa93 f2a3 	rbit	r2, r3
 800330a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800330e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003310:	4ba4      	ldr	r3, [pc, #656]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 8003312:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003314:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003318:	2102      	movs	r1, #2
 800331a:	6019      	str	r1, [r3, #0]
 800331c:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	fa93 f1a3 	rbit	r1, r3
 8003326:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800332a:	6019      	str	r1, [r3, #0]
  return result;
 800332c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	fab3 f383 	clz	r3, r3
 8003336:	b2db      	uxtb	r3, r3
 8003338:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800333c:	b2db      	uxtb	r3, r3
 800333e:	f003 031f 	and.w	r3, r3, #31
 8003342:	2101      	movs	r1, #1
 8003344:	fa01 f303 	lsl.w	r3, r1, r3
 8003348:	4013      	ands	r3, r2
 800334a:	2b00      	cmp	r3, #0
 800334c:	d0b0      	beq.n	80032b0 <HAL_RCC_OscConfig+0x628>
 800334e:	e06a      	b.n	8003426 <HAL_RCC_OscConfig+0x79e>
 8003350:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003354:	2201      	movs	r2, #1
 8003356:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003358:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	fa93 f2a3 	rbit	r2, r3
 8003362:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003366:	601a      	str	r2, [r3, #0]
  return result;
 8003368:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800336c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800336e:	fab3 f383 	clz	r3, r3
 8003372:	b2db      	uxtb	r3, r3
 8003374:	461a      	mov	r2, r3
 8003376:	4b8c      	ldr	r3, [pc, #560]	; (80035a8 <HAL_RCC_OscConfig+0x920>)
 8003378:	4413      	add	r3, r2
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	461a      	mov	r2, r3
 800337e:	2300      	movs	r3, #0
 8003380:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003382:	f7fd fbd3 	bl	8000b2c <HAL_GetTick>
 8003386:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800338a:	e009      	b.n	80033a0 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800338c:	f7fd fbce 	bl	8000b2c <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003396:	1ad3      	subs	r3, r2, r3
 8003398:	2b02      	cmp	r3, #2
 800339a:	d901      	bls.n	80033a0 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 800339c:	2303      	movs	r3, #3
 800339e:	e381      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 80033a0:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80033a4:	2202      	movs	r2, #2
 80033a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a8:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	fa93 f2a3 	rbit	r2, r3
 80033b2:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80033b6:	601a      	str	r2, [r3, #0]
 80033b8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80033bc:	2202      	movs	r2, #2
 80033be:	601a      	str	r2, [r3, #0]
 80033c0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	fa93 f2a3 	rbit	r2, r3
 80033ca:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80033ce:	601a      	str	r2, [r3, #0]
 80033d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033d4:	2202      	movs	r2, #2
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	fa93 f2a3 	rbit	r2, r3
 80033e2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80033e6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033e8:	4b6e      	ldr	r3, [pc, #440]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80033ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033ec:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80033f0:	2102      	movs	r1, #2
 80033f2:	6019      	str	r1, [r3, #0]
 80033f4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	fa93 f1a3 	rbit	r1, r3
 80033fe:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003402:	6019      	str	r1, [r3, #0]
  return result;
 8003404:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	fab3 f383 	clz	r3, r3
 800340e:	b2db      	uxtb	r3, r3
 8003410:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003414:	b2db      	uxtb	r3, r3
 8003416:	f003 031f 	and.w	r3, r3, #31
 800341a:	2101      	movs	r1, #1
 800341c:	fa01 f303 	lsl.w	r3, r1, r3
 8003420:	4013      	ands	r3, r2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1b2      	bne.n	800338c <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003426:	1d3b      	adds	r3, r7, #4
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	f000 8157 	beq.w	80036e4 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003436:	2300      	movs	r3, #0
 8003438:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800343c:	4b59      	ldr	r3, [pc, #356]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d112      	bne.n	800346e <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003448:	4b56      	ldr	r3, [pc, #344]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 800344a:	69db      	ldr	r3, [r3, #28]
 800344c:	4a55      	ldr	r2, [pc, #340]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 800344e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003452:	61d3      	str	r3, [r2, #28]
 8003454:	4b53      	ldr	r3, [pc, #332]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 8003456:	69db      	ldr	r3, [r3, #28]
 8003458:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800345c:	f107 030c 	add.w	r3, r7, #12
 8003460:	601a      	str	r2, [r3, #0]
 8003462:	f107 030c 	add.w	r3, r7, #12
 8003466:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003468:	2301      	movs	r3, #1
 800346a:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800346e:	4b4f      	ldr	r3, [pc, #316]	; (80035ac <HAL_RCC_OscConfig+0x924>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003476:	2b00      	cmp	r3, #0
 8003478:	d11a      	bne.n	80034b0 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800347a:	4b4c      	ldr	r3, [pc, #304]	; (80035ac <HAL_RCC_OscConfig+0x924>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a4b      	ldr	r2, [pc, #300]	; (80035ac <HAL_RCC_OscConfig+0x924>)
 8003480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003484:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003486:	f7fd fb51 	bl	8000b2c <HAL_GetTick>
 800348a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800348e:	e009      	b.n	80034a4 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003490:	f7fd fb4c 	bl	8000b2c <HAL_GetTick>
 8003494:	4602      	mov	r2, r0
 8003496:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	2b64      	cmp	r3, #100	; 0x64
 800349e:	d901      	bls.n	80034a4 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	e2ff      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034a4:	4b41      	ldr	r3, [pc, #260]	; (80035ac <HAL_RCC_OscConfig+0x924>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d0ef      	beq.n	8003490 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034b0:	1d3b      	adds	r3, r7, #4
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d106      	bne.n	80034c8 <HAL_RCC_OscConfig+0x840>
 80034ba:	4b3a      	ldr	r3, [pc, #232]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80034bc:	6a1b      	ldr	r3, [r3, #32]
 80034be:	4a39      	ldr	r2, [pc, #228]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80034c0:	f043 0301 	orr.w	r3, r3, #1
 80034c4:	6213      	str	r3, [r2, #32]
 80034c6:	e02f      	b.n	8003528 <HAL_RCC_OscConfig+0x8a0>
 80034c8:	1d3b      	adds	r3, r7, #4
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10c      	bne.n	80034ec <HAL_RCC_OscConfig+0x864>
 80034d2:	4b34      	ldr	r3, [pc, #208]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80034d4:	6a1b      	ldr	r3, [r3, #32]
 80034d6:	4a33      	ldr	r2, [pc, #204]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80034d8:	f023 0301 	bic.w	r3, r3, #1
 80034dc:	6213      	str	r3, [r2, #32]
 80034de:	4b31      	ldr	r3, [pc, #196]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80034e0:	6a1b      	ldr	r3, [r3, #32]
 80034e2:	4a30      	ldr	r2, [pc, #192]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80034e4:	f023 0304 	bic.w	r3, r3, #4
 80034e8:	6213      	str	r3, [r2, #32]
 80034ea:	e01d      	b.n	8003528 <HAL_RCC_OscConfig+0x8a0>
 80034ec:	1d3b      	adds	r3, r7, #4
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	2b05      	cmp	r3, #5
 80034f4:	d10c      	bne.n	8003510 <HAL_RCC_OscConfig+0x888>
 80034f6:	4b2b      	ldr	r3, [pc, #172]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	4a2a      	ldr	r2, [pc, #168]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80034fc:	f043 0304 	orr.w	r3, r3, #4
 8003500:	6213      	str	r3, [r2, #32]
 8003502:	4b28      	ldr	r3, [pc, #160]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	4a27      	ldr	r2, [pc, #156]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 8003508:	f043 0301 	orr.w	r3, r3, #1
 800350c:	6213      	str	r3, [r2, #32]
 800350e:	e00b      	b.n	8003528 <HAL_RCC_OscConfig+0x8a0>
 8003510:	4b24      	ldr	r3, [pc, #144]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 8003512:	6a1b      	ldr	r3, [r3, #32]
 8003514:	4a23      	ldr	r2, [pc, #140]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 8003516:	f023 0301 	bic.w	r3, r3, #1
 800351a:	6213      	str	r3, [r2, #32]
 800351c:	4b21      	ldr	r3, [pc, #132]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	4a20      	ldr	r2, [pc, #128]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 8003522:	f023 0304 	bic.w	r3, r3, #4
 8003526:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003528:	1d3b      	adds	r3, r7, #4
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	2b00      	cmp	r3, #0
 8003530:	d06a      	beq.n	8003608 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003532:	f7fd fafb 	bl	8000b2c <HAL_GetTick>
 8003536:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800353a:	e00b      	b.n	8003554 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800353c:	f7fd faf6 	bl	8000b2c <HAL_GetTick>
 8003540:	4602      	mov	r2, r0
 8003542:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	f241 3288 	movw	r2, #5000	; 0x1388
 800354c:	4293      	cmp	r3, r2
 800354e:	d901      	bls.n	8003554 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8003550:	2303      	movs	r3, #3
 8003552:	e2a7      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 8003554:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003558:	2202      	movs	r2, #2
 800355a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	fa93 f2a3 	rbit	r2, r3
 8003566:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800356a:	601a      	str	r2, [r3, #0]
 800356c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003570:	2202      	movs	r2, #2
 8003572:	601a      	str	r2, [r3, #0]
 8003574:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	fa93 f2a3 	rbit	r2, r3
 800357e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003582:	601a      	str	r2, [r3, #0]
  return result;
 8003584:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003588:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800358a:	fab3 f383 	clz	r3, r3
 800358e:	b2db      	uxtb	r3, r3
 8003590:	095b      	lsrs	r3, r3, #5
 8003592:	b2db      	uxtb	r3, r3
 8003594:	f043 0302 	orr.w	r3, r3, #2
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b02      	cmp	r3, #2
 800359c:	d108      	bne.n	80035b0 <HAL_RCC_OscConfig+0x928>
 800359e:	4b01      	ldr	r3, [pc, #4]	; (80035a4 <HAL_RCC_OscConfig+0x91c>)
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	e013      	b.n	80035cc <HAL_RCC_OscConfig+0x944>
 80035a4:	40021000 	.word	0x40021000
 80035a8:	10908120 	.word	0x10908120
 80035ac:	40007000 	.word	0x40007000
 80035b0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80035b4:	2202      	movs	r2, #2
 80035b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b8:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	fa93 f2a3 	rbit	r2, r3
 80035c2:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80035c6:	601a      	str	r2, [r3, #0]
 80035c8:	4bc0      	ldr	r3, [pc, #768]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 80035ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035cc:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80035d0:	2102      	movs	r1, #2
 80035d2:	6011      	str	r1, [r2, #0]
 80035d4:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80035d8:	6812      	ldr	r2, [r2, #0]
 80035da:	fa92 f1a2 	rbit	r1, r2
 80035de:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80035e2:	6011      	str	r1, [r2, #0]
  return result;
 80035e4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80035e8:	6812      	ldr	r2, [r2, #0]
 80035ea:	fab2 f282 	clz	r2, r2
 80035ee:	b2d2      	uxtb	r2, r2
 80035f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035f4:	b2d2      	uxtb	r2, r2
 80035f6:	f002 021f 	and.w	r2, r2, #31
 80035fa:	2101      	movs	r1, #1
 80035fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003600:	4013      	ands	r3, r2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d09a      	beq.n	800353c <HAL_RCC_OscConfig+0x8b4>
 8003606:	e063      	b.n	80036d0 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003608:	f7fd fa90 	bl	8000b2c <HAL_GetTick>
 800360c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003610:	e00b      	b.n	800362a <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003612:	f7fd fa8b 	bl	8000b2c <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003622:	4293      	cmp	r3, r2
 8003624:	d901      	bls.n	800362a <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e23c      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 800362a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800362e:	2202      	movs	r2, #2
 8003630:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003632:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	fa93 f2a3 	rbit	r2, r3
 800363c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003640:	601a      	str	r2, [r3, #0]
 8003642:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003646:	2202      	movs	r2, #2
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	fa93 f2a3 	rbit	r2, r3
 8003654:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003658:	601a      	str	r2, [r3, #0]
  return result;
 800365a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800365e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003660:	fab3 f383 	clz	r3, r3
 8003664:	b2db      	uxtb	r3, r3
 8003666:	095b      	lsrs	r3, r3, #5
 8003668:	b2db      	uxtb	r3, r3
 800366a:	f043 0302 	orr.w	r3, r3, #2
 800366e:	b2db      	uxtb	r3, r3
 8003670:	2b02      	cmp	r3, #2
 8003672:	d102      	bne.n	800367a <HAL_RCC_OscConfig+0x9f2>
 8003674:	4b95      	ldr	r3, [pc, #596]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	e00d      	b.n	8003696 <HAL_RCC_OscConfig+0xa0e>
 800367a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800367e:	2202      	movs	r2, #2
 8003680:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003682:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	fa93 f2a3 	rbit	r2, r3
 800368c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003690:	601a      	str	r2, [r3, #0]
 8003692:	4b8e      	ldr	r3, [pc, #568]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 8003694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003696:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800369a:	2102      	movs	r1, #2
 800369c:	6011      	str	r1, [r2, #0]
 800369e:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	fa92 f1a2 	rbit	r1, r2
 80036a8:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80036ac:	6011      	str	r1, [r2, #0]
  return result;
 80036ae:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80036b2:	6812      	ldr	r2, [r2, #0]
 80036b4:	fab2 f282 	clz	r2, r2
 80036b8:	b2d2      	uxtb	r2, r2
 80036ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80036be:	b2d2      	uxtb	r2, r2
 80036c0:	f002 021f 	and.w	r2, r2, #31
 80036c4:	2101      	movs	r1, #1
 80036c6:	fa01 f202 	lsl.w	r2, r1, r2
 80036ca:	4013      	ands	r3, r2
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d1a0      	bne.n	8003612 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80036d0:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d105      	bne.n	80036e4 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036d8:	4b7c      	ldr	r3, [pc, #496]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 80036da:	69db      	ldr	r3, [r3, #28]
 80036dc:	4a7b      	ldr	r2, [pc, #492]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 80036de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036e2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036e4:	1d3b      	adds	r3, r7, #4
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	699b      	ldr	r3, [r3, #24]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f000 81d9 	beq.w	8003aa2 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036f0:	4b76      	ldr	r3, [pc, #472]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f003 030c 	and.w	r3, r3, #12
 80036f8:	2b08      	cmp	r3, #8
 80036fa:	f000 81a6 	beq.w	8003a4a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036fe:	1d3b      	adds	r3, r7, #4
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	2b02      	cmp	r3, #2
 8003706:	f040 811e 	bne.w	8003946 <HAL_RCC_OscConfig+0xcbe>
 800370a:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800370e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003712:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003714:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	fa93 f2a3 	rbit	r2, r3
 800371e:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003722:	601a      	str	r2, [r3, #0]
  return result;
 8003724:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003728:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800372a:	fab3 f383 	clz	r3, r3
 800372e:	b2db      	uxtb	r3, r3
 8003730:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003734:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	461a      	mov	r2, r3
 800373c:	2300      	movs	r3, #0
 800373e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003740:	f7fd f9f4 	bl	8000b2c <HAL_GetTick>
 8003744:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003748:	e009      	b.n	800375e <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800374a:	f7fd f9ef 	bl	8000b2c <HAL_GetTick>
 800374e:	4602      	mov	r2, r0
 8003750:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e1a2      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 800375e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003762:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003766:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003768:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	fa93 f2a3 	rbit	r2, r3
 8003772:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003776:	601a      	str	r2, [r3, #0]
  return result;
 8003778:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800377c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800377e:	fab3 f383 	clz	r3, r3
 8003782:	b2db      	uxtb	r3, r3
 8003784:	095b      	lsrs	r3, r3, #5
 8003786:	b2db      	uxtb	r3, r3
 8003788:	f043 0301 	orr.w	r3, r3, #1
 800378c:	b2db      	uxtb	r3, r3
 800378e:	2b01      	cmp	r3, #1
 8003790:	d102      	bne.n	8003798 <HAL_RCC_OscConfig+0xb10>
 8003792:	4b4e      	ldr	r3, [pc, #312]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	e01b      	b.n	80037d0 <HAL_RCC_OscConfig+0xb48>
 8003798:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800379c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	fa93 f2a3 	rbit	r2, r3
 80037ac:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80037b0:	601a      	str	r2, [r3, #0]
 80037b2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80037b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	fa93 f2a3 	rbit	r2, r3
 80037c6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	4b3f      	ldr	r3, [pc, #252]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 80037ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d0:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80037d4:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80037d8:	6011      	str	r1, [r2, #0]
 80037da:	f107 0264 	add.w	r2, r7, #100	; 0x64
 80037de:	6812      	ldr	r2, [r2, #0]
 80037e0:	fa92 f1a2 	rbit	r1, r2
 80037e4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80037e8:	6011      	str	r1, [r2, #0]
  return result;
 80037ea:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80037ee:	6812      	ldr	r2, [r2, #0]
 80037f0:	fab2 f282 	clz	r2, r2
 80037f4:	b2d2      	uxtb	r2, r2
 80037f6:	f042 0220 	orr.w	r2, r2, #32
 80037fa:	b2d2      	uxtb	r2, r2
 80037fc:	f002 021f 	and.w	r2, r2, #31
 8003800:	2101      	movs	r1, #1
 8003802:	fa01 f202 	lsl.w	r2, r1, r2
 8003806:	4013      	ands	r3, r2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d19e      	bne.n	800374a <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800380c:	4b2f      	ldr	r3, [pc, #188]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 800380e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003810:	f023 020f 	bic.w	r2, r3, #15
 8003814:	1d3b      	adds	r3, r7, #4
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381a:	492c      	ldr	r1, [pc, #176]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 800381c:	4313      	orrs	r3, r2
 800381e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003820:	4b2a      	ldr	r3, [pc, #168]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8003828:	1d3b      	adds	r3, r7, #4
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	6a19      	ldr	r1, [r3, #32]
 800382e:	1d3b      	adds	r3, r7, #4
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	69db      	ldr	r3, [r3, #28]
 8003834:	430b      	orrs	r3, r1
 8003836:	4925      	ldr	r1, [pc, #148]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 8003838:	4313      	orrs	r3, r2
 800383a:	604b      	str	r3, [r1, #4]
 800383c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8003840:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003844:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003846:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	fa93 f2a3 	rbit	r2, r3
 8003850:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003854:	601a      	str	r2, [r3, #0]
  return result;
 8003856:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800385a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800385c:	fab3 f383 	clz	r3, r3
 8003860:	b2db      	uxtb	r3, r3
 8003862:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003866:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	461a      	mov	r2, r3
 800386e:	2301      	movs	r3, #1
 8003870:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003872:	f7fd f95b 	bl	8000b2c <HAL_GetTick>
 8003876:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800387a:	e009      	b.n	8003890 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800387c:	f7fd f956 	bl	8000b2c <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d901      	bls.n	8003890 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 800388c:	2303      	movs	r3, #3
 800388e:	e109      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 8003890:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003894:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003898:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800389a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	fa93 f2a3 	rbit	r2, r3
 80038a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80038a8:	601a      	str	r2, [r3, #0]
  return result;
 80038aa:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80038ae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038b0:	fab3 f383 	clz	r3, r3
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	095b      	lsrs	r3, r3, #5
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	f043 0301 	orr.w	r3, r3, #1
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d105      	bne.n	80038d0 <HAL_RCC_OscConfig+0xc48>
 80038c4:	4b01      	ldr	r3, [pc, #4]	; (80038cc <HAL_RCC_OscConfig+0xc44>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	e01e      	b.n	8003908 <HAL_RCC_OscConfig+0xc80>
 80038ca:	bf00      	nop
 80038cc:	40021000 	.word	0x40021000
 80038d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80038d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038da:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	fa93 f2a3 	rbit	r2, r3
 80038e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80038ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80038f2:	601a      	str	r2, [r3, #0]
 80038f4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	fa93 f2a3 	rbit	r2, r3
 80038fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003902:	601a      	str	r2, [r3, #0]
 8003904:	4b6a      	ldr	r3, [pc, #424]	; (8003ab0 <HAL_RCC_OscConfig+0xe28>)
 8003906:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003908:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800390c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003910:	6011      	str	r1, [r2, #0]
 8003912:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8003916:	6812      	ldr	r2, [r2, #0]
 8003918:	fa92 f1a2 	rbit	r1, r2
 800391c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003920:	6011      	str	r1, [r2, #0]
  return result;
 8003922:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003926:	6812      	ldr	r2, [r2, #0]
 8003928:	fab2 f282 	clz	r2, r2
 800392c:	b2d2      	uxtb	r2, r2
 800392e:	f042 0220 	orr.w	r2, r2, #32
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	f002 021f 	and.w	r2, r2, #31
 8003938:	2101      	movs	r1, #1
 800393a:	fa01 f202 	lsl.w	r2, r1, r2
 800393e:	4013      	ands	r3, r2
 8003940:	2b00      	cmp	r3, #0
 8003942:	d09b      	beq.n	800387c <HAL_RCC_OscConfig+0xbf4>
 8003944:	e0ad      	b.n	8003aa2 <HAL_RCC_OscConfig+0xe1a>
 8003946:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800394a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800394e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003950:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	fa93 f2a3 	rbit	r2, r3
 800395a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800395e:	601a      	str	r2, [r3, #0]
  return result;
 8003960:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003964:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003966:	fab3 f383 	clz	r3, r3
 800396a:	b2db      	uxtb	r3, r3
 800396c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003970:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003974:	009b      	lsls	r3, r3, #2
 8003976:	461a      	mov	r2, r3
 8003978:	2300      	movs	r3, #0
 800397a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397c:	f7fd f8d6 	bl	8000b2c <HAL_GetTick>
 8003980:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003984:	e009      	b.n	800399a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003986:	f7fd f8d1 	bl	8000b2c <HAL_GetTick>
 800398a:	4602      	mov	r2, r0
 800398c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	2b02      	cmp	r3, #2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e084      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
 800399a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800399e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	fa93 f2a3 	rbit	r2, r3
 80039ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039b2:	601a      	str	r2, [r3, #0]
  return result;
 80039b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80039b8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039ba:	fab3 f383 	clz	r3, r3
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	095b      	lsrs	r3, r3, #5
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	f043 0301 	orr.w	r3, r3, #1
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d102      	bne.n	80039d4 <HAL_RCC_OscConfig+0xd4c>
 80039ce:	4b38      	ldr	r3, [pc, #224]	; (8003ab0 <HAL_RCC_OscConfig+0xe28>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	e01b      	b.n	8003a0c <HAL_RCC_OscConfig+0xd84>
 80039d4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039d8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	fa93 f2a3 	rbit	r2, r3
 80039e8:	f107 0320 	add.w	r3, r7, #32
 80039ec:	601a      	str	r2, [r3, #0]
 80039ee:	f107 031c 	add.w	r3, r7, #28
 80039f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80039f6:	601a      	str	r2, [r3, #0]
 80039f8:	f107 031c 	add.w	r3, r7, #28
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	fa93 f2a3 	rbit	r2, r3
 8003a02:	f107 0318 	add.w	r3, r7, #24
 8003a06:	601a      	str	r2, [r3, #0]
 8003a08:	4b29      	ldr	r3, [pc, #164]	; (8003ab0 <HAL_RCC_OscConfig+0xe28>)
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0c:	f107 0214 	add.w	r2, r7, #20
 8003a10:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003a14:	6011      	str	r1, [r2, #0]
 8003a16:	f107 0214 	add.w	r2, r7, #20
 8003a1a:	6812      	ldr	r2, [r2, #0]
 8003a1c:	fa92 f1a2 	rbit	r1, r2
 8003a20:	f107 0210 	add.w	r2, r7, #16
 8003a24:	6011      	str	r1, [r2, #0]
  return result;
 8003a26:	f107 0210 	add.w	r2, r7, #16
 8003a2a:	6812      	ldr	r2, [r2, #0]
 8003a2c:	fab2 f282 	clz	r2, r2
 8003a30:	b2d2      	uxtb	r2, r2
 8003a32:	f042 0220 	orr.w	r2, r2, #32
 8003a36:	b2d2      	uxtb	r2, r2
 8003a38:	f002 021f 	and.w	r2, r2, #31
 8003a3c:	2101      	movs	r1, #1
 8003a3e:	fa01 f202 	lsl.w	r2, r1, r2
 8003a42:	4013      	ands	r3, r2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d19e      	bne.n	8003986 <HAL_RCC_OscConfig+0xcfe>
 8003a48:	e02b      	b.n	8003aa2 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a4a:	1d3b      	adds	r3, r7, #4
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	699b      	ldr	r3, [r3, #24]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d101      	bne.n	8003a58 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e025      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003a58:	4b15      	ldr	r3, [pc, #84]	; (8003ab0 <HAL_RCC_OscConfig+0xe28>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003a60:	4b13      	ldr	r3, [pc, #76]	; (8003ab0 <HAL_RCC_OscConfig+0xe28>)
 8003a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a64:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a68:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003a6c:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8003a70:	1d3b      	adds	r3, r7, #4
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d111      	bne.n	8003a9e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003a7a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8003a7e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003a82:	1d3b      	adds	r3, r7, #4
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d108      	bne.n	8003a9e <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003a8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a90:	f003 020f 	and.w	r2, r3, #15
 8003a94:	1d3b      	adds	r3, r7, #4
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d001      	beq.n	8003aa2 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e000      	b.n	8003aa4 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8003aa2:	2300      	movs	r3, #0
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	bf00      	nop
 8003ab0:	40021000 	.word	0x40021000

08003ab4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b09e      	sub	sp, #120	; 0x78
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d101      	bne.n	8003acc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e162      	b.n	8003d92 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003acc:	4b90      	ldr	r3, [pc, #576]	; (8003d10 <HAL_RCC_ClockConfig+0x25c>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0307 	and.w	r3, r3, #7
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d910      	bls.n	8003afc <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ada:	4b8d      	ldr	r3, [pc, #564]	; (8003d10 <HAL_RCC_ClockConfig+0x25c>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f023 0207 	bic.w	r2, r3, #7
 8003ae2:	498b      	ldr	r1, [pc, #556]	; (8003d10 <HAL_RCC_ClockConfig+0x25c>)
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003aea:	4b89      	ldr	r3, [pc, #548]	; (8003d10 <HAL_RCC_ClockConfig+0x25c>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0307 	and.w	r3, r3, #7
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d001      	beq.n	8003afc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e14a      	b.n	8003d92 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f003 0302 	and.w	r3, r3, #2
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d008      	beq.n	8003b1a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b08:	4b82      	ldr	r3, [pc, #520]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	689b      	ldr	r3, [r3, #8]
 8003b14:	497f      	ldr	r1, [pc, #508]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0301 	and.w	r3, r3, #1
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	f000 80dc 	beq.w	8003ce0 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d13c      	bne.n	8003baa <HAL_RCC_ClockConfig+0xf6>
 8003b30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b34:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b38:	fa93 f3a3 	rbit	r3, r3
 8003b3c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8003b3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b40:	fab3 f383 	clz	r3, r3
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	095b      	lsrs	r3, r3, #5
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	f043 0301 	orr.w	r3, r3, #1
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d102      	bne.n	8003b5a <HAL_RCC_ClockConfig+0xa6>
 8003b54:	4b6f      	ldr	r3, [pc, #444]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	e00f      	b.n	8003b7a <HAL_RCC_ClockConfig+0xc6>
 8003b5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b5e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b62:	fa93 f3a3 	rbit	r3, r3
 8003b66:	667b      	str	r3, [r7, #100]	; 0x64
 8003b68:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b6c:	663b      	str	r3, [r7, #96]	; 0x60
 8003b6e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b70:	fa93 f3a3 	rbit	r3, r3
 8003b74:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b76:	4b67      	ldr	r3, [pc, #412]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b7a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b7e:	65ba      	str	r2, [r7, #88]	; 0x58
 8003b80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003b82:	fa92 f2a2 	rbit	r2, r2
 8003b86:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003b88:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003b8a:	fab2 f282 	clz	r2, r2
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	f042 0220 	orr.w	r2, r2, #32
 8003b94:	b2d2      	uxtb	r2, r2
 8003b96:	f002 021f 	and.w	r2, r2, #31
 8003b9a:	2101      	movs	r1, #1
 8003b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d17b      	bne.n	8003c9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e0f3      	b.n	8003d92 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2b02      	cmp	r3, #2
 8003bb0:	d13c      	bne.n	8003c2c <HAL_RCC_ClockConfig+0x178>
 8003bb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bb6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bba:	fa93 f3a3 	rbit	r3, r3
 8003bbe:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bc2:	fab3 f383 	clz	r3, r3
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	095b      	lsrs	r3, r3, #5
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	f043 0301 	orr.w	r3, r3, #1
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d102      	bne.n	8003bdc <HAL_RCC_ClockConfig+0x128>
 8003bd6:	4b4f      	ldr	r3, [pc, #316]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	e00f      	b.n	8003bfc <HAL_RCC_ClockConfig+0x148>
 8003bdc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003be0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003be4:	fa93 f3a3 	rbit	r3, r3
 8003be8:	647b      	str	r3, [r7, #68]	; 0x44
 8003bea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003bee:	643b      	str	r3, [r7, #64]	; 0x40
 8003bf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bf2:	fa93 f3a3 	rbit	r3, r3
 8003bf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bf8:	4b46      	ldr	r3, [pc, #280]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c00:	63ba      	str	r2, [r7, #56]	; 0x38
 8003c02:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c04:	fa92 f2a2 	rbit	r2, r2
 8003c08:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8003c0a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c0c:	fab2 f282 	clz	r2, r2
 8003c10:	b2d2      	uxtb	r2, r2
 8003c12:	f042 0220 	orr.w	r2, r2, #32
 8003c16:	b2d2      	uxtb	r2, r2
 8003c18:	f002 021f 	and.w	r2, r2, #31
 8003c1c:	2101      	movs	r1, #1
 8003c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c22:	4013      	ands	r3, r2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d13a      	bne.n	8003c9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	e0b2      	b.n	8003d92 <HAL_RCC_ClockConfig+0x2de>
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c32:	fa93 f3a3 	rbit	r3, r3
 8003c36:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c3a:	fab3 f383 	clz	r3, r3
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	095b      	lsrs	r3, r3, #5
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	f043 0301 	orr.w	r3, r3, #1
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d102      	bne.n	8003c54 <HAL_RCC_ClockConfig+0x1a0>
 8003c4e:	4b31      	ldr	r3, [pc, #196]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	e00d      	b.n	8003c70 <HAL_RCC_ClockConfig+0x1bc>
 8003c54:	2302      	movs	r3, #2
 8003c56:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c5a:	fa93 f3a3 	rbit	r3, r3
 8003c5e:	627b      	str	r3, [r7, #36]	; 0x24
 8003c60:	2302      	movs	r3, #2
 8003c62:	623b      	str	r3, [r7, #32]
 8003c64:	6a3b      	ldr	r3, [r7, #32]
 8003c66:	fa93 f3a3 	rbit	r3, r3
 8003c6a:	61fb      	str	r3, [r7, #28]
 8003c6c:	4b29      	ldr	r3, [pc, #164]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	2202      	movs	r2, #2
 8003c72:	61ba      	str	r2, [r7, #24]
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	fa92 f2a2 	rbit	r2, r2
 8003c7a:	617a      	str	r2, [r7, #20]
  return result;
 8003c7c:	697a      	ldr	r2, [r7, #20]
 8003c7e:	fab2 f282 	clz	r2, r2
 8003c82:	b2d2      	uxtb	r2, r2
 8003c84:	f042 0220 	orr.w	r2, r2, #32
 8003c88:	b2d2      	uxtb	r2, r2
 8003c8a:	f002 021f 	and.w	r2, r2, #31
 8003c8e:	2101      	movs	r1, #1
 8003c90:	fa01 f202 	lsl.w	r2, r1, r2
 8003c94:	4013      	ands	r3, r2
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e079      	b.n	8003d92 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c9e:	4b1d      	ldr	r3, [pc, #116]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f023 0203 	bic.w	r2, r3, #3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	491a      	ldr	r1, [pc, #104]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003cb0:	f7fc ff3c 	bl	8000b2c <HAL_GetTick>
 8003cb4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb6:	e00a      	b.n	8003cce <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb8:	f7fc ff38 	bl	8000b2c <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e061      	b.n	8003d92 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cce:	4b11      	ldr	r3, [pc, #68]	; (8003d14 <HAL_RCC_ClockConfig+0x260>)
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	f003 020c 	and.w	r2, r3, #12
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d1eb      	bne.n	8003cb8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ce0:	4b0b      	ldr	r3, [pc, #44]	; (8003d10 <HAL_RCC_ClockConfig+0x25c>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0307 	and.w	r3, r3, #7
 8003ce8:	683a      	ldr	r2, [r7, #0]
 8003cea:	429a      	cmp	r2, r3
 8003cec:	d214      	bcs.n	8003d18 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cee:	4b08      	ldr	r3, [pc, #32]	; (8003d10 <HAL_RCC_ClockConfig+0x25c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f023 0207 	bic.w	r2, r3, #7
 8003cf6:	4906      	ldr	r1, [pc, #24]	; (8003d10 <HAL_RCC_ClockConfig+0x25c>)
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cfe:	4b04      	ldr	r3, [pc, #16]	; (8003d10 <HAL_RCC_ClockConfig+0x25c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0307 	and.w	r3, r3, #7
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d005      	beq.n	8003d18 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e040      	b.n	8003d92 <HAL_RCC_ClockConfig+0x2de>
 8003d10:	40022000 	.word	0x40022000
 8003d14:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0304 	and.w	r3, r3, #4
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d008      	beq.n	8003d36 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d24:	4b1d      	ldr	r3, [pc, #116]	; (8003d9c <HAL_RCC_ClockConfig+0x2e8>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	491a      	ldr	r1, [pc, #104]	; (8003d9c <HAL_RCC_ClockConfig+0x2e8>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0308 	and.w	r3, r3, #8
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d009      	beq.n	8003d56 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d42:	4b16      	ldr	r3, [pc, #88]	; (8003d9c <HAL_RCC_ClockConfig+0x2e8>)
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	00db      	lsls	r3, r3, #3
 8003d50:	4912      	ldr	r1, [pc, #72]	; (8003d9c <HAL_RCC_ClockConfig+0x2e8>)
 8003d52:	4313      	orrs	r3, r2
 8003d54:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003d56:	f000 f829 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 8003d5a:	4601      	mov	r1, r0
 8003d5c:	4b0f      	ldr	r3, [pc, #60]	; (8003d9c <HAL_RCC_ClockConfig+0x2e8>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d64:	22f0      	movs	r2, #240	; 0xf0
 8003d66:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d68:	693a      	ldr	r2, [r7, #16]
 8003d6a:	fa92 f2a2 	rbit	r2, r2
 8003d6e:	60fa      	str	r2, [r7, #12]
  return result;
 8003d70:	68fa      	ldr	r2, [r7, #12]
 8003d72:	fab2 f282 	clz	r2, r2
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	40d3      	lsrs	r3, r2
 8003d7a:	4a09      	ldr	r2, [pc, #36]	; (8003da0 <HAL_RCC_ClockConfig+0x2ec>)
 8003d7c:	5cd3      	ldrb	r3, [r2, r3]
 8003d7e:	fa21 f303 	lsr.w	r3, r1, r3
 8003d82:	4a08      	ldr	r2, [pc, #32]	; (8003da4 <HAL_RCC_ClockConfig+0x2f0>)
 8003d84:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003d86:	4b08      	ldr	r3, [pc, #32]	; (8003da8 <HAL_RCC_ClockConfig+0x2f4>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fc fe8a 	bl	8000aa4 <HAL_InitTick>
  
  return HAL_OK;
 8003d90:	2300      	movs	r3, #0
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3778      	adds	r7, #120	; 0x78
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop
 8003d9c:	40021000 	.word	0x40021000
 8003da0:	08007ee4 	.word	0x08007ee4
 8003da4:	20000000 	.word	0x20000000
 8003da8:	20000004 	.word	0x20000004

08003dac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b08b      	sub	sp, #44	; 0x2c
 8003db0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
 8003db6:	2300      	movs	r3, #0
 8003db8:	61bb      	str	r3, [r7, #24]
 8003dba:	2300      	movs	r3, #0
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003dc6:	4b2a      	ldr	r3, [pc, #168]	; (8003e70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	f003 030c 	and.w	r3, r3, #12
 8003dd2:	2b04      	cmp	r3, #4
 8003dd4:	d002      	beq.n	8003ddc <HAL_RCC_GetSysClockFreq+0x30>
 8003dd6:	2b08      	cmp	r3, #8
 8003dd8:	d003      	beq.n	8003de2 <HAL_RCC_GetSysClockFreq+0x36>
 8003dda:	e03f      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ddc:	4b25      	ldr	r3, [pc, #148]	; (8003e74 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003dde:	623b      	str	r3, [r7, #32]
      break;
 8003de0:	e03f      	b.n	8003e62 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003de8:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003dec:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	fa92 f2a2 	rbit	r2, r2
 8003df4:	607a      	str	r2, [r7, #4]
  return result;
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	fab2 f282 	clz	r2, r2
 8003dfc:	b2d2      	uxtb	r2, r2
 8003dfe:	40d3      	lsrs	r3, r2
 8003e00:	4a1d      	ldr	r2, [pc, #116]	; (8003e78 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003e02:	5cd3      	ldrb	r3, [r2, r3]
 8003e04:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003e06:	4b1a      	ldr	r3, [pc, #104]	; (8003e70 <HAL_RCC_GetSysClockFreq+0xc4>)
 8003e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0a:	f003 030f 	and.w	r3, r3, #15
 8003e0e:	220f      	movs	r2, #15
 8003e10:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	fa92 f2a2 	rbit	r2, r2
 8003e18:	60fa      	str	r2, [r7, #12]
  return result;
 8003e1a:	68fa      	ldr	r2, [r7, #12]
 8003e1c:	fab2 f282 	clz	r2, r2
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	40d3      	lsrs	r3, r2
 8003e24:	4a15      	ldr	r2, [pc, #84]	; (8003e7c <HAL_RCC_GetSysClockFreq+0xd0>)
 8003e26:	5cd3      	ldrb	r3, [r2, r3]
 8003e28:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d008      	beq.n	8003e46 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003e34:	4a0f      	ldr	r2, [pc, #60]	; (8003e74 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003e36:	69bb      	ldr	r3, [r7, #24]
 8003e38:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	fb02 f303 	mul.w	r3, r2, r3
 8003e42:	627b      	str	r3, [r7, #36]	; 0x24
 8003e44:	e007      	b.n	8003e56 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003e46:	4a0b      	ldr	r2, [pc, #44]	; (8003e74 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003e48:	69bb      	ldr	r3, [r7, #24]
 8003e4a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e4e:	697b      	ldr	r3, [r7, #20]
 8003e50:	fb02 f303 	mul.w	r3, r2, r3
 8003e54:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	623b      	str	r3, [r7, #32]
      break;
 8003e5a:	e002      	b.n	8003e62 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003e5c:	4b05      	ldr	r3, [pc, #20]	; (8003e74 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003e5e:	623b      	str	r3, [r7, #32]
      break;
 8003e60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e62:	6a3b      	ldr	r3, [r7, #32]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	372c      	adds	r7, #44	; 0x2c
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	40021000 	.word	0x40021000
 8003e74:	007a1200 	.word	0x007a1200
 8003e78:	08007efc 	.word	0x08007efc
 8003e7c:	08007f0c 	.word	0x08007f0c

08003e80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e84:	4b03      	ldr	r3, [pc, #12]	; (8003e94 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e86:	681b      	ldr	r3, [r3, #0]
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
 8003e92:	bf00      	nop
 8003e94:	20000000 	.word	0x20000000

08003e98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003e9e:	f7ff ffef 	bl	8003e80 <HAL_RCC_GetHCLKFreq>
 8003ea2:	4601      	mov	r1, r0
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	; (8003ed4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003eac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003eb0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eb2:	687a      	ldr	r2, [r7, #4]
 8003eb4:	fa92 f2a2 	rbit	r2, r2
 8003eb8:	603a      	str	r2, [r7, #0]
  return result;
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	fab2 f282 	clz	r2, r2
 8003ec0:	b2d2      	uxtb	r2, r2
 8003ec2:	40d3      	lsrs	r3, r2
 8003ec4:	4a04      	ldr	r2, [pc, #16]	; (8003ed8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003ec6:	5cd3      	ldrb	r3, [r2, r3]
 8003ec8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3708      	adds	r7, #8
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bd80      	pop	{r7, pc}
 8003ed4:	40021000 	.word	0x40021000
 8003ed8:	08007ef4 	.word	0x08007ef4

08003edc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003ee2:	f7ff ffcd 	bl	8003e80 <HAL_RCC_GetHCLKFreq>
 8003ee6:	4601      	mov	r1, r0
 8003ee8:	4b0b      	ldr	r3, [pc, #44]	; (8003f18 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003ef0:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003ef4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ef6:	687a      	ldr	r2, [r7, #4]
 8003ef8:	fa92 f2a2 	rbit	r2, r2
 8003efc:	603a      	str	r2, [r7, #0]
  return result;
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	fab2 f282 	clz	r2, r2
 8003f04:	b2d2      	uxtb	r2, r2
 8003f06:	40d3      	lsrs	r3, r2
 8003f08:	4a04      	ldr	r2, [pc, #16]	; (8003f1c <HAL_RCC_GetPCLK2Freq+0x40>)
 8003f0a:	5cd3      	ldrb	r3, [r2, r3]
 8003f0c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003f10:	4618      	mov	r0, r3
 8003f12:	3708      	adds	r7, #8
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	40021000 	.word	0x40021000
 8003f1c:	08007ef4 	.word	0x08007ef4

08003f20 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b092      	sub	sp, #72	; 0x48
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003f30:	2300      	movs	r3, #0
 8003f32:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	f000 80d4 	beq.w	80040ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f44:	4b4e      	ldr	r3, [pc, #312]	; (8004080 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f46:	69db      	ldr	r3, [r3, #28]
 8003f48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d10e      	bne.n	8003f6e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f50:	4b4b      	ldr	r3, [pc, #300]	; (8004080 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f52:	69db      	ldr	r3, [r3, #28]
 8003f54:	4a4a      	ldr	r2, [pc, #296]	; (8004080 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f5a:	61d3      	str	r3, [r2, #28]
 8003f5c:	4b48      	ldr	r3, [pc, #288]	; (8004080 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f5e:	69db      	ldr	r3, [r3, #28]
 8003f60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f64:	60bb      	str	r3, [r7, #8]
 8003f66:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f6e:	4b45      	ldr	r3, [pc, #276]	; (8004084 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d118      	bne.n	8003fac <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f7a:	4b42      	ldr	r3, [pc, #264]	; (8004084 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	4a41      	ldr	r2, [pc, #260]	; (8004084 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f84:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f86:	f7fc fdd1 	bl	8000b2c <HAL_GetTick>
 8003f8a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f8c:	e008      	b.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f8e:	f7fc fdcd 	bl	8000b2c <HAL_GetTick>
 8003f92:	4602      	mov	r2, r0
 8003f94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b64      	cmp	r3, #100	; 0x64
 8003f9a:	d901      	bls.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	e1d6      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003fa0:	4b38      	ldr	r3, [pc, #224]	; (8004084 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0f0      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003fac:	4b34      	ldr	r3, [pc, #208]	; (8004080 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fae:	6a1b      	ldr	r3, [r3, #32]
 8003fb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	f000 8084 	beq.w	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003fc6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d07c      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003fcc:	4b2c      	ldr	r3, [pc, #176]	; (8004080 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003fda:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fde:	fa93 f3a3 	rbit	r3, r3
 8003fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003fe4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003fe6:	fab3 f383 	clz	r3, r3
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	461a      	mov	r2, r3
 8003fee:	4b26      	ldr	r3, [pc, #152]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003ff0:	4413      	add	r3, r2
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	6013      	str	r3, [r2, #0]
 8003ffa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ffe:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004002:	fa93 f3a3 	rbit	r3, r3
 8004006:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800400a:	fab3 f383 	clz	r3, r3
 800400e:	b2db      	uxtb	r3, r3
 8004010:	461a      	mov	r2, r3
 8004012:	4b1d      	ldr	r3, [pc, #116]	; (8004088 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004014:	4413      	add	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	461a      	mov	r2, r3
 800401a:	2300      	movs	r3, #0
 800401c:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800401e:	4a18      	ldr	r2, [pc, #96]	; (8004080 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004020:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004022:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004024:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004026:	f003 0301 	and.w	r3, r3, #1
 800402a:	2b00      	cmp	r3, #0
 800402c:	d04b      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800402e:	f7fc fd7d 	bl	8000b2c <HAL_GetTick>
 8004032:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004034:	e00a      	b.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004036:	f7fc fd79 	bl	8000b2c <HAL_GetTick>
 800403a:	4602      	mov	r2, r0
 800403c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800403e:	1ad3      	subs	r3, r2, r3
 8004040:	f241 3288 	movw	r2, #5000	; 0x1388
 8004044:	4293      	cmp	r3, r2
 8004046:	d901      	bls.n	800404c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	e180      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800404c:	2302      	movs	r3, #2
 800404e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004050:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004052:	fa93 f3a3 	rbit	r3, r3
 8004056:	627b      	str	r3, [r7, #36]	; 0x24
 8004058:	2302      	movs	r3, #2
 800405a:	623b      	str	r3, [r7, #32]
 800405c:	6a3b      	ldr	r3, [r7, #32]
 800405e:	fa93 f3a3 	rbit	r3, r3
 8004062:	61fb      	str	r3, [r7, #28]
  return result;
 8004064:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004066:	fab3 f383 	clz	r3, r3
 800406a:	b2db      	uxtb	r3, r3
 800406c:	095b      	lsrs	r3, r3, #5
 800406e:	b2db      	uxtb	r3, r3
 8004070:	f043 0302 	orr.w	r3, r3, #2
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d108      	bne.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800407a:	4b01      	ldr	r3, [pc, #4]	; (8004080 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800407c:	6a1b      	ldr	r3, [r3, #32]
 800407e:	e00d      	b.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8004080:	40021000 	.word	0x40021000
 8004084:	40007000 	.word	0x40007000
 8004088:	10908100 	.word	0x10908100
 800408c:	2302      	movs	r3, #2
 800408e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004090:	69bb      	ldr	r3, [r7, #24]
 8004092:	fa93 f3a3 	rbit	r3, r3
 8004096:	617b      	str	r3, [r7, #20]
 8004098:	4ba0      	ldr	r3, [pc, #640]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800409a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409c:	2202      	movs	r2, #2
 800409e:	613a      	str	r2, [r7, #16]
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	fa92 f2a2 	rbit	r2, r2
 80040a6:	60fa      	str	r2, [r7, #12]
  return result;
 80040a8:	68fa      	ldr	r2, [r7, #12]
 80040aa:	fab2 f282 	clz	r2, r2
 80040ae:	b2d2      	uxtb	r2, r2
 80040b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80040b4:	b2d2      	uxtb	r2, r2
 80040b6:	f002 021f 	and.w	r2, r2, #31
 80040ba:	2101      	movs	r1, #1
 80040bc:	fa01 f202 	lsl.w	r2, r1, r2
 80040c0:	4013      	ands	r3, r2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d0b7      	beq.n	8004036 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80040c6:	4b95      	ldr	r3, [pc, #596]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80040c8:	6a1b      	ldr	r3, [r3, #32]
 80040ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	4992      	ldr	r1, [pc, #584]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80040d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d105      	bne.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040e0:	4b8e      	ldr	r3, [pc, #568]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80040e2:	69db      	ldr	r3, [r3, #28]
 80040e4:	4a8d      	ldr	r2, [pc, #564]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80040e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d008      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80040f8:	4b88      	ldr	r3, [pc, #544]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80040fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fc:	f023 0203 	bic.w	r2, r3, #3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	4985      	ldr	r1, [pc, #532]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004106:	4313      	orrs	r3, r2
 8004108:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d008      	beq.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004116:	4b81      	ldr	r3, [pc, #516]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	497e      	ldr	r1, [pc, #504]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004124:	4313      	orrs	r3, r2
 8004126:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004134:	4b79      	ldr	r3, [pc, #484]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004138:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691b      	ldr	r3, [r3, #16]
 8004140:	4976      	ldr	r1, [pc, #472]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004142:	4313      	orrs	r3, r2
 8004144:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0320 	and.w	r3, r3, #32
 800414e:	2b00      	cmp	r3, #0
 8004150:	d008      	beq.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004152:	4b72      	ldr	r3, [pc, #456]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004156:	f023 0210 	bic.w	r2, r3, #16
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	69db      	ldr	r3, [r3, #28]
 800415e:	496f      	ldr	r1, [pc, #444]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004160:	4313      	orrs	r3, r2
 8004162:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800416c:	2b00      	cmp	r3, #0
 800416e:	d008      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004170:	4b6a      	ldr	r3, [pc, #424]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800417c:	4967      	ldr	r1, [pc, #412]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800417e:	4313      	orrs	r3, r2
 8004180:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800418a:	2b00      	cmp	r3, #0
 800418c:	d008      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800418e:	4b63      	ldr	r3, [pc, #396]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004192:	f023 0220 	bic.w	r2, r3, #32
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6a1b      	ldr	r3, [r3, #32]
 800419a:	4960      	ldr	r1, [pc, #384]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800419c:	4313      	orrs	r3, r2
 800419e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d008      	beq.n	80041be <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80041ac:	4b5b      	ldr	r3, [pc, #364]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80041ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b0:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b8:	4958      	ldr	r1, [pc, #352]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0308 	and.w	r3, r3, #8
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d008      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80041ca:	4b54      	ldr	r3, [pc, #336]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80041cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ce:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	695b      	ldr	r3, [r3, #20]
 80041d6:	4951      	ldr	r1, [pc, #324]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 0310 	and.w	r3, r3, #16
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d008      	beq.n	80041fa <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80041e8:	4b4c      	ldr	r3, [pc, #304]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80041ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ec:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	4949      	ldr	r1, [pc, #292]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80041f6:	4313      	orrs	r3, r2
 80041f8:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004202:	2b00      	cmp	r3, #0
 8004204:	d008      	beq.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004206:	4b45      	ldr	r3, [pc, #276]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004212:	4942      	ldr	r1, [pc, #264]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004214:	4313      	orrs	r3, r2
 8004216:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004220:	2b00      	cmp	r3, #0
 8004222:	d008      	beq.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004224:	4b3d      	ldr	r3, [pc, #244]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004228:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004230:	493a      	ldr	r1, [pc, #232]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004232:	4313      	orrs	r3, r2
 8004234:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800423e:	2b00      	cmp	r3, #0
 8004240:	d008      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004242:	4b36      	ldr	r3, [pc, #216]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004246:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800424e:	4933      	ldr	r1, [pc, #204]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004250:	4313      	orrs	r3, r2
 8004252:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d008      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004260:	4b2e      	ldr	r3, [pc, #184]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004264:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800426c:	492b      	ldr	r1, [pc, #172]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800426e:	4313      	orrs	r3, r2
 8004270:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d008      	beq.n	8004290 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800427e:	4b27      	ldr	r3, [pc, #156]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004282:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800428a:	4924      	ldr	r1, [pc, #144]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800428c:	4313      	orrs	r3, r2
 800428e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d008      	beq.n	80042ae <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800429c:	4b1f      	ldr	r3, [pc, #124]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800429e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a8:	491c      	ldr	r1, [pc, #112]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d008      	beq.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80042ba:	4b18      	ldr	r3, [pc, #96]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042be:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042c6:	4915      	ldr	r1, [pc, #84]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d008      	beq.n	80042ea <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80042d8:	4b10      	ldr	r3, [pc, #64]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042dc:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e4:	490d      	ldr	r1, [pc, #52]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d008      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80042f6:	4b09      	ldr	r3, [pc, #36]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80042f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042fa:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004302:	4906      	ldr	r1, [pc, #24]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004304:	4313      	orrs	r3, r2
 8004306:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00c      	beq.n	800432e <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004314:	4b01      	ldr	r3, [pc, #4]	; (800431c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8004316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004318:	e002      	b.n	8004320 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800431a:	bf00      	nop
 800431c:	40021000 	.word	0x40021000
 8004320:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004328:	490b      	ldr	r1, [pc, #44]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800432a:	4313      	orrs	r3, r2
 800432c:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d008      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800433a:	4b07      	ldr	r3, [pc, #28]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800433c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800433e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004346:	4904      	ldr	r1, [pc, #16]	; (8004358 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004348:	4313      	orrs	r3, r2
 800434a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800434c:	2300      	movs	r3, #0
}
 800434e:	4618      	mov	r0, r3
 8004350:	3748      	adds	r7, #72	; 0x48
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	40021000 	.word	0x40021000

0800435c <HAL_RTC_Init>:
  *         in the RTC_InitTypeDef structure and initialize the associated handle.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b082      	sub	sp, #8
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e083      	b.n	8004476 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	7f5b      	ldrb	r3, [r3, #29]
 8004372:	b2db      	uxtb	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	d105      	bne.n	8004384 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2200      	movs	r2, #0
 800437c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7fc f9d6 	bl	8000730 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2202      	movs	r2, #2
 8004388:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	22ca      	movs	r2, #202	; 0xca
 8004390:	625a      	str	r2, [r3, #36]	; 0x24
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2253      	movs	r2, #83	; 0x53
 8004398:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f897 	bl	80044ce <RTC_EnterInitMode>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d008      	beq.n	80043b8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	22ff      	movs	r2, #255	; 0xff
 80043ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2204      	movs	r2, #4
 80043b2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e05e      	b.n	8004476 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	6812      	ldr	r2, [r2, #0]
 80043c2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80043c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80043ca:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	6899      	ldr	r1, [r3, #8]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685a      	ldr	r2, [r3, #4]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	431a      	orrs	r2, r3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	431a      	orrs	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	430a      	orrs	r2, r1
 80043e8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	687a      	ldr	r2, [r7, #4]
 80043f0:	68d2      	ldr	r2, [r2, #12]
 80043f2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6919      	ldr	r1, [r3, #16]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	041a      	lsls	r2, r3, #16
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	430a      	orrs	r2, r1
 8004406:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004416:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f003 0320 	and.w	r3, r3, #32
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10e      	bne.n	8004444 <HAL_RTC_Init+0xe8>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 f829 	bl	800447e <HAL_RTC_WaitForSynchro>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d008      	beq.n	8004444 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	22ff      	movs	r2, #255	; 0xff
 8004438:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2204      	movs	r2, #4
 800443e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e018      	b.n	8004476 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004452:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	699a      	ldr	r2, [r3, #24]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	430a      	orrs	r2, r1
 8004464:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	22ff      	movs	r2, #255	; 0xff
 800446c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004474:	2300      	movs	r3, #0
  }
}
 8004476:	4618      	mov	r0, r3
 8004478:	3708      	adds	r7, #8
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}

0800447e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800447e:	b580      	push	{r7, lr}
 8004480:	b084      	sub	sp, #16
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004486:	2300      	movs	r3, #0
 8004488:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68da      	ldr	r2, [r3, #12]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004498:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800449a:	f7fc fb47 	bl	8000b2c <HAL_GetTick>
 800449e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80044a0:	e009      	b.n	80044b6 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80044a2:	f7fc fb43 	bl	8000b2c <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044b0:	d901      	bls.n	80044b6 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80044b2:	2303      	movs	r3, #3
 80044b4:	e007      	b.n	80044c6 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f003 0320 	and.w	r3, r3, #32
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d0ee      	beq.n	80044a2 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - HAL_OK : RTC is in Init mode
  *          - HAL_TIMEOUT : RTC is not in Init mode and in Timeout
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b084      	sub	sp, #16
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044d6:	2300      	movs	r3, #0
 80044d8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d119      	bne.n	800451c <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f04f 32ff 	mov.w	r2, #4294967295
 80044f0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80044f2:	f7fc fb1b 	bl	8000b2c <HAL_GetTick>
 80044f6:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80044f8:	e009      	b.n	800450e <RTC_EnterInitMode+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80044fa:	f7fc fb17 	bl	8000b2c <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004508:	d901      	bls.n	800450e <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e007      	b.n	800451e <RTC_EnterInitMode+0x50>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004518:	2b00      	cmp	r3, #0
 800451a:	d0ee      	beq.n	80044fa <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800451c:	2300      	movs	r3, #0
}
 800451e:	4618      	mov	r0, r3
 8004520:	3710      	adds	r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}

08004526 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004526:	b580      	push	{r7, lr}
 8004528:	b082      	sub	sp, #8
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d101      	bne.n	8004538 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	e040      	b.n	80045ba <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800453c:	2b00      	cmp	r3, #0
 800453e:	d106      	bne.n	800454e <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004548:	6878      	ldr	r0, [r7, #4]
 800454a:	f7fc f917 	bl	800077c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2224      	movs	r2, #36	; 0x24
 8004552:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	681a      	ldr	r2, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f022 0201 	bic.w	r2, r2, #1
 8004562:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 f8c1 	bl	80046ec <UART_SetConfig>
 800456a:	4603      	mov	r3, r0
 800456c:	2b01      	cmp	r3, #1
 800456e:	d101      	bne.n	8004574 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e022      	b.n	80045ba <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004578:	2b00      	cmp	r3, #0
 800457a:	d002      	beq.n	8004582 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 fa8b 	bl	8004a98 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685a      	ldr	r2, [r3, #4]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004590:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	689a      	ldr	r2, [r3, #8]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80045a0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f042 0201 	orr.w	r2, r2, #1
 80045b0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 fb12 	bl	8004bdc <UART_CheckIdleState>
 80045b8:	4603      	mov	r3, r0
}
 80045ba:	4618      	mov	r0, r3
 80045bc:	3708      	adds	r7, #8
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}

080045c2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045c2:	b580      	push	{r7, lr}
 80045c4:	b08a      	sub	sp, #40	; 0x28
 80045c6:	af02      	add	r7, sp, #8
 80045c8:	60f8      	str	r0, [r7, #12]
 80045ca:	60b9      	str	r1, [r7, #8]
 80045cc:	603b      	str	r3, [r7, #0]
 80045ce:	4613      	mov	r3, r2
 80045d0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80045d6:	2b20      	cmp	r3, #32
 80045d8:	f040 8082 	bne.w	80046e0 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d002      	beq.n	80045e8 <HAL_UART_Transmit+0x26>
 80045e2:	88fb      	ldrh	r3, [r7, #6]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d101      	bne.n	80045ec <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e07a      	b.n	80046e2 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80045f2:	2b01      	cmp	r3, #1
 80045f4:	d101      	bne.n	80045fa <HAL_UART_Transmit+0x38>
 80045f6:	2302      	movs	r3, #2
 80045f8:	e073      	b.n	80046e2 <HAL_UART_Transmit+0x120>
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2201      	movs	r2, #1
 80045fe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2221      	movs	r2, #33	; 0x21
 800460e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004610:	f7fc fa8c 	bl	8000b2c <HAL_GetTick>
 8004614:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	88fa      	ldrh	r2, [r7, #6]
 800461a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	88fa      	ldrh	r2, [r7, #6]
 8004622:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800462e:	d108      	bne.n	8004642 <HAL_UART_Transmit+0x80>
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d104      	bne.n	8004642 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004638:	2300      	movs	r3, #0
 800463a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	61bb      	str	r3, [r7, #24]
 8004640:	e003      	b.n	800464a <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004642:	68bb      	ldr	r3, [r7, #8]
 8004644:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004646:	2300      	movs	r3, #0
 8004648:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004652:	e02d      	b.n	80046b0 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	9300      	str	r3, [sp, #0]
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	2200      	movs	r2, #0
 800465c:	2180      	movs	r1, #128	; 0x80
 800465e:	68f8      	ldr	r0, [r7, #12]
 8004660:	f000 fb05 	bl	8004c6e <UART_WaitOnFlagUntilTimeout>
 8004664:	4603      	mov	r3, r0
 8004666:	2b00      	cmp	r3, #0
 8004668:	d001      	beq.n	800466e <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	e039      	b.n	80046e2 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d10b      	bne.n	800468c <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	881a      	ldrh	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004680:	b292      	uxth	r2, r2
 8004682:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004684:	69bb      	ldr	r3, [r7, #24]
 8004686:	3302      	adds	r3, #2
 8004688:	61bb      	str	r3, [r7, #24]
 800468a:	e008      	b.n	800469e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	781a      	ldrb	r2, [r3, #0]
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	b292      	uxth	r2, r2
 8004696:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	3301      	adds	r3, #1
 800469c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1cb      	bne.n	8004654 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	2200      	movs	r2, #0
 80046c4:	2140      	movs	r1, #64	; 0x40
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f000 fad1 	bl	8004c6e <UART_WaitOnFlagUntilTimeout>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e005      	b.n	80046e2 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2220      	movs	r2, #32
 80046da:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80046dc:	2300      	movs	r3, #0
 80046de:	e000      	b.n	80046e2 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80046e0:	2302      	movs	r3, #2
  }
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3720      	adds	r7, #32
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b088      	sub	sp, #32
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80046f4:	2300      	movs	r3, #0
 80046f6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	689a      	ldr	r2, [r3, #8]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	431a      	orrs	r2, r3
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	431a      	orrs	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	69db      	ldr	r3, [r3, #28]
 800470c:	4313      	orrs	r3, r2
 800470e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	4bab      	ldr	r3, [pc, #684]	; (80049c4 <UART_SetConfig+0x2d8>)
 8004718:	4013      	ands	r3, r2
 800471a:	687a      	ldr	r2, [r7, #4]
 800471c:	6812      	ldr	r2, [r2, #0]
 800471e:	6979      	ldr	r1, [r7, #20]
 8004720:	430b      	orrs	r3, r1
 8004722:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	685b      	ldr	r3, [r3, #4]
 800472a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	68da      	ldr	r2, [r3, #12]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	430a      	orrs	r2, r1
 8004738:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6a1b      	ldr	r3, [r3, #32]
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	4313      	orrs	r3, r2
 8004748:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	697a      	ldr	r2, [r7, #20]
 800475a:	430a      	orrs	r2, r1
 800475c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a99      	ldr	r2, [pc, #612]	; (80049c8 <UART_SetConfig+0x2dc>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d120      	bne.n	80047aa <UART_SetConfig+0xbe>
 8004768:	4b98      	ldr	r3, [pc, #608]	; (80049cc <UART_SetConfig+0x2e0>)
 800476a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800476c:	f003 0303 	and.w	r3, r3, #3
 8004770:	2b03      	cmp	r3, #3
 8004772:	d817      	bhi.n	80047a4 <UART_SetConfig+0xb8>
 8004774:	a201      	add	r2, pc, #4	; (adr r2, 800477c <UART_SetConfig+0x90>)
 8004776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800477a:	bf00      	nop
 800477c:	0800478d 	.word	0x0800478d
 8004780:	08004799 	.word	0x08004799
 8004784:	0800479f 	.word	0x0800479f
 8004788:	08004793 	.word	0x08004793
 800478c:	2301      	movs	r3, #1
 800478e:	77fb      	strb	r3, [r7, #31]
 8004790:	e0b5      	b.n	80048fe <UART_SetConfig+0x212>
 8004792:	2302      	movs	r3, #2
 8004794:	77fb      	strb	r3, [r7, #31]
 8004796:	e0b2      	b.n	80048fe <UART_SetConfig+0x212>
 8004798:	2304      	movs	r3, #4
 800479a:	77fb      	strb	r3, [r7, #31]
 800479c:	e0af      	b.n	80048fe <UART_SetConfig+0x212>
 800479e:	2308      	movs	r3, #8
 80047a0:	77fb      	strb	r3, [r7, #31]
 80047a2:	e0ac      	b.n	80048fe <UART_SetConfig+0x212>
 80047a4:	2310      	movs	r3, #16
 80047a6:	77fb      	strb	r3, [r7, #31]
 80047a8:	e0a9      	b.n	80048fe <UART_SetConfig+0x212>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a88      	ldr	r2, [pc, #544]	; (80049d0 <UART_SetConfig+0x2e4>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d124      	bne.n	80047fe <UART_SetConfig+0x112>
 80047b4:	4b85      	ldr	r3, [pc, #532]	; (80049cc <UART_SetConfig+0x2e0>)
 80047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80047bc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80047c0:	d011      	beq.n	80047e6 <UART_SetConfig+0xfa>
 80047c2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80047c6:	d817      	bhi.n	80047f8 <UART_SetConfig+0x10c>
 80047c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80047cc:	d011      	beq.n	80047f2 <UART_SetConfig+0x106>
 80047ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80047d2:	d811      	bhi.n	80047f8 <UART_SetConfig+0x10c>
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d003      	beq.n	80047e0 <UART_SetConfig+0xf4>
 80047d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047dc:	d006      	beq.n	80047ec <UART_SetConfig+0x100>
 80047de:	e00b      	b.n	80047f8 <UART_SetConfig+0x10c>
 80047e0:	2300      	movs	r3, #0
 80047e2:	77fb      	strb	r3, [r7, #31]
 80047e4:	e08b      	b.n	80048fe <UART_SetConfig+0x212>
 80047e6:	2302      	movs	r3, #2
 80047e8:	77fb      	strb	r3, [r7, #31]
 80047ea:	e088      	b.n	80048fe <UART_SetConfig+0x212>
 80047ec:	2304      	movs	r3, #4
 80047ee:	77fb      	strb	r3, [r7, #31]
 80047f0:	e085      	b.n	80048fe <UART_SetConfig+0x212>
 80047f2:	2308      	movs	r3, #8
 80047f4:	77fb      	strb	r3, [r7, #31]
 80047f6:	e082      	b.n	80048fe <UART_SetConfig+0x212>
 80047f8:	2310      	movs	r3, #16
 80047fa:	77fb      	strb	r3, [r7, #31]
 80047fc:	e07f      	b.n	80048fe <UART_SetConfig+0x212>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a74      	ldr	r2, [pc, #464]	; (80049d4 <UART_SetConfig+0x2e8>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d124      	bne.n	8004852 <UART_SetConfig+0x166>
 8004808:	4b70      	ldr	r3, [pc, #448]	; (80049cc <UART_SetConfig+0x2e0>)
 800480a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800480c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004810:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004814:	d011      	beq.n	800483a <UART_SetConfig+0x14e>
 8004816:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800481a:	d817      	bhi.n	800484c <UART_SetConfig+0x160>
 800481c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004820:	d011      	beq.n	8004846 <UART_SetConfig+0x15a>
 8004822:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004826:	d811      	bhi.n	800484c <UART_SetConfig+0x160>
 8004828:	2b00      	cmp	r3, #0
 800482a:	d003      	beq.n	8004834 <UART_SetConfig+0x148>
 800482c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004830:	d006      	beq.n	8004840 <UART_SetConfig+0x154>
 8004832:	e00b      	b.n	800484c <UART_SetConfig+0x160>
 8004834:	2300      	movs	r3, #0
 8004836:	77fb      	strb	r3, [r7, #31]
 8004838:	e061      	b.n	80048fe <UART_SetConfig+0x212>
 800483a:	2302      	movs	r3, #2
 800483c:	77fb      	strb	r3, [r7, #31]
 800483e:	e05e      	b.n	80048fe <UART_SetConfig+0x212>
 8004840:	2304      	movs	r3, #4
 8004842:	77fb      	strb	r3, [r7, #31]
 8004844:	e05b      	b.n	80048fe <UART_SetConfig+0x212>
 8004846:	2308      	movs	r3, #8
 8004848:	77fb      	strb	r3, [r7, #31]
 800484a:	e058      	b.n	80048fe <UART_SetConfig+0x212>
 800484c:	2310      	movs	r3, #16
 800484e:	77fb      	strb	r3, [r7, #31]
 8004850:	e055      	b.n	80048fe <UART_SetConfig+0x212>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4a60      	ldr	r2, [pc, #384]	; (80049d8 <UART_SetConfig+0x2ec>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d124      	bne.n	80048a6 <UART_SetConfig+0x1ba>
 800485c:	4b5b      	ldr	r3, [pc, #364]	; (80049cc <UART_SetConfig+0x2e0>)
 800485e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004860:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004864:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004868:	d011      	beq.n	800488e <UART_SetConfig+0x1a2>
 800486a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800486e:	d817      	bhi.n	80048a0 <UART_SetConfig+0x1b4>
 8004870:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004874:	d011      	beq.n	800489a <UART_SetConfig+0x1ae>
 8004876:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800487a:	d811      	bhi.n	80048a0 <UART_SetConfig+0x1b4>
 800487c:	2b00      	cmp	r3, #0
 800487e:	d003      	beq.n	8004888 <UART_SetConfig+0x19c>
 8004880:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004884:	d006      	beq.n	8004894 <UART_SetConfig+0x1a8>
 8004886:	e00b      	b.n	80048a0 <UART_SetConfig+0x1b4>
 8004888:	2300      	movs	r3, #0
 800488a:	77fb      	strb	r3, [r7, #31]
 800488c:	e037      	b.n	80048fe <UART_SetConfig+0x212>
 800488e:	2302      	movs	r3, #2
 8004890:	77fb      	strb	r3, [r7, #31]
 8004892:	e034      	b.n	80048fe <UART_SetConfig+0x212>
 8004894:	2304      	movs	r3, #4
 8004896:	77fb      	strb	r3, [r7, #31]
 8004898:	e031      	b.n	80048fe <UART_SetConfig+0x212>
 800489a:	2308      	movs	r3, #8
 800489c:	77fb      	strb	r3, [r7, #31]
 800489e:	e02e      	b.n	80048fe <UART_SetConfig+0x212>
 80048a0:	2310      	movs	r3, #16
 80048a2:	77fb      	strb	r3, [r7, #31]
 80048a4:	e02b      	b.n	80048fe <UART_SetConfig+0x212>
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	4a4c      	ldr	r2, [pc, #304]	; (80049dc <UART_SetConfig+0x2f0>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d124      	bne.n	80048fa <UART_SetConfig+0x20e>
 80048b0:	4b46      	ldr	r3, [pc, #280]	; (80049cc <UART_SetConfig+0x2e0>)
 80048b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80048b8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80048bc:	d011      	beq.n	80048e2 <UART_SetConfig+0x1f6>
 80048be:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80048c2:	d817      	bhi.n	80048f4 <UART_SetConfig+0x208>
 80048c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80048c8:	d011      	beq.n	80048ee <UART_SetConfig+0x202>
 80048ca:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80048ce:	d811      	bhi.n	80048f4 <UART_SetConfig+0x208>
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d003      	beq.n	80048dc <UART_SetConfig+0x1f0>
 80048d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048d8:	d006      	beq.n	80048e8 <UART_SetConfig+0x1fc>
 80048da:	e00b      	b.n	80048f4 <UART_SetConfig+0x208>
 80048dc:	2300      	movs	r3, #0
 80048de:	77fb      	strb	r3, [r7, #31]
 80048e0:	e00d      	b.n	80048fe <UART_SetConfig+0x212>
 80048e2:	2302      	movs	r3, #2
 80048e4:	77fb      	strb	r3, [r7, #31]
 80048e6:	e00a      	b.n	80048fe <UART_SetConfig+0x212>
 80048e8:	2304      	movs	r3, #4
 80048ea:	77fb      	strb	r3, [r7, #31]
 80048ec:	e007      	b.n	80048fe <UART_SetConfig+0x212>
 80048ee:	2308      	movs	r3, #8
 80048f0:	77fb      	strb	r3, [r7, #31]
 80048f2:	e004      	b.n	80048fe <UART_SetConfig+0x212>
 80048f4:	2310      	movs	r3, #16
 80048f6:	77fb      	strb	r3, [r7, #31]
 80048f8:	e001      	b.n	80048fe <UART_SetConfig+0x212>
 80048fa:	2310      	movs	r3, #16
 80048fc:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	69db      	ldr	r3, [r3, #28]
 8004902:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004906:	d16d      	bne.n	80049e4 <UART_SetConfig+0x2f8>
  {
    switch (clocksource)
 8004908:	7ffb      	ldrb	r3, [r7, #31]
 800490a:	2b08      	cmp	r3, #8
 800490c:	d827      	bhi.n	800495e <UART_SetConfig+0x272>
 800490e:	a201      	add	r2, pc, #4	; (adr r2, 8004914 <UART_SetConfig+0x228>)
 8004910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004914:	08004939 	.word	0x08004939
 8004918:	08004941 	.word	0x08004941
 800491c:	08004949 	.word	0x08004949
 8004920:	0800495f 	.word	0x0800495f
 8004924:	0800494f 	.word	0x0800494f
 8004928:	0800495f 	.word	0x0800495f
 800492c:	0800495f 	.word	0x0800495f
 8004930:	0800495f 	.word	0x0800495f
 8004934:	08004957 	.word	0x08004957
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004938:	f7ff faae 	bl	8003e98 <HAL_RCC_GetPCLK1Freq>
 800493c:	61b8      	str	r0, [r7, #24]
        break;
 800493e:	e013      	b.n	8004968 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004940:	f7ff facc 	bl	8003edc <HAL_RCC_GetPCLK2Freq>
 8004944:	61b8      	str	r0, [r7, #24]
        break;
 8004946:	e00f      	b.n	8004968 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004948:	4b25      	ldr	r3, [pc, #148]	; (80049e0 <UART_SetConfig+0x2f4>)
 800494a:	61bb      	str	r3, [r7, #24]
        break;
 800494c:	e00c      	b.n	8004968 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800494e:	f7ff fa2d 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 8004952:	61b8      	str	r0, [r7, #24]
        break;
 8004954:	e008      	b.n	8004968 <UART_SetConfig+0x27c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004956:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800495a:	61bb      	str	r3, [r7, #24]
        break;
 800495c:	e004      	b.n	8004968 <UART_SetConfig+0x27c>
      default:
        pclk = 0U;
 800495e:	2300      	movs	r3, #0
 8004960:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	77bb      	strb	r3, [r7, #30]
        break;
 8004966:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004968:	69bb      	ldr	r3, [r7, #24]
 800496a:	2b00      	cmp	r3, #0
 800496c:	f000 8086 	beq.w	8004a7c <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	005a      	lsls	r2, r3, #1
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	685b      	ldr	r3, [r3, #4]
 8004978:	085b      	lsrs	r3, r3, #1
 800497a:	441a      	add	r2, r3
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	fbb2 f3f3 	udiv	r3, r2, r3
 8004984:	b29b      	uxth	r3, r3
 8004986:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	2b0f      	cmp	r3, #15
 800498c:	d916      	bls.n	80049bc <UART_SetConfig+0x2d0>
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004994:	d212      	bcs.n	80049bc <UART_SetConfig+0x2d0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	b29b      	uxth	r3, r3
 800499a:	f023 030f 	bic.w	r3, r3, #15
 800499e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	085b      	lsrs	r3, r3, #1
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	f003 0307 	and.w	r3, r3, #7
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	89fb      	ldrh	r3, [r7, #14]
 80049ae:	4313      	orrs	r3, r2
 80049b0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	89fa      	ldrh	r2, [r7, #14]
 80049b8:	60da      	str	r2, [r3, #12]
 80049ba:	e05f      	b.n	8004a7c <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	77bb      	strb	r3, [r7, #30]
 80049c0:	e05c      	b.n	8004a7c <UART_SetConfig+0x390>
 80049c2:	bf00      	nop
 80049c4:	efff69f3 	.word	0xefff69f3
 80049c8:	40013800 	.word	0x40013800
 80049cc:	40021000 	.word	0x40021000
 80049d0:	40004400 	.word	0x40004400
 80049d4:	40004800 	.word	0x40004800
 80049d8:	40004c00 	.word	0x40004c00
 80049dc:	40005000 	.word	0x40005000
 80049e0:	007a1200 	.word	0x007a1200
      }
    }
  }
  else
  {
    switch (clocksource)
 80049e4:	7ffb      	ldrb	r3, [r7, #31]
 80049e6:	2b08      	cmp	r3, #8
 80049e8:	d827      	bhi.n	8004a3a <UART_SetConfig+0x34e>
 80049ea:	a201      	add	r2, pc, #4	; (adr r2, 80049f0 <UART_SetConfig+0x304>)
 80049ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f0:	08004a15 	.word	0x08004a15
 80049f4:	08004a1d 	.word	0x08004a1d
 80049f8:	08004a25 	.word	0x08004a25
 80049fc:	08004a3b 	.word	0x08004a3b
 8004a00:	08004a2b 	.word	0x08004a2b
 8004a04:	08004a3b 	.word	0x08004a3b
 8004a08:	08004a3b 	.word	0x08004a3b
 8004a0c:	08004a3b 	.word	0x08004a3b
 8004a10:	08004a33 	.word	0x08004a33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a14:	f7ff fa40 	bl	8003e98 <HAL_RCC_GetPCLK1Freq>
 8004a18:	61b8      	str	r0, [r7, #24]
        break;
 8004a1a:	e013      	b.n	8004a44 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a1c:	f7ff fa5e 	bl	8003edc <HAL_RCC_GetPCLK2Freq>
 8004a20:	61b8      	str	r0, [r7, #24]
        break;
 8004a22:	e00f      	b.n	8004a44 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a24:	4b1b      	ldr	r3, [pc, #108]	; (8004a94 <UART_SetConfig+0x3a8>)
 8004a26:	61bb      	str	r3, [r7, #24]
        break;
 8004a28:	e00c      	b.n	8004a44 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a2a:	f7ff f9bf 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 8004a2e:	61b8      	str	r0, [r7, #24]
        break;
 8004a30:	e008      	b.n	8004a44 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a36:	61bb      	str	r3, [r7, #24]
        break;
 8004a38:	e004      	b.n	8004a44 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	77bb      	strb	r3, [r7, #30]
        break;
 8004a42:	bf00      	nop
    }

    if (pclk != 0U)
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d018      	beq.n	8004a7c <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	685b      	ldr	r3, [r3, #4]
 8004a4e:	085a      	lsrs	r2, r3, #1
 8004a50:	69bb      	ldr	r3, [r7, #24]
 8004a52:	441a      	add	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	2b0f      	cmp	r3, #15
 8004a64:	d908      	bls.n	8004a78 <UART_SetConfig+0x38c>
 8004a66:	693b      	ldr	r3, [r7, #16]
 8004a68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a6c:	d204      	bcs.n	8004a78 <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	693a      	ldr	r2, [r7, #16]
 8004a74:	60da      	str	r2, [r3, #12]
 8004a76:	e001      	b.n	8004a7c <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004a88:	7fbb      	ldrb	r3, [r7, #30]
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	3720      	adds	r7, #32
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	007a1200 	.word	0x007a1200

08004a98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa4:	f003 0301 	and.w	r3, r3, #1
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d00a      	beq.n	8004ac2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	430a      	orrs	r2, r1
 8004ac0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d00a      	beq.n	8004ae4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	430a      	orrs	r2, r1
 8004ae2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae8:	f003 0304 	and.w	r3, r3, #4
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d00a      	beq.n	8004b06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	685b      	ldr	r3, [r3, #4]
 8004af6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	430a      	orrs	r2, r1
 8004b04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0a:	f003 0308 	and.w	r3, r3, #8
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d00a      	beq.n	8004b28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2c:	f003 0310 	and.w	r3, r3, #16
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d00a      	beq.n	8004b4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	430a      	orrs	r2, r1
 8004b48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b4e:	f003 0320 	and.w	r3, r3, #32
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d00a      	beq.n	8004b6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d01a      	beq.n	8004bae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	430a      	orrs	r2, r1
 8004b8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b96:	d10a      	bne.n	8004bae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	430a      	orrs	r2, r1
 8004bac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00a      	beq.n	8004bd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	605a      	str	r2, [r3, #4]
  }
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004bec:	f7fb ff9e 	bl	8000b2c <HAL_GetTick>
 8004bf0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0308 	and.w	r3, r3, #8
 8004bfc:	2b08      	cmp	r3, #8
 8004bfe:	d10e      	bne.n	8004c1e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c04:	9300      	str	r3, [sp, #0]
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 f82d 	bl	8004c6e <UART_WaitOnFlagUntilTimeout>
 8004c14:	4603      	mov	r3, r0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e023      	b.n	8004c66 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f003 0304 	and.w	r3, r3, #4
 8004c28:	2b04      	cmp	r3, #4
 8004c2a:	d10e      	bne.n	8004c4a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c30:	9300      	str	r3, [sp, #0]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 f817 	bl	8004c6e <UART_WaitOnFlagUntilTimeout>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d001      	beq.n	8004c4a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e00d      	b.n	8004c66 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2220      	movs	r2, #32
 8004c4e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2220      	movs	r2, #32
 8004c54:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}

08004c6e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c6e:	b580      	push	{r7, lr}
 8004c70:	b084      	sub	sp, #16
 8004c72:	af00      	add	r7, sp, #0
 8004c74:	60f8      	str	r0, [r7, #12]
 8004c76:	60b9      	str	r1, [r7, #8]
 8004c78:	603b      	str	r3, [r7, #0]
 8004c7a:	4613      	mov	r3, r2
 8004c7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c7e:	e05e      	b.n	8004d3e <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c80:	69bb      	ldr	r3, [r7, #24]
 8004c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c86:	d05a      	beq.n	8004d3e <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c88:	f7fb ff50 	bl	8000b2c <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	69ba      	ldr	r2, [r7, #24]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d302      	bcc.n	8004c9e <UART_WaitOnFlagUntilTimeout+0x30>
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d11b      	bne.n	8004cd6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004cac:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	689a      	ldr	r2, [r3, #8]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f022 0201 	bic.w	r2, r2, #1
 8004cbc:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2220      	movs	r2, #32
 8004cc2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2220      	movs	r2, #32
 8004cc8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8004cd2:	2303      	movs	r3, #3
 8004cd4:	e043      	b.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f003 0304 	and.w	r3, r3, #4
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d02c      	beq.n	8004d3e <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	69db      	ldr	r3, [r3, #28]
 8004cea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cf2:	d124      	bne.n	8004d3e <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004cfc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681a      	ldr	r2, [r3, #0]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d0c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689a      	ldr	r2, [r3, #8]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0201 	bic.w	r2, r2, #1
 8004d1c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2220      	movs	r2, #32
 8004d22:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	2220      	movs	r2, #32
 8004d28:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2220      	movs	r2, #32
 8004d2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2200      	movs	r2, #0
 8004d36:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	e00f      	b.n	8004d5e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	69da      	ldr	r2, [r3, #28]
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	4013      	ands	r3, r2
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	bf0c      	ite	eq
 8004d4e:	2301      	moveq	r3, #1
 8004d50:	2300      	movne	r3, #0
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	461a      	mov	r2, r3
 8004d56:	79fb      	ldrb	r3, [r7, #7]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d091      	beq.n	8004c80 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3710      	adds	r7, #16
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8004d66:	b480      	push	{r7}
 8004d68:	b085      	sub	sp, #20
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004d6e:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004d72:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	b29b      	uxth	r3, r3
 8004d80:	43db      	mvns	r3, r3
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	4013      	ands	r3, r2
 8004d86:	b29a      	uxth	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3714      	adds	r7, #20
 8004d94:	46bd      	mov	sp, r7
 8004d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9a:	4770      	bx	lr

08004d9c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004d9c:	b084      	sub	sp, #16
 8004d9e:	b480      	push	{r7}
 8004da0:	b083      	sub	sp, #12
 8004da2:	af00      	add	r7, sp, #0
 8004da4:	6078      	str	r0, [r7, #4]
 8004da6:	f107 0014 	add.w	r0, r7, #20
 8004daa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2200      	movs	r2, #0
 8004dba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	b004      	add	sp, #16
 8004ddc:	4770      	bx	lr

08004dde <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004dde:	b580      	push	{r7, lr}
 8004de0:	b0c4      	sub	sp, #272	; 0x110
 8004de2:	af00      	add	r7, sp, #0
 8004de4:	1d3b      	adds	r3, r7, #4
 8004de6:	6018      	str	r0, [r3, #0]
 8004de8:	463b      	mov	r3, r7
 8004dea:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004dec:	463b      	mov	r3, r7
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	785b      	ldrb	r3, [r3, #1]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	f040 8557 	bne.w	80058a6 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004df8:	463b      	mov	r3, r7
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	699a      	ldr	r2, [r3, #24]
 8004dfe:	463b      	mov	r3, r7
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	691b      	ldr	r3, [r3, #16]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d905      	bls.n	8004e14 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8004e08:	463b      	mov	r3, r7
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	691b      	ldr	r3, [r3, #16]
 8004e0e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8004e12:	e004      	b.n	8004e1e <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8004e14:	463b      	mov	r3, r7
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	699b      	ldr	r3, [r3, #24]
 8004e1a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004e1e:	463b      	mov	r3, r7
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	7b1b      	ldrb	r3, [r3, #12]
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d12c      	bne.n	8004e82 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004e28:	463b      	mov	r3, r7
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	6959      	ldr	r1, [r3, #20]
 8004e2e:	463b      	mov	r3, r7
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	88da      	ldrh	r2, [r3, #6]
 8004e34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004e38:	b29b      	uxth	r3, r3
 8004e3a:	1d38      	adds	r0, r7, #4
 8004e3c:	6800      	ldr	r0, [r0, #0]
 8004e3e:	f001 f912 	bl	8006066 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004e42:	1d3b      	adds	r3, r7, #4
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	617b      	str	r3, [r7, #20]
 8004e48:	1d3b      	adds	r3, r7, #4
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	461a      	mov	r2, r3
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	4413      	add	r3, r2
 8004e58:	617b      	str	r3, [r7, #20]
 8004e5a:	463b      	mov	r3, r7
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	781b      	ldrb	r3, [r3, #0]
 8004e60:	00da      	lsls	r2, r3, #3
 8004e62:	697b      	ldr	r3, [r7, #20]
 8004e64:	4413      	add	r3, r2
 8004e66:	f203 4202 	addw	r2, r3, #1026	; 0x402
 8004e6a:	f107 0310 	add.w	r3, r7, #16
 8004e6e:	601a      	str	r2, [r3, #0]
 8004e70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	f107 0310 	add.w	r3, r7, #16
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	801a      	strh	r2, [r3, #0]
 8004e7e:	f000 bcdd 	b.w	800583c <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004e82:	463b      	mov	r3, r7
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	78db      	ldrb	r3, [r3, #3]
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	f040 8347 	bne.w	800551c <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004e8e:	463b      	mov	r3, r7
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	6a1a      	ldr	r2, [r3, #32]
 8004e94:	463b      	mov	r3, r7
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	f240 82eb 	bls.w	8005476 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8004ea0:	1d3b      	adds	r3, r7, #4
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	463b      	mov	r3, r7
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4413      	add	r3, r2
 8004eae:	881b      	ldrh	r3, [r3, #0]
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eba:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8004ebe:	1d3b      	adds	r3, r7, #4
 8004ec0:	681a      	ldr	r2, [r3, #0]
 8004ec2:	463b      	mov	r3, r7
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	009b      	lsls	r3, r3, #2
 8004eca:	441a      	add	r2, r3
 8004ecc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8004ed0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ed4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ed8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004edc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004ee4:	463b      	mov	r3, r7
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6a1a      	ldr	r2, [r3, #32]
 8004eea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004eee:	1ad2      	subs	r2, r2, r3
 8004ef0:	463b      	mov	r3, r7
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004ef6:	1d3b      	adds	r3, r7, #4
 8004ef8:	681a      	ldr	r2, [r3, #0]
 8004efa:	463b      	mov	r3, r7
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	009b      	lsls	r3, r3, #2
 8004f02:	4413      	add	r3, r2
 8004f04:	881b      	ldrh	r3, [r3, #0]
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	f000 8159 	beq.w	80051c4 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004f12:	1d3b      	adds	r3, r7, #4
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	637b      	str	r3, [r7, #52]	; 0x34
 8004f18:	463b      	mov	r3, r7
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	785b      	ldrb	r3, [r3, #1]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d164      	bne.n	8004fec <USB_EPStartXfer+0x20e>
 8004f22:	1d3b      	adds	r3, r7, #4
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f28:	1d3b      	adds	r3, r7, #4
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	461a      	mov	r2, r3
 8004f34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f36:	4413      	add	r3, r2
 8004f38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f3a:	463b      	mov	r3, r7
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	00da      	lsls	r2, r3, #3
 8004f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f44:	4413      	add	r3, r2
 8004f46:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004f4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d112      	bne.n	8004f7a <USB_EPStartXfer+0x19c>
 8004f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f56:	881b      	ldrh	r3, [r3, #0]
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f62:	801a      	strh	r2, [r3, #0]
 8004f64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f66:	881b      	ldrh	r3, [r3, #0]
 8004f68:	b29b      	uxth	r3, r3
 8004f6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004f6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f76:	801a      	strh	r2, [r3, #0]
 8004f78:	e054      	b.n	8005024 <USB_EPStartXfer+0x246>
 8004f7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004f7e:	2b3e      	cmp	r3, #62	; 0x3e
 8004f80:	d817      	bhi.n	8004fb2 <USB_EPStartXfer+0x1d4>
 8004f82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004f86:	085b      	lsrs	r3, r3, #1
 8004f88:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004f8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004f90:	f003 0301 	and.w	r3, r3, #1
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d004      	beq.n	8004fa2 <USB_EPStartXfer+0x1c4>
 8004f98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f9c:	3301      	adds	r3, #1
 8004f9e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004fa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	029b      	lsls	r3, r3, #10
 8004faa:	b29a      	uxth	r2, r3
 8004fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fae:	801a      	strh	r2, [r3, #0]
 8004fb0:	e038      	b.n	8005024 <USB_EPStartXfer+0x246>
 8004fb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004fb6:	095b      	lsrs	r3, r3, #5
 8004fb8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004fbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004fc0:	f003 031f 	and.w	r3, r3, #31
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d104      	bne.n	8004fd2 <USB_EPStartXfer+0x1f4>
 8004fc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8004fd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fd6:	b29b      	uxth	r3, r3
 8004fd8:	029b      	lsls	r3, r3, #10
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fe0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fe4:	b29a      	uxth	r2, r3
 8004fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fe8:	801a      	strh	r2, [r3, #0]
 8004fea:	e01b      	b.n	8005024 <USB_EPStartXfer+0x246>
 8004fec:	463b      	mov	r3, r7
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	785b      	ldrb	r3, [r3, #1]
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d116      	bne.n	8005024 <USB_EPStartXfer+0x246>
 8004ff6:	1d3b      	adds	r3, r7, #4
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	461a      	mov	r2, r3
 8005002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005004:	4413      	add	r3, r2
 8005006:	637b      	str	r3, [r7, #52]	; 0x34
 8005008:	463b      	mov	r3, r7
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	00da      	lsls	r2, r3, #3
 8005010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005012:	4413      	add	r3, r2
 8005014:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005018:	633b      	str	r3, [r7, #48]	; 0x30
 800501a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800501e:	b29a      	uxth	r2, r3
 8005020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005022:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005024:	463b      	mov	r3, r7
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	895b      	ldrh	r3, [r3, #10]
 800502a:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800502e:	463b      	mov	r3, r7
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	6959      	ldr	r1, [r3, #20]
 8005034:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005038:	b29b      	uxth	r3, r3
 800503a:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800503e:	1d38      	adds	r0, r7, #4
 8005040:	6800      	ldr	r0, [r0, #0]
 8005042:	f001 f810 	bl	8006066 <USB_WritePMA>
            ep->xfer_buff += len;
 8005046:	463b      	mov	r3, r7
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	695a      	ldr	r2, [r3, #20]
 800504c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005050:	441a      	add	r2, r3
 8005052:	463b      	mov	r3, r7
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005058:	463b      	mov	r3, r7
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6a1a      	ldr	r2, [r3, #32]
 800505e:	463b      	mov	r3, r7
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	691b      	ldr	r3, [r3, #16]
 8005064:	429a      	cmp	r2, r3
 8005066:	d909      	bls.n	800507c <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 8005068:	463b      	mov	r3, r7
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6a1a      	ldr	r2, [r3, #32]
 800506e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005072:	1ad2      	subs	r2, r2, r3
 8005074:	463b      	mov	r3, r7
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	621a      	str	r2, [r3, #32]
 800507a:	e008      	b.n	800508e <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 800507c:	463b      	mov	r3, r7
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8005086:	463b      	mov	r3, r7
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2200      	movs	r2, #0
 800508c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800508e:	463b      	mov	r3, r7
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	785b      	ldrb	r3, [r3, #1]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d164      	bne.n	8005162 <USB_EPStartXfer+0x384>
 8005098:	1d3b      	adds	r3, r7, #4
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	61fb      	str	r3, [r7, #28]
 800509e:	1d3b      	adds	r3, r7, #4
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	461a      	mov	r2, r3
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	4413      	add	r3, r2
 80050ae:	61fb      	str	r3, [r7, #28]
 80050b0:	463b      	mov	r3, r7
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	781b      	ldrb	r3, [r3, #0]
 80050b6:	00da      	lsls	r2, r3, #3
 80050b8:	69fb      	ldr	r3, [r7, #28]
 80050ba:	4413      	add	r3, r2
 80050bc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80050c0:	61bb      	str	r3, [r7, #24]
 80050c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d112      	bne.n	80050f0 <USB_EPStartXfer+0x312>
 80050ca:	69bb      	ldr	r3, [r7, #24]
 80050cc:	881b      	ldrh	r3, [r3, #0]
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80050d4:	b29a      	uxth	r2, r3
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	801a      	strh	r2, [r3, #0]
 80050da:	69bb      	ldr	r3, [r7, #24]
 80050dc:	881b      	ldrh	r3, [r3, #0]
 80050de:	b29b      	uxth	r3, r3
 80050e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050e8:	b29a      	uxth	r2, r3
 80050ea:	69bb      	ldr	r3, [r7, #24]
 80050ec:	801a      	strh	r2, [r3, #0]
 80050ee:	e057      	b.n	80051a0 <USB_EPStartXfer+0x3c2>
 80050f0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80050f4:	2b3e      	cmp	r3, #62	; 0x3e
 80050f6:	d817      	bhi.n	8005128 <USB_EPStartXfer+0x34a>
 80050f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80050fc:	085b      	lsrs	r3, r3, #1
 80050fe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005102:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	2b00      	cmp	r3, #0
 800510c:	d004      	beq.n	8005118 <USB_EPStartXfer+0x33a>
 800510e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005112:	3301      	adds	r3, #1
 8005114:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005118:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800511c:	b29b      	uxth	r3, r3
 800511e:	029b      	lsls	r3, r3, #10
 8005120:	b29a      	uxth	r2, r3
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	801a      	strh	r2, [r3, #0]
 8005126:	e03b      	b.n	80051a0 <USB_EPStartXfer+0x3c2>
 8005128:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800512c:	095b      	lsrs	r3, r3, #5
 800512e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005132:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005136:	f003 031f 	and.w	r3, r3, #31
 800513a:	2b00      	cmp	r3, #0
 800513c:	d104      	bne.n	8005148 <USB_EPStartXfer+0x36a>
 800513e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8005142:	3b01      	subs	r3, #1
 8005144:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8005148:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800514c:	b29b      	uxth	r3, r3
 800514e:	029b      	lsls	r3, r3, #10
 8005150:	b29b      	uxth	r3, r3
 8005152:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005156:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800515a:	b29a      	uxth	r2, r3
 800515c:	69bb      	ldr	r3, [r7, #24]
 800515e:	801a      	strh	r2, [r3, #0]
 8005160:	e01e      	b.n	80051a0 <USB_EPStartXfer+0x3c2>
 8005162:	463b      	mov	r3, r7
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	785b      	ldrb	r3, [r3, #1]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d119      	bne.n	80051a0 <USB_EPStartXfer+0x3c2>
 800516c:	1d3b      	adds	r3, r7, #4
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	627b      	str	r3, [r7, #36]	; 0x24
 8005172:	1d3b      	adds	r3, r7, #4
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800517a:	b29b      	uxth	r3, r3
 800517c:	461a      	mov	r2, r3
 800517e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005180:	4413      	add	r3, r2
 8005182:	627b      	str	r3, [r7, #36]	; 0x24
 8005184:	463b      	mov	r3, r7
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	00da      	lsls	r2, r3, #3
 800518c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518e:	4413      	add	r3, r2
 8005190:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005194:	623b      	str	r3, [r7, #32]
 8005196:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800519a:	b29a      	uxth	r2, r3
 800519c:	6a3b      	ldr	r3, [r7, #32]
 800519e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80051a0:	463b      	mov	r3, r7
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	891b      	ldrh	r3, [r3, #8]
 80051a6:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80051aa:	463b      	mov	r3, r7
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	6959      	ldr	r1, [r3, #20]
 80051b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80051ba:	1d38      	adds	r0, r7, #4
 80051bc:	6800      	ldr	r0, [r0, #0]
 80051be:	f000 ff52 	bl	8006066 <USB_WritePMA>
 80051c2:	e33b      	b.n	800583c <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80051c4:	463b      	mov	r3, r7
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	785b      	ldrb	r3, [r3, #1]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d164      	bne.n	8005298 <USB_EPStartXfer+0x4ba>
 80051ce:	1d3b      	adds	r3, r7, #4
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051d4:	1d3b      	adds	r3, r7, #4
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051dc:	b29b      	uxth	r3, r3
 80051de:	461a      	mov	r2, r3
 80051e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051e2:	4413      	add	r3, r2
 80051e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051e6:	463b      	mov	r3, r7
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	781b      	ldrb	r3, [r3, #0]
 80051ec:	00da      	lsls	r2, r3, #3
 80051ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051f0:	4413      	add	r3, r2
 80051f2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80051f6:	64bb      	str	r3, [r7, #72]	; 0x48
 80051f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d112      	bne.n	8005226 <USB_EPStartXfer+0x448>
 8005200:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005202:	881b      	ldrh	r3, [r3, #0]
 8005204:	b29b      	uxth	r3, r3
 8005206:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800520a:	b29a      	uxth	r2, r3
 800520c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800520e:	801a      	strh	r2, [r3, #0]
 8005210:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005212:	881b      	ldrh	r3, [r3, #0]
 8005214:	b29b      	uxth	r3, r3
 8005216:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800521a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800521e:	b29a      	uxth	r2, r3
 8005220:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005222:	801a      	strh	r2, [r3, #0]
 8005224:	e057      	b.n	80052d6 <USB_EPStartXfer+0x4f8>
 8005226:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800522a:	2b3e      	cmp	r3, #62	; 0x3e
 800522c:	d817      	bhi.n	800525e <USB_EPStartXfer+0x480>
 800522e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005232:	085b      	lsrs	r3, r3, #1
 8005234:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005238:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800523c:	f003 0301 	and.w	r3, r3, #1
 8005240:	2b00      	cmp	r3, #0
 8005242:	d004      	beq.n	800524e <USB_EPStartXfer+0x470>
 8005244:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005248:	3301      	adds	r3, #1
 800524a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800524e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005252:	b29b      	uxth	r3, r3
 8005254:	029b      	lsls	r3, r3, #10
 8005256:	b29a      	uxth	r2, r3
 8005258:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800525a:	801a      	strh	r2, [r3, #0]
 800525c:	e03b      	b.n	80052d6 <USB_EPStartXfer+0x4f8>
 800525e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005262:	095b      	lsrs	r3, r3, #5
 8005264:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8005268:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800526c:	f003 031f 	and.w	r3, r3, #31
 8005270:	2b00      	cmp	r3, #0
 8005272:	d104      	bne.n	800527e <USB_EPStartXfer+0x4a0>
 8005274:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005278:	3b01      	subs	r3, #1
 800527a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800527e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005282:	b29b      	uxth	r3, r3
 8005284:	029b      	lsls	r3, r3, #10
 8005286:	b29b      	uxth	r3, r3
 8005288:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800528c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005290:	b29a      	uxth	r2, r3
 8005292:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005294:	801a      	strh	r2, [r3, #0]
 8005296:	e01e      	b.n	80052d6 <USB_EPStartXfer+0x4f8>
 8005298:	463b      	mov	r3, r7
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	785b      	ldrb	r3, [r3, #1]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d119      	bne.n	80052d6 <USB_EPStartXfer+0x4f8>
 80052a2:	1d3b      	adds	r3, r7, #4
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	657b      	str	r3, [r7, #84]	; 0x54
 80052a8:	1d3b      	adds	r3, r7, #4
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	461a      	mov	r2, r3
 80052b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052b6:	4413      	add	r3, r2
 80052b8:	657b      	str	r3, [r7, #84]	; 0x54
 80052ba:	463b      	mov	r3, r7
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	00da      	lsls	r2, r3, #3
 80052c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052c4:	4413      	add	r3, r2
 80052c6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80052ca:	653b      	str	r3, [r7, #80]	; 0x50
 80052cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80052d0:	b29a      	uxth	r2, r3
 80052d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052d4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80052d6:	463b      	mov	r3, r7
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	891b      	ldrh	r3, [r3, #8]
 80052dc:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80052e0:	463b      	mov	r3, r7
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6959      	ldr	r1, [r3, #20]
 80052e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80052f0:	1d38      	adds	r0, r7, #4
 80052f2:	6800      	ldr	r0, [r0, #0]
 80052f4:	f000 feb7 	bl	8006066 <USB_WritePMA>
            ep->xfer_buff += len;
 80052f8:	463b      	mov	r3, r7
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	695a      	ldr	r2, [r3, #20]
 80052fe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005302:	441a      	add	r2, r3
 8005304:	463b      	mov	r3, r7
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800530a:	463b      	mov	r3, r7
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6a1a      	ldr	r2, [r3, #32]
 8005310:	463b      	mov	r3, r7
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	691b      	ldr	r3, [r3, #16]
 8005316:	429a      	cmp	r2, r3
 8005318:	d909      	bls.n	800532e <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 800531a:	463b      	mov	r3, r7
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	6a1a      	ldr	r2, [r3, #32]
 8005320:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005324:	1ad2      	subs	r2, r2, r3
 8005326:	463b      	mov	r3, r7
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	621a      	str	r2, [r3, #32]
 800532c:	e008      	b.n	8005340 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 800532e:	463b      	mov	r3, r7
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6a1b      	ldr	r3, [r3, #32]
 8005334:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8005338:	463b      	mov	r3, r7
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2200      	movs	r2, #0
 800533e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005340:	1d3b      	adds	r3, r7, #4
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	647b      	str	r3, [r7, #68]	; 0x44
 8005346:	463b      	mov	r3, r7
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	785b      	ldrb	r3, [r3, #1]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d164      	bne.n	800541a <USB_EPStartXfer+0x63c>
 8005350:	1d3b      	adds	r3, r7, #4
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005356:	1d3b      	adds	r3, r7, #4
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800535e:	b29b      	uxth	r3, r3
 8005360:	461a      	mov	r2, r3
 8005362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005364:	4413      	add	r3, r2
 8005366:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005368:	463b      	mov	r3, r7
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	781b      	ldrb	r3, [r3, #0]
 800536e:	00da      	lsls	r2, r3, #3
 8005370:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005372:	4413      	add	r3, r2
 8005374:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005378:	63bb      	str	r3, [r7, #56]	; 0x38
 800537a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800537e:	2b00      	cmp	r3, #0
 8005380:	d112      	bne.n	80053a8 <USB_EPStartXfer+0x5ca>
 8005382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005384:	881b      	ldrh	r3, [r3, #0]
 8005386:	b29b      	uxth	r3, r3
 8005388:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800538c:	b29a      	uxth	r2, r3
 800538e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005390:	801a      	strh	r2, [r3, #0]
 8005392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005394:	881b      	ldrh	r3, [r3, #0]
 8005396:	b29b      	uxth	r3, r3
 8005398:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800539c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053a0:	b29a      	uxth	r2, r3
 80053a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053a4:	801a      	strh	r2, [r3, #0]
 80053a6:	e054      	b.n	8005452 <USB_EPStartXfer+0x674>
 80053a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80053ac:	2b3e      	cmp	r3, #62	; 0x3e
 80053ae:	d817      	bhi.n	80053e0 <USB_EPStartXfer+0x602>
 80053b0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80053b4:	085b      	lsrs	r3, r3, #1
 80053b6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80053ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d004      	beq.n	80053d0 <USB_EPStartXfer+0x5f2>
 80053c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80053ca:	3301      	adds	r3, #1
 80053cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80053d0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	029b      	lsls	r3, r3, #10
 80053d8:	b29a      	uxth	r2, r3
 80053da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053dc:	801a      	strh	r2, [r3, #0]
 80053de:	e038      	b.n	8005452 <USB_EPStartXfer+0x674>
 80053e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80053e4:	095b      	lsrs	r3, r3, #5
 80053e6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80053ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80053ee:	f003 031f 	and.w	r3, r3, #31
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d104      	bne.n	8005400 <USB_EPStartXfer+0x622>
 80053f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80053fa:	3b01      	subs	r3, #1
 80053fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8005400:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005404:	b29b      	uxth	r3, r3
 8005406:	029b      	lsls	r3, r3, #10
 8005408:	b29b      	uxth	r3, r3
 800540a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800540e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005412:	b29a      	uxth	r2, r3
 8005414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005416:	801a      	strh	r2, [r3, #0]
 8005418:	e01b      	b.n	8005452 <USB_EPStartXfer+0x674>
 800541a:	463b      	mov	r3, r7
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	785b      	ldrb	r3, [r3, #1]
 8005420:	2b01      	cmp	r3, #1
 8005422:	d116      	bne.n	8005452 <USB_EPStartXfer+0x674>
 8005424:	1d3b      	adds	r3, r7, #4
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800542c:	b29b      	uxth	r3, r3
 800542e:	461a      	mov	r2, r3
 8005430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005432:	4413      	add	r3, r2
 8005434:	647b      	str	r3, [r7, #68]	; 0x44
 8005436:	463b      	mov	r3, r7
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	00da      	lsls	r2, r3, #3
 800543e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005440:	4413      	add	r3, r2
 8005442:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005446:	643b      	str	r3, [r7, #64]	; 0x40
 8005448:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800544c:	b29a      	uxth	r2, r3
 800544e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005450:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005452:	463b      	mov	r3, r7
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	895b      	ldrh	r3, [r3, #10]
 8005458:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800545c:	463b      	mov	r3, r7
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6959      	ldr	r1, [r3, #20]
 8005462:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005466:	b29b      	uxth	r3, r3
 8005468:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800546c:	1d38      	adds	r0, r7, #4
 800546e:	6800      	ldr	r0, [r0, #0]
 8005470:	f000 fdf9 	bl	8006066 <USB_WritePMA>
 8005474:	e1e2      	b.n	800583c <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005476:	463b      	mov	r3, r7
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	6a1b      	ldr	r3, [r3, #32]
 800547c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8005480:	1d3b      	adds	r3, r7, #4
 8005482:	681a      	ldr	r2, [r3, #0]
 8005484:	463b      	mov	r3, r7
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	781b      	ldrb	r3, [r3, #0]
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	4413      	add	r3, r2
 800548e:	881b      	ldrh	r3, [r3, #0]
 8005490:	b29b      	uxth	r3, r3
 8005492:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005496:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800549a:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800549e:	1d3b      	adds	r3, r7, #4
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	463b      	mov	r3, r7
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	781b      	ldrb	r3, [r3, #0]
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	441a      	add	r2, r3
 80054ac:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80054b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80054b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80054b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80054bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054c0:	b29b      	uxth	r3, r3
 80054c2:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80054c4:	1d3b      	adds	r3, r7, #4
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	663b      	str	r3, [r7, #96]	; 0x60
 80054ca:	1d3b      	adds	r3, r7, #4
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	461a      	mov	r2, r3
 80054d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054d8:	4413      	add	r3, r2
 80054da:	663b      	str	r3, [r7, #96]	; 0x60
 80054dc:	463b      	mov	r3, r7
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	00da      	lsls	r2, r3, #3
 80054e4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80054e6:	4413      	add	r3, r2
 80054e8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80054ec:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80054f2:	b29a      	uxth	r2, r3
 80054f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80054f6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80054f8:	463b      	mov	r3, r7
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	891b      	ldrh	r3, [r3, #8]
 80054fe:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005502:	463b      	mov	r3, r7
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	6959      	ldr	r1, [r3, #20]
 8005508:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800550c:	b29b      	uxth	r3, r3
 800550e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005512:	1d38      	adds	r0, r7, #4
 8005514:	6800      	ldr	r0, [r0, #0]
 8005516:	f000 fda6 	bl	8006066 <USB_WritePMA>
 800551a:	e18f      	b.n	800583c <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800551c:	1d3b      	adds	r3, r7, #4
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	463b      	mov	r3, r7
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	781b      	ldrb	r3, [r3, #0]
 8005526:	009b      	lsls	r3, r3, #2
 8005528:	4413      	add	r3, r2
 800552a:	881b      	ldrh	r3, [r3, #0]
 800552c:	b29b      	uxth	r3, r3
 800552e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005532:	2b00      	cmp	r3, #0
 8005534:	f000 808f 	beq.w	8005656 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005538:	1d3b      	adds	r3, r7, #4
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	67bb      	str	r3, [r7, #120]	; 0x78
 800553e:	463b      	mov	r3, r7
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	785b      	ldrb	r3, [r3, #1]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d164      	bne.n	8005612 <USB_EPStartXfer+0x834>
 8005548:	1d3b      	adds	r3, r7, #4
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	673b      	str	r3, [r7, #112]	; 0x70
 800554e:	1d3b      	adds	r3, r7, #4
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005556:	b29b      	uxth	r3, r3
 8005558:	461a      	mov	r2, r3
 800555a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800555c:	4413      	add	r3, r2
 800555e:	673b      	str	r3, [r7, #112]	; 0x70
 8005560:	463b      	mov	r3, r7
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	00da      	lsls	r2, r3, #3
 8005568:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800556a:	4413      	add	r3, r2
 800556c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005570:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005572:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005576:	2b00      	cmp	r3, #0
 8005578:	d112      	bne.n	80055a0 <USB_EPStartXfer+0x7c2>
 800557a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800557c:	881b      	ldrh	r3, [r3, #0]
 800557e:	b29b      	uxth	r3, r3
 8005580:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005584:	b29a      	uxth	r2, r3
 8005586:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005588:	801a      	strh	r2, [r3, #0]
 800558a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800558c:	881b      	ldrh	r3, [r3, #0]
 800558e:	b29b      	uxth	r3, r3
 8005590:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005594:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005598:	b29a      	uxth	r2, r3
 800559a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800559c:	801a      	strh	r2, [r3, #0]
 800559e:	e054      	b.n	800564a <USB_EPStartXfer+0x86c>
 80055a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055a4:	2b3e      	cmp	r3, #62	; 0x3e
 80055a6:	d817      	bhi.n	80055d8 <USB_EPStartXfer+0x7fa>
 80055a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055ac:	085b      	lsrs	r3, r3, #1
 80055ae:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80055b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d004      	beq.n	80055c8 <USB_EPStartXfer+0x7ea>
 80055be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055c2:	3301      	adds	r3, #1
 80055c4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80055c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	029b      	lsls	r3, r3, #10
 80055d0:	b29a      	uxth	r2, r3
 80055d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80055d4:	801a      	strh	r2, [r3, #0]
 80055d6:	e038      	b.n	800564a <USB_EPStartXfer+0x86c>
 80055d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055dc:	095b      	lsrs	r3, r3, #5
 80055de:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80055e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80055e6:	f003 031f 	and.w	r3, r3, #31
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d104      	bne.n	80055f8 <USB_EPStartXfer+0x81a>
 80055ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055f2:	3b01      	subs	r3, #1
 80055f4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80055f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	029b      	lsls	r3, r3, #10
 8005600:	b29b      	uxth	r3, r3
 8005602:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005606:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800560a:	b29a      	uxth	r2, r3
 800560c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800560e:	801a      	strh	r2, [r3, #0]
 8005610:	e01b      	b.n	800564a <USB_EPStartXfer+0x86c>
 8005612:	463b      	mov	r3, r7
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	785b      	ldrb	r3, [r3, #1]
 8005618:	2b01      	cmp	r3, #1
 800561a:	d116      	bne.n	800564a <USB_EPStartXfer+0x86c>
 800561c:	1d3b      	adds	r3, r7, #4
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005624:	b29b      	uxth	r3, r3
 8005626:	461a      	mov	r2, r3
 8005628:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800562a:	4413      	add	r3, r2
 800562c:	67bb      	str	r3, [r7, #120]	; 0x78
 800562e:	463b      	mov	r3, r7
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	781b      	ldrb	r3, [r3, #0]
 8005634:	00da      	lsls	r2, r3, #3
 8005636:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005638:	4413      	add	r3, r2
 800563a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800563e:	677b      	str	r3, [r7, #116]	; 0x74
 8005640:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005644:	b29a      	uxth	r2, r3
 8005646:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005648:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800564a:	463b      	mov	r3, r7
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	895b      	ldrh	r3, [r3, #10]
 8005650:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 8005654:	e097      	b.n	8005786 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005656:	463b      	mov	r3, r7
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	785b      	ldrb	r3, [r3, #1]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d168      	bne.n	8005732 <USB_EPStartXfer+0x954>
 8005660:	1d3b      	adds	r3, r7, #4
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005668:	1d3b      	adds	r3, r7, #4
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005670:	b29b      	uxth	r3, r3
 8005672:	461a      	mov	r2, r3
 8005674:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005678:	4413      	add	r3, r2
 800567a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800567e:	463b      	mov	r3, r7
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	00da      	lsls	r2, r3, #3
 8005686:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800568a:	4413      	add	r3, r2
 800568c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005690:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005692:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005696:	2b00      	cmp	r3, #0
 8005698:	d112      	bne.n	80056c0 <USB_EPStartXfer+0x8e2>
 800569a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800569c:	881b      	ldrh	r3, [r3, #0]
 800569e:	b29b      	uxth	r3, r3
 80056a0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80056a4:	b29a      	uxth	r2, r3
 80056a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80056a8:	801a      	strh	r2, [r3, #0]
 80056aa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80056ac:	881b      	ldrh	r3, [r3, #0]
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056b8:	b29a      	uxth	r2, r3
 80056ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80056bc:	801a      	strh	r2, [r3, #0]
 80056be:	e05d      	b.n	800577c <USB_EPStartXfer+0x99e>
 80056c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80056c4:	2b3e      	cmp	r3, #62	; 0x3e
 80056c6:	d817      	bhi.n	80056f8 <USB_EPStartXfer+0x91a>
 80056c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80056cc:	085b      	lsrs	r3, r3, #1
 80056ce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80056d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d004      	beq.n	80056e8 <USB_EPStartXfer+0x90a>
 80056de:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80056e2:	3301      	adds	r3, #1
 80056e4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80056e8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	029b      	lsls	r3, r3, #10
 80056f0:	b29a      	uxth	r2, r3
 80056f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80056f4:	801a      	strh	r2, [r3, #0]
 80056f6:	e041      	b.n	800577c <USB_EPStartXfer+0x99e>
 80056f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80056fc:	095b      	lsrs	r3, r3, #5
 80056fe:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005702:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005706:	f003 031f 	and.w	r3, r3, #31
 800570a:	2b00      	cmp	r3, #0
 800570c:	d104      	bne.n	8005718 <USB_EPStartXfer+0x93a>
 800570e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8005712:	3b01      	subs	r3, #1
 8005714:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8005718:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800571c:	b29b      	uxth	r3, r3
 800571e:	029b      	lsls	r3, r3, #10
 8005720:	b29b      	uxth	r3, r3
 8005722:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005726:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800572a:	b29a      	uxth	r2, r3
 800572c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800572e:	801a      	strh	r2, [r3, #0]
 8005730:	e024      	b.n	800577c <USB_EPStartXfer+0x99e>
 8005732:	463b      	mov	r3, r7
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	785b      	ldrb	r3, [r3, #1]
 8005738:	2b01      	cmp	r3, #1
 800573a:	d11f      	bne.n	800577c <USB_EPStartXfer+0x99e>
 800573c:	1d3b      	adds	r3, r7, #4
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005744:	1d3b      	adds	r3, r7, #4
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800574c:	b29b      	uxth	r3, r3
 800574e:	461a      	mov	r2, r3
 8005750:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005754:	4413      	add	r3, r2
 8005756:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800575a:	463b      	mov	r3, r7
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	00da      	lsls	r2, r3, #3
 8005762:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005766:	4413      	add	r3, r2
 8005768:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800576c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005770:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005774:	b29a      	uxth	r2, r3
 8005776:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800577a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800577c:	463b      	mov	r3, r7
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	891b      	ldrh	r3, [r3, #8]
 8005782:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005786:	463b      	mov	r3, r7
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	6959      	ldr	r1, [r3, #20]
 800578c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005790:	b29b      	uxth	r3, r3
 8005792:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8005796:	1d38      	adds	r0, r7, #4
 8005798:	6800      	ldr	r0, [r0, #0]
 800579a:	f000 fc64 	bl	8006066 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800579e:	463b      	mov	r3, r7
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	785b      	ldrb	r3, [r3, #1]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d122      	bne.n	80057ee <USB_EPStartXfer+0xa10>
 80057a8:	1d3b      	adds	r3, r7, #4
 80057aa:	681a      	ldr	r2, [r3, #0]
 80057ac:	463b      	mov	r3, r7
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	781b      	ldrb	r3, [r3, #0]
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	881b      	ldrh	r3, [r3, #0]
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057c2:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80057c6:	1d3b      	adds	r3, r7, #4
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	463b      	mov	r3, r7
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	781b      	ldrb	r3, [r3, #0]
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	441a      	add	r2, r3
 80057d4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80057d8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057dc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057e0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057e4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80057e8:	b29b      	uxth	r3, r3
 80057ea:	8013      	strh	r3, [r2, #0]
 80057ec:	e026      	b.n	800583c <USB_EPStartXfer+0xa5e>
 80057ee:	463b      	mov	r3, r7
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	785b      	ldrb	r3, [r3, #1]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d121      	bne.n	800583c <USB_EPStartXfer+0xa5e>
 80057f8:	1d3b      	adds	r3, r7, #4
 80057fa:	681a      	ldr	r2, [r3, #0]
 80057fc:	463b      	mov	r3, r7
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	781b      	ldrb	r3, [r3, #0]
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	4413      	add	r3, r2
 8005806:	881b      	ldrh	r3, [r3, #0]
 8005808:	b29b      	uxth	r3, r3
 800580a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800580e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005812:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8005816:	1d3b      	adds	r3, r7, #4
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	463b      	mov	r3, r7
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	441a      	add	r2, r3
 8005824:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8005828:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800582c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005830:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005838:	b29b      	uxth	r3, r3
 800583a:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800583c:	1d3b      	adds	r3, r7, #4
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	463b      	mov	r3, r7
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	781b      	ldrb	r3, [r3, #0]
 8005846:	009b      	lsls	r3, r3, #2
 8005848:	4413      	add	r3, r2
 800584a:	881b      	ldrh	r3, [r3, #0]
 800584c:	b29b      	uxth	r3, r3
 800584e:	f107 020e 	add.w	r2, r7, #14
 8005852:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005856:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800585a:	8013      	strh	r3, [r2, #0]
 800585c:	f107 030e 	add.w	r3, r7, #14
 8005860:	f107 020e 	add.w	r2, r7, #14
 8005864:	8812      	ldrh	r2, [r2, #0]
 8005866:	f082 0210 	eor.w	r2, r2, #16
 800586a:	801a      	strh	r2, [r3, #0]
 800586c:	f107 030e 	add.w	r3, r7, #14
 8005870:	f107 020e 	add.w	r2, r7, #14
 8005874:	8812      	ldrh	r2, [r2, #0]
 8005876:	f082 0220 	eor.w	r2, r2, #32
 800587a:	801a      	strh	r2, [r3, #0]
 800587c:	1d3b      	adds	r3, r7, #4
 800587e:	681a      	ldr	r2, [r3, #0]
 8005880:	463b      	mov	r3, r7
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	781b      	ldrb	r3, [r3, #0]
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	441a      	add	r2, r3
 800588a:	f107 030e 	add.w	r3, r7, #14
 800588e:	881b      	ldrh	r3, [r3, #0]
 8005890:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005894:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005898:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800589c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058a0:	b29b      	uxth	r3, r3
 80058a2:	8013      	strh	r3, [r2, #0]
 80058a4:	e3b5      	b.n	8006012 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80058a6:	463b      	mov	r3, r7
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	7b1b      	ldrb	r3, [r3, #12]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	f040 8090 	bne.w	80059d2 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80058b2:	463b      	mov	r3, r7
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	699a      	ldr	r2, [r3, #24]
 80058b8:	463b      	mov	r3, r7
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d90e      	bls.n	80058e0 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 80058c2:	463b      	mov	r3, r7
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 80058cc:	463b      	mov	r3, r7
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	699a      	ldr	r2, [r3, #24]
 80058d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80058d6:	1ad2      	subs	r2, r2, r3
 80058d8:	463b      	mov	r3, r7
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	619a      	str	r2, [r3, #24]
 80058de:	e008      	b.n	80058f2 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 80058e0:	463b      	mov	r3, r7
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 80058ea:	463b      	mov	r3, r7
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	2200      	movs	r2, #0
 80058f0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80058f2:	1d3b      	adds	r3, r7, #4
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80058fa:	1d3b      	adds	r3, r7, #4
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005902:	b29b      	uxth	r3, r3
 8005904:	461a      	mov	r2, r3
 8005906:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800590a:	4413      	add	r3, r2
 800590c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005910:	463b      	mov	r3, r7
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	00da      	lsls	r2, r3, #3
 8005918:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800591c:	4413      	add	r3, r2
 800591e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005922:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005926:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800592a:	2b00      	cmp	r3, #0
 800592c:	d116      	bne.n	800595c <USB_EPStartXfer+0xb7e>
 800592e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005932:	881b      	ldrh	r3, [r3, #0]
 8005934:	b29b      	uxth	r3, r3
 8005936:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800593a:	b29a      	uxth	r2, r3
 800593c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005940:	801a      	strh	r2, [r3, #0]
 8005942:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005946:	881b      	ldrh	r3, [r3, #0]
 8005948:	b29b      	uxth	r3, r3
 800594a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800594e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005952:	b29a      	uxth	r2, r3
 8005954:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005958:	801a      	strh	r2, [r3, #0]
 800595a:	e32c      	b.n	8005fb6 <USB_EPStartXfer+0x11d8>
 800595c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005960:	2b3e      	cmp	r3, #62	; 0x3e
 8005962:	d818      	bhi.n	8005996 <USB_EPStartXfer+0xbb8>
 8005964:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005968:	085b      	lsrs	r3, r3, #1
 800596a:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800596e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d004      	beq.n	8005984 <USB_EPStartXfer+0xba6>
 800597a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800597e:	3301      	adds	r3, #1
 8005980:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8005984:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8005988:	b29b      	uxth	r3, r3
 800598a:	029b      	lsls	r3, r3, #10
 800598c:	b29a      	uxth	r2, r3
 800598e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005992:	801a      	strh	r2, [r3, #0]
 8005994:	e30f      	b.n	8005fb6 <USB_EPStartXfer+0x11d8>
 8005996:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800599a:	095b      	lsrs	r3, r3, #5
 800599c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80059a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80059a4:	f003 031f 	and.w	r3, r3, #31
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d104      	bne.n	80059b6 <USB_EPStartXfer+0xbd8>
 80059ac:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80059b0:	3b01      	subs	r3, #1
 80059b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80059b6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	029b      	lsls	r3, r3, #10
 80059be:	b29b      	uxth	r3, r3
 80059c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80059c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80059ce:	801a      	strh	r2, [r3, #0]
 80059d0:	e2f1      	b.n	8005fb6 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80059d2:	463b      	mov	r3, r7
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	78db      	ldrb	r3, [r3, #3]
 80059d8:	2b02      	cmp	r3, #2
 80059da:	f040 818f 	bne.w	8005cfc <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80059de:	463b      	mov	r3, r7
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	785b      	ldrb	r3, [r3, #1]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d175      	bne.n	8005ad4 <USB_EPStartXfer+0xcf6>
 80059e8:	1d3b      	adds	r3, r7, #4
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80059f0:	1d3b      	adds	r3, r7, #4
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	461a      	mov	r2, r3
 80059fc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005a00:	4413      	add	r3, r2
 8005a02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005a06:	463b      	mov	r3, r7
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	00da      	lsls	r2, r3, #3
 8005a0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005a12:	4413      	add	r3, r2
 8005a14:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005a18:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005a1c:	463b      	mov	r3, r7
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d116      	bne.n	8005a54 <USB_EPStartXfer+0xc76>
 8005a26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a2a:	881b      	ldrh	r3, [r3, #0]
 8005a2c:	b29b      	uxth	r3, r3
 8005a2e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a38:	801a      	strh	r2, [r3, #0]
 8005a3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a3e:	881b      	ldrh	r3, [r3, #0]
 8005a40:	b29b      	uxth	r3, r3
 8005a42:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a46:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a4a:	b29a      	uxth	r2, r3
 8005a4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a50:	801a      	strh	r2, [r3, #0]
 8005a52:	e065      	b.n	8005b20 <USB_EPStartXfer+0xd42>
 8005a54:	463b      	mov	r3, r7
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	2b3e      	cmp	r3, #62	; 0x3e
 8005a5c:	d81a      	bhi.n	8005a94 <USB_EPStartXfer+0xcb6>
 8005a5e:	463b      	mov	r3, r7
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	085b      	lsrs	r3, r3, #1
 8005a66:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005a6a:	463b      	mov	r3, r7
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	691b      	ldr	r3, [r3, #16]
 8005a70:	f003 0301 	and.w	r3, r3, #1
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d004      	beq.n	8005a82 <USB_EPStartXfer+0xca4>
 8005a78:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005a7c:	3301      	adds	r3, #1
 8005a7e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005a82:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	029b      	lsls	r3, r3, #10
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a90:	801a      	strh	r2, [r3, #0]
 8005a92:	e045      	b.n	8005b20 <USB_EPStartXfer+0xd42>
 8005a94:	463b      	mov	r3, r7
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	691b      	ldr	r3, [r3, #16]
 8005a9a:	095b      	lsrs	r3, r3, #5
 8005a9c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005aa0:	463b      	mov	r3, r7
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	691b      	ldr	r3, [r3, #16]
 8005aa6:	f003 031f 	and.w	r3, r3, #31
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d104      	bne.n	8005ab8 <USB_EPStartXfer+0xcda>
 8005aae:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005ab2:	3b01      	subs	r3, #1
 8005ab4:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005ab8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	029b      	lsls	r3, r3, #10
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ac6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005aca:	b29a      	uxth	r2, r3
 8005acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005ad0:	801a      	strh	r2, [r3, #0]
 8005ad2:	e025      	b.n	8005b20 <USB_EPStartXfer+0xd42>
 8005ad4:	463b      	mov	r3, r7
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	785b      	ldrb	r3, [r3, #1]
 8005ada:	2b01      	cmp	r3, #1
 8005adc:	d120      	bne.n	8005b20 <USB_EPStartXfer+0xd42>
 8005ade:	1d3b      	adds	r3, r7, #4
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ae6:	1d3b      	adds	r3, r7, #4
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005aee:	b29b      	uxth	r3, r3
 8005af0:	461a      	mov	r2, r3
 8005af2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005af6:	4413      	add	r3, r2
 8005af8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005afc:	463b      	mov	r3, r7
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	00da      	lsls	r2, r3, #3
 8005b04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005b08:	4413      	add	r3, r2
 8005b0a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005b0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005b12:	463b      	mov	r3, r7
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	691b      	ldr	r3, [r3, #16]
 8005b18:	b29a      	uxth	r2, r3
 8005b1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005b1e:	801a      	strh	r2, [r3, #0]
 8005b20:	1d3b      	adds	r3, r7, #4
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005b28:	463b      	mov	r3, r7
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	785b      	ldrb	r3, [r3, #1]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d175      	bne.n	8005c1e <USB_EPStartXfer+0xe40>
 8005b32:	1d3b      	adds	r3, r7, #4
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005b3a:	1d3b      	adds	r3, r7, #4
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	461a      	mov	r2, r3
 8005b46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b4a:	4413      	add	r3, r2
 8005b4c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005b50:	463b      	mov	r3, r7
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	781b      	ldrb	r3, [r3, #0]
 8005b56:	00da      	lsls	r2, r3, #3
 8005b58:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b5c:	4413      	add	r3, r2
 8005b5e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005b62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005b66:	463b      	mov	r3, r7
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	691b      	ldr	r3, [r3, #16]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d116      	bne.n	8005b9e <USB_EPStartXfer+0xdc0>
 8005b70:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b74:	881b      	ldrh	r3, [r3, #0]
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005b7c:	b29a      	uxth	r2, r3
 8005b7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b82:	801a      	strh	r2, [r3, #0]
 8005b84:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b88:	881b      	ldrh	r3, [r3, #0]
 8005b8a:	b29b      	uxth	r3, r3
 8005b8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b94:	b29a      	uxth	r2, r3
 8005b96:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b9a:	801a      	strh	r2, [r3, #0]
 8005b9c:	e061      	b.n	8005c62 <USB_EPStartXfer+0xe84>
 8005b9e:	463b      	mov	r3, r7
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	691b      	ldr	r3, [r3, #16]
 8005ba4:	2b3e      	cmp	r3, #62	; 0x3e
 8005ba6:	d81a      	bhi.n	8005bde <USB_EPStartXfer+0xe00>
 8005ba8:	463b      	mov	r3, r7
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	691b      	ldr	r3, [r3, #16]
 8005bae:	085b      	lsrs	r3, r3, #1
 8005bb0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005bb4:	463b      	mov	r3, r7
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	691b      	ldr	r3, [r3, #16]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d004      	beq.n	8005bcc <USB_EPStartXfer+0xdee>
 8005bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bc6:	3301      	adds	r3, #1
 8005bc8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005bcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bd0:	b29b      	uxth	r3, r3
 8005bd2:	029b      	lsls	r3, r3, #10
 8005bd4:	b29a      	uxth	r2, r3
 8005bd6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005bda:	801a      	strh	r2, [r3, #0]
 8005bdc:	e041      	b.n	8005c62 <USB_EPStartXfer+0xe84>
 8005bde:	463b      	mov	r3, r7
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	095b      	lsrs	r3, r3, #5
 8005be6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005bea:	463b      	mov	r3, r7
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	691b      	ldr	r3, [r3, #16]
 8005bf0:	f003 031f 	and.w	r3, r3, #31
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d104      	bne.n	8005c02 <USB_EPStartXfer+0xe24>
 8005bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bfc:	3b01      	subs	r3, #1
 8005bfe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	029b      	lsls	r3, r3, #10
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c14:	b29a      	uxth	r2, r3
 8005c16:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005c1a:	801a      	strh	r2, [r3, #0]
 8005c1c:	e021      	b.n	8005c62 <USB_EPStartXfer+0xe84>
 8005c1e:	463b      	mov	r3, r7
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	785b      	ldrb	r3, [r3, #1]
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d11c      	bne.n	8005c62 <USB_EPStartXfer+0xe84>
 8005c28:	1d3b      	adds	r3, r7, #4
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c30:	b29b      	uxth	r3, r3
 8005c32:	461a      	mov	r2, r3
 8005c34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005c38:	4413      	add	r3, r2
 8005c3a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005c3e:	463b      	mov	r3, r7
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	00da      	lsls	r2, r3, #3
 8005c46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005c4a:	4413      	add	r3, r2
 8005c4c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005c50:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005c54:	463b      	mov	r3, r7
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	b29a      	uxth	r2, r3
 8005c5c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005c60:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005c62:	463b      	mov	r3, r7
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	69db      	ldr	r3, [r3, #28]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 81a4 	beq.w	8005fb6 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005c6e:	1d3b      	adds	r3, r7, #4
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	463b      	mov	r3, r7
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	781b      	ldrb	r3, [r3, #0]
 8005c78:	009b      	lsls	r3, r3, #2
 8005c7a:	4413      	add	r3, r2
 8005c7c:	881b      	ldrh	r3, [r3, #0]
 8005c7e:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005c82:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005c86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d005      	beq.n	8005c9a <USB_EPStartXfer+0xebc>
 8005c8e:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d10d      	bne.n	8005cb6 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005c9a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005c9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	f040 8187 	bne.w	8005fb6 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005ca8:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8005cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f040 8180 	bne.w	8005fb6 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8005cb6:	1d3b      	adds	r3, r7, #4
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	463b      	mov	r3, r7
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	4413      	add	r3, r2
 8005cc4:	881b      	ldrh	r3, [r3, #0]
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ccc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cd0:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8005cd4:	1d3b      	adds	r3, r7, #4
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	463b      	mov	r3, r7
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	781b      	ldrb	r3, [r3, #0]
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	441a      	add	r2, r3
 8005ce2:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8005ce6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005cea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005cee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005cf2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	8013      	strh	r3, [r2, #0]
 8005cfa:	e15c      	b.n	8005fb6 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005cfc:	463b      	mov	r3, r7
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	78db      	ldrb	r3, [r3, #3]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	f040 8155 	bne.w	8005fb2 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8005d08:	463b      	mov	r3, r7
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	699a      	ldr	r2, [r3, #24]
 8005d0e:	463b      	mov	r3, r7
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	691b      	ldr	r3, [r3, #16]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d90e      	bls.n	8005d36 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 8005d18:	463b      	mov	r3, r7
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	691b      	ldr	r3, [r3, #16]
 8005d1e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8005d22:	463b      	mov	r3, r7
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	699a      	ldr	r2, [r3, #24]
 8005d28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d2c:	1ad2      	subs	r2, r2, r3
 8005d2e:	463b      	mov	r3, r7
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	619a      	str	r2, [r3, #24]
 8005d34:	e008      	b.n	8005d48 <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8005d36:	463b      	mov	r3, r7
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	699b      	ldr	r3, [r3, #24]
 8005d3c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8005d40:	463b      	mov	r3, r7
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	2200      	movs	r2, #0
 8005d46:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005d48:	463b      	mov	r3, r7
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	785b      	ldrb	r3, [r3, #1]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d16f      	bne.n	8005e32 <USB_EPStartXfer+0x1054>
 8005d52:	1d3b      	adds	r3, r7, #4
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005d5a:	1d3b      	adds	r3, r7, #4
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	461a      	mov	r2, r3
 8005d66:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005d6a:	4413      	add	r3, r2
 8005d6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005d70:	463b      	mov	r3, r7
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	00da      	lsls	r2, r3, #3
 8005d78:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8005d7c:	4413      	add	r3, r2
 8005d7e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005d82:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005d86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d116      	bne.n	8005dbc <USB_EPStartXfer+0xfde>
 8005d8e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005d92:	881b      	ldrh	r3, [r3, #0]
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005d9a:	b29a      	uxth	r2, r3
 8005d9c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005da0:	801a      	strh	r2, [r3, #0]
 8005da2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005da6:	881b      	ldrh	r3, [r3, #0]
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005dae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005db8:	801a      	strh	r2, [r3, #0]
 8005dba:	e05f      	b.n	8005e7c <USB_EPStartXfer+0x109e>
 8005dbc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005dc0:	2b3e      	cmp	r3, #62	; 0x3e
 8005dc2:	d818      	bhi.n	8005df6 <USB_EPStartXfer+0x1018>
 8005dc4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005dc8:	085b      	lsrs	r3, r3, #1
 8005dca:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005dce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005dd2:	f003 0301 	and.w	r3, r3, #1
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d004      	beq.n	8005de4 <USB_EPStartXfer+0x1006>
 8005dda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005dde:	3301      	adds	r3, #1
 8005de0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	029b      	lsls	r3, r3, #10
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005df2:	801a      	strh	r2, [r3, #0]
 8005df4:	e042      	b.n	8005e7c <USB_EPStartXfer+0x109e>
 8005df6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005dfa:	095b      	lsrs	r3, r3, #5
 8005dfc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005e00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e04:	f003 031f 	and.w	r3, r3, #31
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d104      	bne.n	8005e16 <USB_EPStartXfer+0x1038>
 8005e0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e10:	3b01      	subs	r3, #1
 8005e12:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005e16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e1a:	b29b      	uxth	r3, r3
 8005e1c:	029b      	lsls	r3, r3, #10
 8005e1e:	b29b      	uxth	r3, r3
 8005e20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005e2e:	801a      	strh	r2, [r3, #0]
 8005e30:	e024      	b.n	8005e7c <USB_EPStartXfer+0x109e>
 8005e32:	463b      	mov	r3, r7
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	785b      	ldrb	r3, [r3, #1]
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	d11f      	bne.n	8005e7c <USB_EPStartXfer+0x109e>
 8005e3c:	1d3b      	adds	r3, r7, #4
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005e44:	1d3b      	adds	r3, r7, #4
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	461a      	mov	r2, r3
 8005e50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005e54:	4413      	add	r3, r2
 8005e56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005e5a:	463b      	mov	r3, r7
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	00da      	lsls	r2, r3, #3
 8005e62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005e66:	4413      	add	r3, r2
 8005e68:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005e6c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8005e70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005e74:	b29a      	uxth	r2, r3
 8005e76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005e7a:	801a      	strh	r2, [r3, #0]
 8005e7c:	1d3b      	adds	r3, r7, #4
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005e84:	463b      	mov	r3, r7
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	785b      	ldrb	r3, [r3, #1]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d16f      	bne.n	8005f6e <USB_EPStartXfer+0x1190>
 8005e8e:	1d3b      	adds	r3, r7, #4
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e96:	1d3b      	adds	r3, r7, #4
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e9e:	b29b      	uxth	r3, r3
 8005ea0:	461a      	mov	r2, r3
 8005ea2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005eac:	463b      	mov	r3, r7
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	00da      	lsls	r2, r3, #3
 8005eb4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005eb8:	4413      	add	r3, r2
 8005eba:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005ebe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8005ec2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d116      	bne.n	8005ef8 <USB_EPStartXfer+0x111a>
 8005eca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005ece:	881b      	ldrh	r3, [r3, #0]
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005ed6:	b29a      	uxth	r2, r3
 8005ed8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005edc:	801a      	strh	r2, [r3, #0]
 8005ede:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005ee2:	881b      	ldrh	r3, [r3, #0]
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005eea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005eee:	b29a      	uxth	r2, r3
 8005ef0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005ef4:	801a      	strh	r2, [r3, #0]
 8005ef6:	e05e      	b.n	8005fb6 <USB_EPStartXfer+0x11d8>
 8005ef8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005efc:	2b3e      	cmp	r3, #62	; 0x3e
 8005efe:	d818      	bhi.n	8005f32 <USB_EPStartXfer+0x1154>
 8005f00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f04:	085b      	lsrs	r3, r3, #1
 8005f06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005f0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d004      	beq.n	8005f20 <USB_EPStartXfer+0x1142>
 8005f16:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f1a:	3301      	adds	r3, #1
 8005f1c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005f20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f24:	b29b      	uxth	r3, r3
 8005f26:	029b      	lsls	r3, r3, #10
 8005f28:	b29a      	uxth	r2, r3
 8005f2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005f2e:	801a      	strh	r2, [r3, #0]
 8005f30:	e041      	b.n	8005fb6 <USB_EPStartXfer+0x11d8>
 8005f32:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f36:	095b      	lsrs	r3, r3, #5
 8005f38:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005f3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005f40:	f003 031f 	and.w	r3, r3, #31
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d104      	bne.n	8005f52 <USB_EPStartXfer+0x1174>
 8005f48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f4c:	3b01      	subs	r3, #1
 8005f4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8005f52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005f56:	b29b      	uxth	r3, r3
 8005f58:	029b      	lsls	r3, r3, #10
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005f6a:	801a      	strh	r2, [r3, #0]
 8005f6c:	e023      	b.n	8005fb6 <USB_EPStartXfer+0x11d8>
 8005f6e:	463b      	mov	r3, r7
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	785b      	ldrb	r3, [r3, #1]
 8005f74:	2b01      	cmp	r3, #1
 8005f76:	d11e      	bne.n	8005fb6 <USB_EPStartXfer+0x11d8>
 8005f78:	1d3b      	adds	r3, r7, #4
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	461a      	mov	r2, r3
 8005f84:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005f88:	4413      	add	r3, r2
 8005f8a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f8e:	463b      	mov	r3, r7
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	781b      	ldrb	r3, [r3, #0]
 8005f94:	00da      	lsls	r2, r3, #3
 8005f96:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005f9a:	4413      	add	r3, r2
 8005f9c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005fa0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005fa4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005fa8:	b29a      	uxth	r2, r3
 8005faa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005fae:	801a      	strh	r2, [r3, #0]
 8005fb0:	e001      	b.n	8005fb6 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e02e      	b.n	8006014 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005fb6:	1d3b      	adds	r3, r7, #4
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	463b      	mov	r3, r7
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	4413      	add	r3, r2
 8005fc4:	881b      	ldrh	r3, [r3, #0]
 8005fc6:	b29b      	uxth	r3, r3
 8005fc8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005fcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fd0:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8005fd4:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8005fd8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005fdc:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8005fe0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8005fe4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005fe8:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8005fec:	1d3b      	adds	r3, r7, #4
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	463b      	mov	r3, r7
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	441a      	add	r2, r3
 8005ffa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8005ffe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006002:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006006:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800600a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800600e:	b29b      	uxth	r3, r3
 8006010:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006012:	2300      	movs	r3, #0
}
 8006014:	4618      	mov	r0, r3
 8006016:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800601e:	b480      	push	{r7}
 8006020:	b083      	sub	sp, #12
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
 8006026:	460b      	mov	r3, r1
 8006028:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800602a:	78fb      	ldrb	r3, [r7, #3]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d103      	bne.n	8006038 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2280      	movs	r2, #128	; 0x80
 8006034:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	370c      	adds	r7, #12
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr

08006046 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8006046:	b480      	push	{r7}
 8006048:	b085      	sub	sp, #20
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006054:	b29b      	uxth	r3, r3
 8006056:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006058:	68fb      	ldr	r3, [r7, #12]
}
 800605a:	4618      	mov	r0, r3
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr

08006066 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006066:	b480      	push	{r7}
 8006068:	b08d      	sub	sp, #52	; 0x34
 800606a:	af00      	add	r7, sp, #0
 800606c:	60f8      	str	r0, [r7, #12]
 800606e:	60b9      	str	r1, [r7, #8]
 8006070:	4611      	mov	r1, r2
 8006072:	461a      	mov	r2, r3
 8006074:	460b      	mov	r3, r1
 8006076:	80fb      	strh	r3, [r7, #6]
 8006078:	4613      	mov	r3, r2
 800607a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800607c:	88bb      	ldrh	r3, [r7, #4]
 800607e:	3301      	adds	r3, #1
 8006080:	085b      	lsrs	r3, r3, #1
 8006082:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800608c:	88fa      	ldrh	r2, [r7, #6]
 800608e:	69fb      	ldr	r3, [r7, #28]
 8006090:	4413      	add	r3, r2
 8006092:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006096:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8006098:	6a3b      	ldr	r3, [r7, #32]
 800609a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800609c:	e01b      	b.n	80060d6 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 800609e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a0:	781b      	ldrb	r3, [r3, #0]
 80060a2:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80060a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a6:	3301      	adds	r3, #1
 80060a8:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80060aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ac:	781b      	ldrb	r3, [r3, #0]
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	021b      	lsls	r3, r3, #8
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	461a      	mov	r2, r3
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80060bc:	697b      	ldr	r3, [r7, #20]
 80060be:	b29a      	uxth	r2, r3
 80060c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80060c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060c6:	3302      	adds	r3, #2
 80060c8:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 80060ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060cc:	3301      	adds	r3, #1
 80060ce:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80060d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d2:	3b01      	subs	r3, #1
 80060d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80060d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1e0      	bne.n	800609e <USB_WritePMA+0x38>
  }
}
 80060dc:	bf00      	nop
 80060de:	bf00      	nop
 80060e0:	3734      	adds	r7, #52	; 0x34
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr

080060ea <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80060ea:	b480      	push	{r7}
 80060ec:	b08b      	sub	sp, #44	; 0x2c
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	60f8      	str	r0, [r7, #12]
 80060f2:	60b9      	str	r1, [r7, #8]
 80060f4:	4611      	mov	r1, r2
 80060f6:	461a      	mov	r2, r3
 80060f8:	460b      	mov	r3, r1
 80060fa:	80fb      	strh	r3, [r7, #6]
 80060fc:	4613      	mov	r3, r2
 80060fe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006100:	88bb      	ldrh	r3, [r7, #4]
 8006102:	085b      	lsrs	r3, r3, #1
 8006104:	b29b      	uxth	r3, r3
 8006106:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006110:	88fa      	ldrh	r2, [r7, #6]
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	4413      	add	r3, r2
 8006116:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800611a:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800611c:	69bb      	ldr	r3, [r7, #24]
 800611e:	627b      	str	r3, [r7, #36]	; 0x24
 8006120:	e018      	b.n	8006154 <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8006122:	6a3b      	ldr	r3, [r7, #32]
 8006124:	881b      	ldrh	r3, [r3, #0]
 8006126:	b29b      	uxth	r3, r3
 8006128:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800612a:	6a3b      	ldr	r3, [r7, #32]
 800612c:	3302      	adds	r3, #2
 800612e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	b2da      	uxtb	r2, r3
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	3301      	adds	r3, #1
 800613c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	0a1b      	lsrs	r3, r3, #8
 8006142:	b2da      	uxtb	r2, r3
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	3301      	adds	r3, #1
 800614c:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 800614e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006150:	3b01      	subs	r3, #1
 8006152:	627b      	str	r3, [r7, #36]	; 0x24
 8006154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1e3      	bne.n	8006122 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800615a:	88bb      	ldrh	r3, [r7, #4]
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	b29b      	uxth	r3, r3
 8006162:	2b00      	cmp	r3, #0
 8006164:	d007      	beq.n	8006176 <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 8006166:	6a3b      	ldr	r3, [r7, #32]
 8006168:	881b      	ldrh	r3, [r3, #0]
 800616a:	b29b      	uxth	r3, r3
 800616c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	b2da      	uxtb	r2, r3
 8006172:	69fb      	ldr	r3, [r7, #28]
 8006174:	701a      	strb	r2, [r3, #0]
  }
}
 8006176:	bf00      	nop
 8006178:	372c      	adds	r7, #44	; 0x2c
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr
	...

08006184 <initializeRegisters>:
		{0x7C, 0x84},
		{0x7D, 0x03},
		{0x7E, 0x01},
};

void initializeRegisters(void){
 8006184:	b5b0      	push	{r4, r5, r7, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	af00      	add	r7, sp, #0
	uint8_t error = 0;
 800618a:	2300      	movs	r3, #0
 800618c:	71fb      	strb	r3, [r7, #7]

	error = gestureInit();
 800618e:	f000 fb27 	bl	80067e0 <gestureInit>
 8006192:	4603      	mov	r3, r0
 8006194:	71fb      	strb	r3, [r7, #7]
	if(error){
 8006196:	79fb      	ldrb	r3, [r7, #7]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d010      	beq.n	80061be <initializeRegisters+0x3a>
		strcpy((char*)ref, "\r\nInitializing Error");
 800619c:	4a18      	ldr	r2, [pc, #96]	; (8006200 <initializeRegisters+0x7c>)
 800619e:	4b19      	ldr	r3, [pc, #100]	; (8006204 <initializeRegisters+0x80>)
 80061a0:	4615      	mov	r5, r2
 80061a2:	461c      	mov	r4, r3
 80061a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80061a6:	6028      	str	r0, [r5, #0]
 80061a8:	6069      	str	r1, [r5, #4]
 80061aa:	60aa      	str	r2, [r5, #8]
 80061ac:	60eb      	str	r3, [r5, #12]
 80061ae:	6820      	ldr	r0, [r4, #0]
 80061b0:	6128      	str	r0, [r5, #16]
 80061b2:	7923      	ldrb	r3, [r4, #4]
 80061b4:	752b      	strb	r3, [r5, #20]
		printf("Initializing Error");
 80061b6:	4814      	ldr	r0, [pc, #80]	; (8006208 <initializeRegisters+0x84>)
 80061b8:	f000 fbb0 	bl	800691c <iprintf>
 80061bc:	e00d      	b.n	80061da <initializeRegisters+0x56>
	}else{
		strcpy((char*)ref, "\n\r Initialized");
 80061be:	4a10      	ldr	r2, [pc, #64]	; (8006200 <initializeRegisters+0x7c>)
 80061c0:	4b12      	ldr	r3, [pc, #72]	; (800620c <initializeRegisters+0x88>)
 80061c2:	4614      	mov	r4, r2
 80061c4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80061c6:	6020      	str	r0, [r4, #0]
 80061c8:	6061      	str	r1, [r4, #4]
 80061ca:	60a2      	str	r2, [r4, #8]
 80061cc:	881a      	ldrh	r2, [r3, #0]
 80061ce:	789b      	ldrb	r3, [r3, #2]
 80061d0:	81a2      	strh	r2, [r4, #12]
 80061d2:	73a3      	strb	r3, [r4, #14]
		printf("Initialized \n");
 80061d4:	480e      	ldr	r0, [pc, #56]	; (8006210 <initializeRegisters+0x8c>)
 80061d6:	f000 fc27 	bl	8006a28 <puts>
	}
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 80061da:	4809      	ldr	r0, [pc, #36]	; (8006200 <initializeRegisters+0x7c>)
 80061dc:	f7fa f800 	bl	80001e0 <strlen>
 80061e0:	4603      	mov	r3, r0
 80061e2:	b29a      	uxth	r2, r3
 80061e4:	f04f 33ff 	mov.w	r3, #4294967295
 80061e8:	4905      	ldr	r1, [pc, #20]	; (8006200 <initializeRegisters+0x7c>)
 80061ea:	480a      	ldr	r0, [pc, #40]	; (8006214 <initializeRegisters+0x90>)
 80061ec:	f7fe f9e9 	bl	80045c2 <HAL_UART_Transmit>
	HAL_Delay(1000);
 80061f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80061f4:	f7fa fca6 	bl	8000b44 <HAL_Delay>
};
 80061f8:	bf00      	nop
 80061fa:	3708      	adds	r7, #8
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bdb0      	pop	{r4, r5, r7, pc}
 8006200:	2000067c 	.word	0x2000067c
 8006204:	08007c70 	.word	0x08007c70
 8006208:	08007c88 	.word	0x08007c88
 800620c:	08007c9c 	.word	0x08007c9c
 8006210:	08007cac 	.word	0x08007cac
 8006214:	20000250 	.word	0x20000250

08006218 <GESTURE_Actions>:

void GESTURE_Actions(void)
{
 8006218:	b5b0      	push	{r4, r5, r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
	uint8_t data0 = 0, error;
 800621e:	2300      	movs	r3, #0
 8006220:	71bb      	strb	r3, [r7, #6]
	error = registerRead(0x43, 1, &data0); /* Read Bank 0 for gestures */
 8006222:	1dbb      	adds	r3, r7, #6
 8006224:	461a      	mov	r2, r3
 8006226:	2101      	movs	r1, #1
 8006228:	2043      	movs	r0, #67	; 0x43
 800622a:	f000 fa1f 	bl	800666c <registerRead>
 800622e:	4603      	mov	r3, r0
 8006230:	71fb      	strb	r3, [r7, #7]

	if(!error){
 8006232:	79fb      	ldrb	r3, [r7, #7]
 8006234:	2b00      	cmp	r3, #0
 8006236:	f040 81d8 	bne.w	80065ea <GESTURE_Actions+0x3d2>
		switch(data0){ /* When will gestures be detected, the "data" will change */
 800623a:	79bb      	ldrb	r3, [r7, #6]
 800623c:	2b80      	cmp	r3, #128	; 0x80
 800623e:	f000 81bf 	beq.w	80065c0 <GESTURE_Actions+0x3a8>
 8006242:	2b80      	cmp	r3, #128	; 0x80
 8006244:	f300 81d2 	bgt.w	80065ec <GESTURE_Actions+0x3d4>
 8006248:	2b20      	cmp	r3, #32
 800624a:	dc49      	bgt.n	80062e0 <GESTURE_Actions+0xc8>
 800624c:	2b00      	cmp	r3, #0
 800624e:	f340 81cd 	ble.w	80065ec <GESTURE_Actions+0x3d4>
 8006252:	3b01      	subs	r3, #1
 8006254:	2b1f      	cmp	r3, #31
 8006256:	f200 81c9 	bhi.w	80065ec <GESTURE_Actions+0x3d4>
 800625a:	a201      	add	r2, pc, #4	; (adr r2, 8006260 <GESTURE_Actions+0x48>)
 800625c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006260:	080062e9 	.word	0x080062e9
 8006264:	0800637d 	.word	0x0800637d
 8006268:	080065ed 	.word	0x080065ed
 800626c:	0800640d 	.word	0x0800640d
 8006270:	080065ed 	.word	0x080065ed
 8006274:	080065ed 	.word	0x080065ed
 8006278:	080065ed 	.word	0x080065ed
 800627c:	080064a7 	.word	0x080064a7
 8006280:	080065ed 	.word	0x080065ed
 8006284:	080065ed 	.word	0x080065ed
 8006288:	080065ed 	.word	0x080065ed
 800628c:	080065ed 	.word	0x080065ed
 8006290:	080065ed 	.word	0x080065ed
 8006294:	080065ed 	.word	0x080065ed
 8006298:	080065ed 	.word	0x080065ed
 800629c:	0800653f 	.word	0x0800653f
 80062a0:	080065ed 	.word	0x080065ed
 80062a4:	080065ed 	.word	0x080065ed
 80062a8:	080065ed 	.word	0x080065ed
 80062ac:	080065ed 	.word	0x080065ed
 80062b0:	080065ed 	.word	0x080065ed
 80062b4:	080065ed 	.word	0x080065ed
 80062b8:	080065ed 	.word	0x080065ed
 80062bc:	080065ed 	.word	0x080065ed
 80062c0:	080065ed 	.word	0x080065ed
 80062c4:	080065ed 	.word	0x080065ed
 80062c8:	080065ed 	.word	0x080065ed
 80062cc:	080065ed 	.word	0x080065ed
 80062d0:	080065ed 	.word	0x080065ed
 80062d4:	080065ed 	.word	0x080065ed
 80062d8:	080065ed 	.word	0x080065ed
 80062dc:	08006569 	.word	0x08006569
 80062e0:	2b40      	cmp	r3, #64	; 0x40
 80062e2:	f000 8157 	beq.w	8006594 <GESTURE_Actions+0x37c>
 80062e6:	e181      	b.n	80065ec <GESTURE_Actions+0x3d4>
		case GestureRight:
			HAL_Delay(GEST_ENTR_T);
 80062e8:	f44f 7016 	mov.w	r0, #600	; 0x258
 80062ec:	f7fa fc2a 	bl	8000b44 <HAL_Delay>
			registerRead(0x43, 1, &data0);
 80062f0:	1dbb      	adds	r3, r7, #6
 80062f2:	461a      	mov	r2, r3
 80062f4:	2101      	movs	r1, #1
 80062f6:	2043      	movs	r0, #67	; 0x43
 80062f8:	f000 f9b8 	bl	800666c <registerRead>
			if(data0 == GestureForward){
 80062fc:	79bb      	ldrb	r3, [r7, #6]
 80062fe:	2b40      	cmp	r3, #64	; 0x40
 8006300:	d115      	bne.n	800632e <GESTURE_Actions+0x116>
				printf("Forward Gesture \n");
 8006302:	48c4      	ldr	r0, [pc, #784]	; (8006614 <GESTURE_Actions+0x3fc>)
 8006304:	f000 fb90 	bl	8006a28 <puts>
				strcpy((char*)ref, "\r\n Forward Gesture");
 8006308:	4ac3      	ldr	r2, [pc, #780]	; (8006618 <GESTURE_Actions+0x400>)
 800630a:	4bc4      	ldr	r3, [pc, #784]	; (800661c <GESTURE_Actions+0x404>)
 800630c:	4615      	mov	r5, r2
 800630e:	461c      	mov	r4, r3
 8006310:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006312:	6028      	str	r0, [r5, #0]
 8006314:	6069      	str	r1, [r5, #4]
 8006316:	60aa      	str	r2, [r5, #8]
 8006318:	60eb      	str	r3, [r5, #12]
 800631a:	8823      	ldrh	r3, [r4, #0]
 800631c:	78a2      	ldrb	r2, [r4, #2]
 800631e:	822b      	strh	r3, [r5, #16]
 8006320:	4613      	mov	r3, r2
 8006322:	74ab      	strb	r3, [r5, #18]
				HAL_Delay(GEST_QUIT_T);
 8006324:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006328:	f7fa fc0c 	bl	8000b44 <HAL_Delay>
				HAL_Delay(GEST_QUIT_T);
			}else{
				printf("Right \n");
				strcpy((char*)ref, "\r\n Gesture Right");
			}
			break;
 800632c:	e15e      	b.n	80065ec <GESTURE_Actions+0x3d4>
			}else if(data0 == GestureBackwards){
 800632e:	79bb      	ldrb	r3, [r7, #6]
 8006330:	2b80      	cmp	r3, #128	; 0x80
 8006332:	d114      	bne.n	800635e <GESTURE_Actions+0x146>
				printf("Backwards \n");
 8006334:	48ba      	ldr	r0, [pc, #744]	; (8006620 <GESTURE_Actions+0x408>)
 8006336:	f000 fb77 	bl	8006a28 <puts>
				strcpy((char*)ref, "\r\n Backwards Gesture");
 800633a:	4ab7      	ldr	r2, [pc, #732]	; (8006618 <GESTURE_Actions+0x400>)
 800633c:	4bb9      	ldr	r3, [pc, #740]	; (8006624 <GESTURE_Actions+0x40c>)
 800633e:	4615      	mov	r5, r2
 8006340:	461c      	mov	r4, r3
 8006342:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006344:	6028      	str	r0, [r5, #0]
 8006346:	6069      	str	r1, [r5, #4]
 8006348:	60aa      	str	r2, [r5, #8]
 800634a:	60eb      	str	r3, [r5, #12]
 800634c:	6820      	ldr	r0, [r4, #0]
 800634e:	6128      	str	r0, [r5, #16]
 8006350:	7923      	ldrb	r3, [r4, #4]
 8006352:	752b      	strb	r3, [r5, #20]
				HAL_Delay(GEST_QUIT_T);
 8006354:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006358:	f7fa fbf4 	bl	8000b44 <HAL_Delay>
			break;
 800635c:	e146      	b.n	80065ec <GESTURE_Actions+0x3d4>
				printf("Right \n");
 800635e:	48b2      	ldr	r0, [pc, #712]	; (8006628 <GESTURE_Actions+0x410>)
 8006360:	f000 fb62 	bl	8006a28 <puts>
				strcpy((char*)ref, "\r\n Gesture Right");
 8006364:	4aac      	ldr	r2, [pc, #688]	; (8006618 <GESTURE_Actions+0x400>)
 8006366:	4bb1      	ldr	r3, [pc, #708]	; (800662c <GESTURE_Actions+0x414>)
 8006368:	4615      	mov	r5, r2
 800636a:	461c      	mov	r4, r3
 800636c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800636e:	6028      	str	r0, [r5, #0]
 8006370:	6069      	str	r1, [r5, #4]
 8006372:	60aa      	str	r2, [r5, #8]
 8006374:	60eb      	str	r3, [r5, #12]
 8006376:	7823      	ldrb	r3, [r4, #0]
 8006378:	742b      	strb	r3, [r5, #16]
			break;
 800637a:	e137      	b.n	80065ec <GESTURE_Actions+0x3d4>

		case GestureLeft:
			HAL_Delay(GEST_ENTR_T);
 800637c:	f44f 7016 	mov.w	r0, #600	; 0x258
 8006380:	f7fa fbe0 	bl	8000b44 <HAL_Delay>
			registerRead(0x43, 1, &data0);
 8006384:	1dbb      	adds	r3, r7, #6
 8006386:	461a      	mov	r2, r3
 8006388:	2101      	movs	r1, #1
 800638a:	2043      	movs	r0, #67	; 0x43
 800638c:	f000 f96e 	bl	800666c <registerRead>
			if(data0 == GestureForward){
 8006390:	79bb      	ldrb	r3, [r7, #6]
 8006392:	2b40      	cmp	r3, #64	; 0x40
 8006394:	d115      	bne.n	80063c2 <GESTURE_Actions+0x1aa>
				printf("Forward \n");
 8006396:	48a6      	ldr	r0, [pc, #664]	; (8006630 <GESTURE_Actions+0x418>)
 8006398:	f000 fb46 	bl	8006a28 <puts>
				strcpy((char*)ref, "\r\n Forward Gesture");
 800639c:	4a9e      	ldr	r2, [pc, #632]	; (8006618 <GESTURE_Actions+0x400>)
 800639e:	4b9f      	ldr	r3, [pc, #636]	; (800661c <GESTURE_Actions+0x404>)
 80063a0:	4615      	mov	r5, r2
 80063a2:	461c      	mov	r4, r3
 80063a4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80063a6:	6028      	str	r0, [r5, #0]
 80063a8:	6069      	str	r1, [r5, #4]
 80063aa:	60aa      	str	r2, [r5, #8]
 80063ac:	60eb      	str	r3, [r5, #12]
 80063ae:	8823      	ldrh	r3, [r4, #0]
 80063b0:	78a2      	ldrb	r2, [r4, #2]
 80063b2:	822b      	strh	r3, [r5, #16]
 80063b4:	4613      	mov	r3, r2
 80063b6:	74ab      	strb	r3, [r5, #18]
				HAL_Delay(GEST_QUIT_T);
 80063b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80063bc:	f7fa fbc2 	bl	8000b44 <HAL_Delay>
			}else{
				printf("Left \n");
				strcpy((char*)ref, "\r\n Gesture Left");
			}

			break;
 80063c0:	e114      	b.n	80065ec <GESTURE_Actions+0x3d4>
			}else if(data0 == GestureBackwards){
 80063c2:	79bb      	ldrb	r3, [r7, #6]
 80063c4:	2b80      	cmp	r3, #128	; 0x80
 80063c6:	d114      	bne.n	80063f2 <GESTURE_Actions+0x1da>
				printf("Backwards \n");
 80063c8:	4895      	ldr	r0, [pc, #596]	; (8006620 <GESTURE_Actions+0x408>)
 80063ca:	f000 fb2d 	bl	8006a28 <puts>
				strcpy((char*)ref, "\r\n Backwards Gesture");
 80063ce:	4a92      	ldr	r2, [pc, #584]	; (8006618 <GESTURE_Actions+0x400>)
 80063d0:	4b94      	ldr	r3, [pc, #592]	; (8006624 <GESTURE_Actions+0x40c>)
 80063d2:	4615      	mov	r5, r2
 80063d4:	461c      	mov	r4, r3
 80063d6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80063d8:	6028      	str	r0, [r5, #0]
 80063da:	6069      	str	r1, [r5, #4]
 80063dc:	60aa      	str	r2, [r5, #8]
 80063de:	60eb      	str	r3, [r5, #12]
 80063e0:	6820      	ldr	r0, [r4, #0]
 80063e2:	6128      	str	r0, [r5, #16]
 80063e4:	7923      	ldrb	r3, [r4, #4]
 80063e6:	752b      	strb	r3, [r5, #20]
				HAL_Delay(GEST_QUIT_T);
 80063e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80063ec:	f7fa fbaa 	bl	8000b44 <HAL_Delay>
			break;
 80063f0:	e0fc      	b.n	80065ec <GESTURE_Actions+0x3d4>
				printf("Left \n");
 80063f2:	4890      	ldr	r0, [pc, #576]	; (8006634 <GESTURE_Actions+0x41c>)
 80063f4:	f000 fb18 	bl	8006a28 <puts>
				strcpy((char*)ref, "\r\n Gesture Left");
 80063f8:	4a87      	ldr	r2, [pc, #540]	; (8006618 <GESTURE_Actions+0x400>)
 80063fa:	4b8f      	ldr	r3, [pc, #572]	; (8006638 <GESTURE_Actions+0x420>)
 80063fc:	4614      	mov	r4, r2
 80063fe:	461d      	mov	r5, r3
 8006400:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006402:	6020      	str	r0, [r4, #0]
 8006404:	6061      	str	r1, [r4, #4]
 8006406:	60a2      	str	r2, [r4, #8]
 8006408:	60e3      	str	r3, [r4, #12]
			break;
 800640a:	e0ef      	b.n	80065ec <GESTURE_Actions+0x3d4>

		case GestureUp:
			HAL_Delay(GEST_ENTR_T);
 800640c:	f44f 7016 	mov.w	r0, #600	; 0x258
 8006410:	f7fa fb98 	bl	8000b44 <HAL_Delay>
			registerRead(0x43, 1, &data0);
 8006414:	1dbb      	adds	r3, r7, #6
 8006416:	461a      	mov	r2, r3
 8006418:	2101      	movs	r1, #1
 800641a:	2043      	movs	r0, #67	; 0x43
 800641c:	f000 f926 	bl	800666c <registerRead>
			if(data0 == GestureForward){
 8006420:	79bb      	ldrb	r3, [r7, #6]
 8006422:	2b40      	cmp	r3, #64	; 0x40
 8006424:	d115      	bne.n	8006452 <GESTURE_Actions+0x23a>
				printf("Forward \n");
 8006426:	4882      	ldr	r0, [pc, #520]	; (8006630 <GESTURE_Actions+0x418>)
 8006428:	f000 fafe 	bl	8006a28 <puts>
				strcpy((char*)ref, "\n\r Forward Gesture");
 800642c:	4a7a      	ldr	r2, [pc, #488]	; (8006618 <GESTURE_Actions+0x400>)
 800642e:	4b83      	ldr	r3, [pc, #524]	; (800663c <GESTURE_Actions+0x424>)
 8006430:	4615      	mov	r5, r2
 8006432:	461c      	mov	r4, r3
 8006434:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006436:	6028      	str	r0, [r5, #0]
 8006438:	6069      	str	r1, [r5, #4]
 800643a:	60aa      	str	r2, [r5, #8]
 800643c:	60eb      	str	r3, [r5, #12]
 800643e:	8823      	ldrh	r3, [r4, #0]
 8006440:	78a2      	ldrb	r2, [r4, #2]
 8006442:	822b      	strh	r3, [r5, #16]
 8006444:	4613      	mov	r3, r2
 8006446:	74ab      	strb	r3, [r5, #18]
				HAL_Delay(GEST_QUIT_T);
 8006448:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800644c:	f7fa fb7a 	bl	8000b44 <HAL_Delay>
				HAL_Delay(GEST_QUIT_T);
			}else{
				printf("Up \n");
				strcpy((char*)ref, "\r\n Upwards Gesture");
			}
			break;
 8006450:	e0cc      	b.n	80065ec <GESTURE_Actions+0x3d4>
			}else if(data0 == GestureBackwards){
 8006452:	79bb      	ldrb	r3, [r7, #6]
 8006454:	2b80      	cmp	r3, #128	; 0x80
 8006456:	d114      	bne.n	8006482 <GESTURE_Actions+0x26a>
				printf("Backwards \n");
 8006458:	4871      	ldr	r0, [pc, #452]	; (8006620 <GESTURE_Actions+0x408>)
 800645a:	f000 fae5 	bl	8006a28 <puts>
				strcpy((char*)ref, "\r\n Backwards Gesture");
 800645e:	4a6e      	ldr	r2, [pc, #440]	; (8006618 <GESTURE_Actions+0x400>)
 8006460:	4b70      	ldr	r3, [pc, #448]	; (8006624 <GESTURE_Actions+0x40c>)
 8006462:	4615      	mov	r5, r2
 8006464:	461c      	mov	r4, r3
 8006466:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006468:	6028      	str	r0, [r5, #0]
 800646a:	6069      	str	r1, [r5, #4]
 800646c:	60aa      	str	r2, [r5, #8]
 800646e:	60eb      	str	r3, [r5, #12]
 8006470:	6820      	ldr	r0, [r4, #0]
 8006472:	6128      	str	r0, [r5, #16]
 8006474:	7923      	ldrb	r3, [r4, #4]
 8006476:	752b      	strb	r3, [r5, #20]
				HAL_Delay(GEST_QUIT_T);
 8006478:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800647c:	f7fa fb62 	bl	8000b44 <HAL_Delay>
			break;
 8006480:	e0b4      	b.n	80065ec <GESTURE_Actions+0x3d4>
				printf("Up \n");
 8006482:	486f      	ldr	r0, [pc, #444]	; (8006640 <GESTURE_Actions+0x428>)
 8006484:	f000 fad0 	bl	8006a28 <puts>
				strcpy((char*)ref, "\r\n Upwards Gesture");
 8006488:	4a63      	ldr	r2, [pc, #396]	; (8006618 <GESTURE_Actions+0x400>)
 800648a:	4b6e      	ldr	r3, [pc, #440]	; (8006644 <GESTURE_Actions+0x42c>)
 800648c:	4615      	mov	r5, r2
 800648e:	461c      	mov	r4, r3
 8006490:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006492:	6028      	str	r0, [r5, #0]
 8006494:	6069      	str	r1, [r5, #4]
 8006496:	60aa      	str	r2, [r5, #8]
 8006498:	60eb      	str	r3, [r5, #12]
 800649a:	8823      	ldrh	r3, [r4, #0]
 800649c:	78a2      	ldrb	r2, [r4, #2]
 800649e:	822b      	strh	r3, [r5, #16]
 80064a0:	4613      	mov	r3, r2
 80064a2:	74ab      	strb	r3, [r5, #18]
			break;
 80064a4:	e0a2      	b.n	80065ec <GESTURE_Actions+0x3d4>

		case GestureDown:
			HAL_Delay(GEST_ENTR_T);
 80064a6:	f44f 7016 	mov.w	r0, #600	; 0x258
 80064aa:	f7fa fb4b 	bl	8000b44 <HAL_Delay>
			registerRead(0x43, 1, &data0);
 80064ae:	1dbb      	adds	r3, r7, #6
 80064b0:	461a      	mov	r2, r3
 80064b2:	2101      	movs	r1, #1
 80064b4:	2043      	movs	r0, #67	; 0x43
 80064b6:	f000 f8d9 	bl	800666c <registerRead>
			if(data0 == GestureForward){
 80064ba:	79bb      	ldrb	r3, [r7, #6]
 80064bc:	2b40      	cmp	r3, #64	; 0x40
 80064be:	d115      	bne.n	80064ec <GESTURE_Actions+0x2d4>
				printf("Forward \n");
 80064c0:	485b      	ldr	r0, [pc, #364]	; (8006630 <GESTURE_Actions+0x418>)
 80064c2:	f000 fab1 	bl	8006a28 <puts>
				strcpy((char*)ref, "\r\n Forward Gesture");
 80064c6:	4a54      	ldr	r2, [pc, #336]	; (8006618 <GESTURE_Actions+0x400>)
 80064c8:	4b54      	ldr	r3, [pc, #336]	; (800661c <GESTURE_Actions+0x404>)
 80064ca:	4615      	mov	r5, r2
 80064cc:	461c      	mov	r4, r3
 80064ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80064d0:	6028      	str	r0, [r5, #0]
 80064d2:	6069      	str	r1, [r5, #4]
 80064d4:	60aa      	str	r2, [r5, #8]
 80064d6:	60eb      	str	r3, [r5, #12]
 80064d8:	8823      	ldrh	r3, [r4, #0]
 80064da:	78a2      	ldrb	r2, [r4, #2]
 80064dc:	822b      	strh	r3, [r5, #16]
 80064de:	4613      	mov	r3, r2
 80064e0:	74ab      	strb	r3, [r5, #18]
				HAL_Delay(GEST_QUIT_T);
 80064e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80064e6:	f7fa fb2d 	bl	8000b44 <HAL_Delay>
				HAL_Delay(GEST_QUIT_T);
			}else{
				strcpy((char*)ref, "\r\n Downwards Gesture");
				printf("Downwards Gesture \n");
			}
			break;
 80064ea:	e07f      	b.n	80065ec <GESTURE_Actions+0x3d4>
			}else if(data0 == GestureBackwards){
 80064ec:	79bb      	ldrb	r3, [r7, #6]
 80064ee:	2b80      	cmp	r3, #128	; 0x80
 80064f0:	d114      	bne.n	800651c <GESTURE_Actions+0x304>
				printf("Backwards \n");
 80064f2:	484b      	ldr	r0, [pc, #300]	; (8006620 <GESTURE_Actions+0x408>)
 80064f4:	f000 fa98 	bl	8006a28 <puts>
				strcpy((char*)ref, "\n\r Backwards Gesture");
 80064f8:	4a47      	ldr	r2, [pc, #284]	; (8006618 <GESTURE_Actions+0x400>)
 80064fa:	4b53      	ldr	r3, [pc, #332]	; (8006648 <GESTURE_Actions+0x430>)
 80064fc:	4615      	mov	r5, r2
 80064fe:	461c      	mov	r4, r3
 8006500:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006502:	6028      	str	r0, [r5, #0]
 8006504:	6069      	str	r1, [r5, #4]
 8006506:	60aa      	str	r2, [r5, #8]
 8006508:	60eb      	str	r3, [r5, #12]
 800650a:	6820      	ldr	r0, [r4, #0]
 800650c:	6128      	str	r0, [r5, #16]
 800650e:	7923      	ldrb	r3, [r4, #4]
 8006510:	752b      	strb	r3, [r5, #20]
				HAL_Delay(GEST_QUIT_T);
 8006512:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006516:	f7fa fb15 	bl	8000b44 <HAL_Delay>
			break;
 800651a:	e067      	b.n	80065ec <GESTURE_Actions+0x3d4>
				strcpy((char*)ref, "\r\n Downwards Gesture");
 800651c:	4a3e      	ldr	r2, [pc, #248]	; (8006618 <GESTURE_Actions+0x400>)
 800651e:	4b4b      	ldr	r3, [pc, #300]	; (800664c <GESTURE_Actions+0x434>)
 8006520:	4615      	mov	r5, r2
 8006522:	461c      	mov	r4, r3
 8006524:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006526:	6028      	str	r0, [r5, #0]
 8006528:	6069      	str	r1, [r5, #4]
 800652a:	60aa      	str	r2, [r5, #8]
 800652c:	60eb      	str	r3, [r5, #12]
 800652e:	6820      	ldr	r0, [r4, #0]
 8006530:	6128      	str	r0, [r5, #16]
 8006532:	7923      	ldrb	r3, [r4, #4]
 8006534:	752b      	strb	r3, [r5, #20]
				printf("Downwards Gesture \n");
 8006536:	4846      	ldr	r0, [pc, #280]	; (8006650 <GESTURE_Actions+0x438>)
 8006538:	f000 fa76 	bl	8006a28 <puts>
			break;
 800653c:	e056      	b.n	80065ec <GESTURE_Actions+0x3d4>

		case GestureCW:
			printf("Clockwise Gesture \n");
 800653e:	4845      	ldr	r0, [pc, #276]	; (8006654 <GESTURE_Actions+0x43c>)
 8006540:	f000 fa72 	bl	8006a28 <puts>
			strcpy((char*)ref, "\r\n Clockwise Gesture");
 8006544:	4a34      	ldr	r2, [pc, #208]	; (8006618 <GESTURE_Actions+0x400>)
 8006546:	4b44      	ldr	r3, [pc, #272]	; (8006658 <GESTURE_Actions+0x440>)
 8006548:	4615      	mov	r5, r2
 800654a:	461c      	mov	r4, r3
 800654c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800654e:	6028      	str	r0, [r5, #0]
 8006550:	6069      	str	r1, [r5, #4]
 8006552:	60aa      	str	r2, [r5, #8]
 8006554:	60eb      	str	r3, [r5, #12]
 8006556:	6820      	ldr	r0, [r4, #0]
 8006558:	6128      	str	r0, [r5, #16]
 800655a:	7923      	ldrb	r3, [r4, #4]
 800655c:	752b      	strb	r3, [r5, #20]
			HAL_Delay(GEST_QUIT_T);
 800655e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006562:	f7fa faef 	bl	8000b44 <HAL_Delay>
			break;
 8006566:	e041      	b.n	80065ec <GESTURE_Actions+0x3d4>

		case GestureACW:
			printf("Anti-Clockwise Gesture \n");
 8006568:	483c      	ldr	r0, [pc, #240]	; (800665c <GESTURE_Actions+0x444>)
 800656a:	f000 fa5d 	bl	8006a28 <puts>
			strcpy((char*)ref, "\r\n Anti-clockwise Gesture");
 800656e:	4a2a      	ldr	r2, [pc, #168]	; (8006618 <GESTURE_Actions+0x400>)
 8006570:	4b3b      	ldr	r3, [pc, #236]	; (8006660 <GESTURE_Actions+0x448>)
 8006572:	4615      	mov	r5, r2
 8006574:	461c      	mov	r4, r3
 8006576:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006578:	6028      	str	r0, [r5, #0]
 800657a:	6069      	str	r1, [r5, #4]
 800657c:	60aa      	str	r2, [r5, #8]
 800657e:	60eb      	str	r3, [r5, #12]
 8006580:	cc03      	ldmia	r4!, {r0, r1}
 8006582:	6128      	str	r0, [r5, #16]
 8006584:	6169      	str	r1, [r5, #20]
 8006586:	8823      	ldrh	r3, [r4, #0]
 8006588:	832b      	strh	r3, [r5, #24]
			HAL_Delay(GEST_QUIT_T);
 800658a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800658e:	f7fa fad9 	bl	8000b44 <HAL_Delay>
			break;
 8006592:	e02b      	b.n	80065ec <GESTURE_Actions+0x3d4>

		case GestureForward:
			printf("Forward \n");
 8006594:	4826      	ldr	r0, [pc, #152]	; (8006630 <GESTURE_Actions+0x418>)
 8006596:	f000 fa47 	bl	8006a28 <puts>
			strcpy((char*)ref, "\r\n Forward Gesture");
 800659a:	4a1f      	ldr	r2, [pc, #124]	; (8006618 <GESTURE_Actions+0x400>)
 800659c:	4b1f      	ldr	r3, [pc, #124]	; (800661c <GESTURE_Actions+0x404>)
 800659e:	4615      	mov	r5, r2
 80065a0:	461c      	mov	r4, r3
 80065a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80065a4:	6028      	str	r0, [r5, #0]
 80065a6:	6069      	str	r1, [r5, #4]
 80065a8:	60aa      	str	r2, [r5, #8]
 80065aa:	60eb      	str	r3, [r5, #12]
 80065ac:	8823      	ldrh	r3, [r4, #0]
 80065ae:	78a2      	ldrb	r2, [r4, #2]
 80065b0:	822b      	strh	r3, [r5, #16]
 80065b2:	4613      	mov	r3, r2
 80065b4:	74ab      	strb	r3, [r5, #18]
			HAL_Delay(GEST_QUIT_T);
 80065b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80065ba:	f7fa fac3 	bl	8000b44 <HAL_Delay>
			break;
 80065be:	e015      	b.n	80065ec <GESTURE_Actions+0x3d4>

		case GestureBackwards:
			printf("Backwards Gesture \n");
 80065c0:	4828      	ldr	r0, [pc, #160]	; (8006664 <GESTURE_Actions+0x44c>)
 80065c2:	f000 fa31 	bl	8006a28 <puts>
			strcpy((char*)ref, "\r\n Backwards Gesture");
 80065c6:	4a14      	ldr	r2, [pc, #80]	; (8006618 <GESTURE_Actions+0x400>)
 80065c8:	4b16      	ldr	r3, [pc, #88]	; (8006624 <GESTURE_Actions+0x40c>)
 80065ca:	4615      	mov	r5, r2
 80065cc:	461c      	mov	r4, r3
 80065ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80065d0:	6028      	str	r0, [r5, #0]
 80065d2:	6069      	str	r1, [r5, #4]
 80065d4:	60aa      	str	r2, [r5, #8]
 80065d6:	60eb      	str	r3, [r5, #12]
 80065d8:	6820      	ldr	r0, [r4, #0]
 80065da:	6128      	str	r0, [r5, #16]
 80065dc:	7923      	ldrb	r3, [r4, #4]
 80065de:	752b      	strb	r3, [r5, #20]
			HAL_Delay(GEST_QUIT_T);
 80065e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80065e4:	f7fa faae 	bl	8000b44 <HAL_Delay>
			break;
 80065e8:	e000      	b.n	80065ec <GESTURE_Actions+0x3d4>
		}
	}
 80065ea:	bf00      	nop
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 80065ec:	480a      	ldr	r0, [pc, #40]	; (8006618 <GESTURE_Actions+0x400>)
 80065ee:	f7f9 fdf7 	bl	80001e0 <strlen>
 80065f2:	4603      	mov	r3, r0
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	f04f 33ff 	mov.w	r3, #4294967295
 80065fa:	4907      	ldr	r1, [pc, #28]	; (8006618 <GESTURE_Actions+0x400>)
 80065fc:	481a      	ldr	r0, [pc, #104]	; (8006668 <GESTURE_Actions+0x450>)
 80065fe:	f7fd ffe0 	bl	80045c2 <HAL_UART_Transmit>
	HAL_Delay(500);
 8006602:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006606:	f7fa fa9d 	bl	8000b44 <HAL_Delay>
};
 800660a:	bf00      	nop
 800660c:	3708      	adds	r7, #8
 800660e:	46bd      	mov	sp, r7
 8006610:	bdb0      	pop	{r4, r5, r7, pc}
 8006612:	bf00      	nop
 8006614:	08007cbc 	.word	0x08007cbc
 8006618:	2000067c 	.word	0x2000067c
 800661c:	08007cd0 	.word	0x08007cd0
 8006620:	08007ce4 	.word	0x08007ce4
 8006624:	08007cf0 	.word	0x08007cf0
 8006628:	08007d08 	.word	0x08007d08
 800662c:	08007d10 	.word	0x08007d10
 8006630:	08007d24 	.word	0x08007d24
 8006634:	08007d30 	.word	0x08007d30
 8006638:	08007d38 	.word	0x08007d38
 800663c:	08007d48 	.word	0x08007d48
 8006640:	08007d5c 	.word	0x08007d5c
 8006644:	08007d60 	.word	0x08007d60
 8006648:	08007d74 	.word	0x08007d74
 800664c:	08007d8c 	.word	0x08007d8c
 8006650:	08007da4 	.word	0x08007da4
 8006654:	08007db8 	.word	0x08007db8
 8006658:	08007dcc 	.word	0x08007dcc
 800665c:	08007de4 	.word	0x08007de4
 8006660:	08007dfc 	.word	0x08007dfc
 8006664:	08007e18 	.word	0x08007e18
 8006668:	20000250 	.word	0x20000250

0800666c <registerRead>:


static uint8_t registerRead(uint8_t address, uint8_t qty, uint8_t data[])
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b086      	sub	sp, #24
 8006670:	af02      	add	r7, sp, #8
 8006672:	4603      	mov	r3, r0
 8006674:	603a      	str	r2, [r7, #0]
 8006676:	71fb      	strb	r3, [r7, #7]
 8006678:	460b      	mov	r3, r1
 800667a:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[3];
	tmp[0] = address;
 800667c:	79fb      	ldrb	r3, [r7, #7]
 800667e:	733b      	strb	r3, [r7, #12]
	char result = 1;
 8006680:	2301      	movs	r3, #1
 8006682:	73fb      	strb	r3, [r7, #15]

	result = HAL_I2C_Master_Transmit(&HandleI2C, GESTURE_ADDRESS_I2C << 1, tmp, 1, 100);
 8006684:	f107 020c 	add.w	r2, r7, #12
 8006688:	2364      	movs	r3, #100	; 0x64
 800668a:	9300      	str	r3, [sp, #0]
 800668c:	2301      	movs	r3, #1
 800668e:	21e6      	movs	r1, #230	; 0xe6
 8006690:	4824      	ldr	r0, [pc, #144]	; (8006724 <registerRead+0xb8>)
 8006692:	f7fa fdbf 	bl	8001214 <HAL_I2C_Master_Transmit>
 8006696:	4603      	mov	r3, r0
 8006698:	73fb      	strb	r3, [r7, #15]

	if (result != 0)
 800669a:	7bfb      	ldrb	r3, [r7, #15]
 800669c:	2b00      	cmp	r3, #0
 800669e:	d009      	beq.n	80066b4 <registerRead+0x48>
	{
		sprintf((char*)ref, "\r\n Error TX %d", result);
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
 80066a2:	461a      	mov	r2, r3
 80066a4:	4920      	ldr	r1, [pc, #128]	; (8006728 <registerRead+0xbc>)
 80066a6:	4821      	ldr	r0, [pc, #132]	; (800672c <registerRead+0xc0>)
 80066a8:	f000 f9c6 	bl	8006a38 <siprintf>
		printf("Error TX \n");
 80066ac:	4820      	ldr	r0, [pc, #128]	; (8006730 <registerRead+0xc4>)
 80066ae:	f000 f9bb 	bl	8006a28 <puts>
 80066b2:	e005      	b.n	80066c0 <registerRead+0x54>
	}else{
		sprintf((char*)ref, "\r\n Transmitted %d", result);
 80066b4:	7bfb      	ldrb	r3, [r7, #15]
 80066b6:	461a      	mov	r2, r3
 80066b8:	491e      	ldr	r1, [pc, #120]	; (8006734 <registerRead+0xc8>)
 80066ba:	481c      	ldr	r0, [pc, #112]	; (800672c <registerRead+0xc0>)
 80066bc:	f000 f9bc 	bl	8006a38 <siprintf>
	}

	/* result = 0; */
	result = HAL_I2C_Master_Receive(&HandleI2C, GESTURE_ADDRESS_I2C << 1, data, qty, 100);
 80066c0:	79bb      	ldrb	r3, [r7, #6]
 80066c2:	b29b      	uxth	r3, r3
 80066c4:	2264      	movs	r2, #100	; 0x64
 80066c6:	9200      	str	r2, [sp, #0]
 80066c8:	683a      	ldr	r2, [r7, #0]
 80066ca:	21e6      	movs	r1, #230	; 0xe6
 80066cc:	4815      	ldr	r0, [pc, #84]	; (8006724 <registerRead+0xb8>)
 80066ce:	f7fa fe95 	bl	80013fc <HAL_I2C_Master_Receive>
 80066d2:	4603      	mov	r3, r0
 80066d4:	73fb      	strb	r3, [r7, #15]

	if (result != 2){
 80066d6:	7bfb      	ldrb	r3, [r7, #15]
 80066d8:	2b02      	cmp	r3, #2
 80066da:	d009      	beq.n	80066f0 <registerRead+0x84>
		sprintf((char*)ref, "\r\n Error RX %d", result);
 80066dc:	7bfb      	ldrb	r3, [r7, #15]
 80066de:	461a      	mov	r2, r3
 80066e0:	4915      	ldr	r1, [pc, #84]	; (8006738 <registerRead+0xcc>)
 80066e2:	4812      	ldr	r0, [pc, #72]	; (800672c <registerRead+0xc0>)
 80066e4:	f000 f9a8 	bl	8006a38 <siprintf>
		printf("Error RX \n");
 80066e8:	4814      	ldr	r0, [pc, #80]	; (800673c <registerRead+0xd0>)
 80066ea:	f000 f99d 	bl	8006a28 <puts>
 80066ee:	e005      	b.n	80066fc <registerRead+0x90>
	}else{
		sprintf((char*)ref, "\r\n Received %d", result);
 80066f0:	7bfb      	ldrb	r3, [r7, #15]
 80066f2:	461a      	mov	r2, r3
 80066f4:	4912      	ldr	r1, [pc, #72]	; (8006740 <registerRead+0xd4>)
 80066f6:	480d      	ldr	r0, [pc, #52]	; (800672c <registerRead+0xc0>)
 80066f8:	f000 f99e 	bl	8006a38 <siprintf>
	}
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 80066fc:	480b      	ldr	r0, [pc, #44]	; (800672c <registerRead+0xc0>)
 80066fe:	f7f9 fd6f 	bl	80001e0 <strlen>
 8006702:	4603      	mov	r3, r0
 8006704:	b29a      	uxth	r2, r3
 8006706:	f04f 33ff 	mov.w	r3, #4294967295
 800670a:	4908      	ldr	r1, [pc, #32]	; (800672c <registerRead+0xc0>)
 800670c:	480d      	ldr	r0, [pc, #52]	; (8006744 <registerRead+0xd8>)
 800670e:	f7fd ff58 	bl	80045c2 <HAL_UART_Transmit>
	HAL_Delay(1000);
 8006712:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006716:	f7fa fa15 	bl	8000b44 <HAL_Delay>
	return result;
 800671a:	7bfb      	ldrb	r3, [r7, #15]
};
 800671c:	4618      	mov	r0, r3
 800671e:	3710      	adds	r7, #16
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}
 8006724:	20000340 	.word	0x20000340
 8006728:	08007e2c 	.word	0x08007e2c
 800672c:	2000067c 	.word	0x2000067c
 8006730:	08007e3c 	.word	0x08007e3c
 8006734:	08007e48 	.word	0x08007e48
 8006738:	08007e5c 	.word	0x08007e5c
 800673c:	08007e6c 	.word	0x08007e6c
 8006740:	08007e78 	.word	0x08007e78
 8006744:	20000250 	.word	0x20000250

08006748 <registerWrite>:

static uint8_t registerWrite(uint8_t address, uint8_t cmd)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b086      	sub	sp, #24
 800674c:	af02      	add	r7, sp, #8
 800674e:	4603      	mov	r3, r0
 8006750:	460a      	mov	r2, r1
 8006752:	71fb      	strb	r3, [r7, #7]
 8006754:	4613      	mov	r3, r2
 8006756:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp[3];
	tmp[0] = address;
 8006758:	79fb      	ldrb	r3, [r7, #7]
 800675a:	733b      	strb	r3, [r7, #12]
	tmp[1] = cmd;
 800675c:	79bb      	ldrb	r3, [r7, #6]
 800675e:	737b      	strb	r3, [r7, #13]
	char result = 1;
 8006760:	2301      	movs	r3, #1
 8006762:	73fb      	strb	r3, [r7, #15]

	result = HAL_I2C_Master_Transmit(&HandleI2C, GESTURE_ADDRESS_I2C << 1, tmp, 2, 100);
 8006764:	f107 020c 	add.w	r2, r7, #12
 8006768:	2364      	movs	r3, #100	; 0x64
 800676a:	9300      	str	r3, [sp, #0]
 800676c:	2302      	movs	r3, #2
 800676e:	21e6      	movs	r1, #230	; 0xe6
 8006770:	4815      	ldr	r0, [pc, #84]	; (80067c8 <registerWrite+0x80>)
 8006772:	f7fa fd4f 	bl	8001214 <HAL_I2C_Master_Transmit>
 8006776:	4603      	mov	r3, r0
 8006778:	73fb      	strb	r3, [r7, #15]

	if (result != 0)
 800677a:	7bfb      	ldrb	r3, [r7, #15]
 800677c:	2b00      	cmp	r3, #0
 800677e:	d009      	beq.n	8006794 <registerWrite+0x4c>
	{
		sprintf((char*)ref, "\r\n Transmission Error %d", result);
 8006780:	7bfb      	ldrb	r3, [r7, #15]
 8006782:	461a      	mov	r2, r3
 8006784:	4911      	ldr	r1, [pc, #68]	; (80067cc <registerWrite+0x84>)
 8006786:	4812      	ldr	r0, [pc, #72]	; (80067d0 <registerWrite+0x88>)
 8006788:	f000 f956 	bl	8006a38 <siprintf>
		printf("Transmission Error \n");
 800678c:	4811      	ldr	r0, [pc, #68]	; (80067d4 <registerWrite+0x8c>)
 800678e:	f000 f94b 	bl	8006a28 <puts>
 8006792:	e005      	b.n	80067a0 <registerWrite+0x58>
	}else{
		sprintf((char*)ref, "\r\n Transmission Successful %d", result);
 8006794:	7bfb      	ldrb	r3, [r7, #15]
 8006796:	461a      	mov	r2, r3
 8006798:	490f      	ldr	r1, [pc, #60]	; (80067d8 <registerWrite+0x90>)
 800679a:	480d      	ldr	r0, [pc, #52]	; (80067d0 <registerWrite+0x88>)
 800679c:	f000 f94c 	bl	8006a38 <siprintf>
	}
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 80067a0:	480b      	ldr	r0, [pc, #44]	; (80067d0 <registerWrite+0x88>)
 80067a2:	f7f9 fd1d 	bl	80001e0 <strlen>
 80067a6:	4603      	mov	r3, r0
 80067a8:	b29a      	uxth	r2, r3
 80067aa:	f04f 33ff 	mov.w	r3, #4294967295
 80067ae:	4908      	ldr	r1, [pc, #32]	; (80067d0 <registerWrite+0x88>)
 80067b0:	480a      	ldr	r0, [pc, #40]	; (80067dc <registerWrite+0x94>)
 80067b2:	f7fd ff06 	bl	80045c2 <HAL_UART_Transmit>
	HAL_Delay(1000);
 80067b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80067ba:	f7fa f9c3 	bl	8000b44 <HAL_Delay>
	return result;
 80067be:	7bfb      	ldrb	r3, [r7, #15]
};
 80067c0:	4618      	mov	r0, r3
 80067c2:	3710      	adds	r7, #16
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}
 80067c8:	20000340 	.word	0x20000340
 80067cc:	08007e88 	.word	0x08007e88
 80067d0:	2000067c 	.word	0x2000067c
 80067d4:	08007ea4 	.word	0x08007ea4
 80067d8:	08007eb8 	.word	0x08007eb8
 80067dc:	20000250 	.word	0x20000250

080067e0 <gestureInit>:



uint8_t gestureInit(void)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b084      	sub	sp, #16
 80067e4:	af00      	add	r7, sp, #0
	uint8_t data0 = 0;
 80067e6:	2300      	movs	r3, #0
 80067e8:	71fb      	strb	r3, [r7, #7]
	uint8_t data1 = 1;
 80067ea:	2301      	movs	r3, #1
 80067ec:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 80067ee:	2300      	movs	r3, #0
 80067f0:	60fb      	str	r3, [r7, #12]

	registerWrite(GESTURE_REG_BANK_SEL, GESTURE_BANK0);
 80067f2:	2100      	movs	r1, #0
 80067f4:	20ef      	movs	r0, #239	; 0xef
 80067f6:	f7ff ffa7 	bl	8006748 <registerWrite>
	registerWrite(GESTURE_REG_BANK_SEL, GESTURE_BANK0);
 80067fa:	2100      	movs	r1, #0
 80067fc:	20ef      	movs	r0, #239	; 0xef
 80067fe:	f7ff ffa3 	bl	8006748 <registerWrite>

	registerRead(0,1, &data0);
 8006802:	1dfb      	adds	r3, r7, #7
 8006804:	461a      	mov	r2, r3
 8006806:	2101      	movs	r1, #1
 8006808:	2000      	movs	r0, #0
 800680a:	f7ff ff2f 	bl	800666c <registerRead>
	registerRead(1,1, &data1);
 800680e:	1dbb      	adds	r3, r7, #6
 8006810:	461a      	mov	r2, r3
 8006812:	2101      	movs	r1, #1
 8006814:	2001      	movs	r0, #1
 8006816:	f7ff ff29 	bl	800666c <registerRead>

	if ((data0 != 0x20) || (data1 != 0x76)){
 800681a:	79fb      	ldrb	r3, [r7, #7]
 800681c:	2b20      	cmp	r3, #32
 800681e:	d102      	bne.n	8006826 <gestureInit+0x46>
 8006820:	79bb      	ldrb	r3, [r7, #6]
 8006822:	2b76      	cmp	r3, #118	; 0x76
 8006824:	d001      	beq.n	800682a <gestureInit+0x4a>
		result = 1;
 8006826:	2301      	movs	r3, #1
 8006828:	60fb      	str	r3, [r7, #12]
	}

	if(data0 == 0x20){
 800682a:	79fb      	ldrb	r3, [r7, #7]
 800682c:	2b20      	cmp	r3, #32
 800682e:	d10b      	bne.n	8006848 <gestureInit+0x68>
		strcpy((char*)ref, "\n\r Wake Up");
 8006830:	4a1d      	ldr	r2, [pc, #116]	; (80068a8 <gestureInit+0xc8>)
 8006832:	4b1e      	ldr	r3, [pc, #120]	; (80068ac <gestureInit+0xcc>)
 8006834:	cb03      	ldmia	r3!, {r0, r1}
 8006836:	6010      	str	r0, [r2, #0]
 8006838:	6051      	str	r1, [r2, #4]
 800683a:	8819      	ldrh	r1, [r3, #0]
 800683c:	789b      	ldrb	r3, [r3, #2]
 800683e:	8111      	strh	r1, [r2, #8]
 8006840:	7293      	strb	r3, [r2, #10]
		printf("\n\r Wake Up");
 8006842:	481a      	ldr	r0, [pc, #104]	; (80068ac <gestureInit+0xcc>)
 8006844:	f000 f86a 	bl	800691c <iprintf>
	}

	for(int i = 0; i < InitialRegister; i++){
 8006848:	2300      	movs	r3, #0
 800684a:	60bb      	str	r3, [r7, #8]
 800684c:	e00f      	b.n	800686e <gestureInit+0x8e>
		registerWrite(RegisterArray[i][0], RegisterArray[i][1]);
 800684e:	4a18      	ldr	r2, [pc, #96]	; (80068b0 <gestureInit+0xd0>)
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	f812 2013 	ldrb.w	r2, [r2, r3, lsl #1]
 8006856:	4916      	ldr	r1, [pc, #88]	; (80068b0 <gestureInit+0xd0>)
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	005b      	lsls	r3, r3, #1
 800685c:	440b      	add	r3, r1
 800685e:	785b      	ldrb	r3, [r3, #1]
 8006860:	4619      	mov	r1, r3
 8006862:	4610      	mov	r0, r2
 8006864:	f7ff ff70 	bl	8006748 <registerWrite>
	for(int i = 0; i < InitialRegister; i++){
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	3301      	adds	r3, #1
 800686c:	60bb      	str	r3, [r7, #8]
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	2bda      	cmp	r3, #218	; 0xda
 8006872:	d9ec      	bls.n	800684e <gestureInit+0x6e>
	}

	registerWrite(GESTURE_REG_BANK_SEL, GESTURE_BANK0);
 8006874:	2100      	movs	r1, #0
 8006876:	20ef      	movs	r0, #239	; 0xef
 8006878:	f7ff ff66 	bl	8006748 <registerWrite>
	HAL_UART_Transmit(&huart3, ref, strlen((char*)ref), HAL_MAX_DELAY);
 800687c:	480a      	ldr	r0, [pc, #40]	; (80068a8 <gestureInit+0xc8>)
 800687e:	f7f9 fcaf 	bl	80001e0 <strlen>
 8006882:	4603      	mov	r3, r0
 8006884:	b29a      	uxth	r2, r3
 8006886:	f04f 33ff 	mov.w	r3, #4294967295
 800688a:	4907      	ldr	r1, [pc, #28]	; (80068a8 <gestureInit+0xc8>)
 800688c:	4809      	ldr	r0, [pc, #36]	; (80068b4 <gestureInit+0xd4>)
 800688e:	f7fd fe98 	bl	80045c2 <HAL_UART_Transmit>
	HAL_Delay(1000);
 8006892:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006896:	f7fa f955 	bl	8000b44 <HAL_Delay>
	return result;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	b2db      	uxtb	r3, r3
};
 800689e:	4618      	mov	r0, r3
 80068a0:	3710      	adds	r7, #16
 80068a2:	46bd      	mov	sp, r7
 80068a4:	bd80      	pop	{r7, pc}
 80068a6:	bf00      	nop
 80068a8:	2000067c 	.word	0x2000067c
 80068ac:	08007ed8 	.word	0x08007ed8
 80068b0:	2000000c 	.word	0x2000000c
 80068b4:	20000250 	.word	0x20000250

080068b8 <__errno>:
 80068b8:	4b01      	ldr	r3, [pc, #4]	; (80068c0 <__errno+0x8>)
 80068ba:	6818      	ldr	r0, [r3, #0]
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	200001c4 	.word	0x200001c4

080068c4 <__libc_init_array>:
 80068c4:	b570      	push	{r4, r5, r6, lr}
 80068c6:	4d0d      	ldr	r5, [pc, #52]	; (80068fc <__libc_init_array+0x38>)
 80068c8:	4c0d      	ldr	r4, [pc, #52]	; (8006900 <__libc_init_array+0x3c>)
 80068ca:	1b64      	subs	r4, r4, r5
 80068cc:	10a4      	asrs	r4, r4, #2
 80068ce:	2600      	movs	r6, #0
 80068d0:	42a6      	cmp	r6, r4
 80068d2:	d109      	bne.n	80068e8 <__libc_init_array+0x24>
 80068d4:	4d0b      	ldr	r5, [pc, #44]	; (8006904 <__libc_init_array+0x40>)
 80068d6:	4c0c      	ldr	r4, [pc, #48]	; (8006908 <__libc_init_array+0x44>)
 80068d8:	f001 f9be 	bl	8007c58 <_init>
 80068dc:	1b64      	subs	r4, r4, r5
 80068de:	10a4      	asrs	r4, r4, #2
 80068e0:	2600      	movs	r6, #0
 80068e2:	42a6      	cmp	r6, r4
 80068e4:	d105      	bne.n	80068f2 <__libc_init_array+0x2e>
 80068e6:	bd70      	pop	{r4, r5, r6, pc}
 80068e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80068ec:	4798      	blx	r3
 80068ee:	3601      	adds	r6, #1
 80068f0:	e7ee      	b.n	80068d0 <__libc_init_array+0xc>
 80068f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80068f6:	4798      	blx	r3
 80068f8:	3601      	adds	r6, #1
 80068fa:	e7f2      	b.n	80068e2 <__libc_init_array+0x1e>
 80068fc:	08007fb4 	.word	0x08007fb4
 8006900:	08007fb4 	.word	0x08007fb4
 8006904:	08007fb4 	.word	0x08007fb4
 8006908:	08007fb8 	.word	0x08007fb8

0800690c <memset>:
 800690c:	4402      	add	r2, r0
 800690e:	4603      	mov	r3, r0
 8006910:	4293      	cmp	r3, r2
 8006912:	d100      	bne.n	8006916 <memset+0xa>
 8006914:	4770      	bx	lr
 8006916:	f803 1b01 	strb.w	r1, [r3], #1
 800691a:	e7f9      	b.n	8006910 <memset+0x4>

0800691c <iprintf>:
 800691c:	b40f      	push	{r0, r1, r2, r3}
 800691e:	4b0a      	ldr	r3, [pc, #40]	; (8006948 <iprintf+0x2c>)
 8006920:	b513      	push	{r0, r1, r4, lr}
 8006922:	681c      	ldr	r4, [r3, #0]
 8006924:	b124      	cbz	r4, 8006930 <iprintf+0x14>
 8006926:	69a3      	ldr	r3, [r4, #24]
 8006928:	b913      	cbnz	r3, 8006930 <iprintf+0x14>
 800692a:	4620      	mov	r0, r4
 800692c:	f000 fa7e 	bl	8006e2c <__sinit>
 8006930:	ab05      	add	r3, sp, #20
 8006932:	9a04      	ldr	r2, [sp, #16]
 8006934:	68a1      	ldr	r1, [r4, #8]
 8006936:	9301      	str	r3, [sp, #4]
 8006938:	4620      	mov	r0, r4
 800693a:	f000 fdab 	bl	8007494 <_vfiprintf_r>
 800693e:	b002      	add	sp, #8
 8006940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006944:	b004      	add	sp, #16
 8006946:	4770      	bx	lr
 8006948:	200001c4 	.word	0x200001c4

0800694c <_puts_r>:
 800694c:	b570      	push	{r4, r5, r6, lr}
 800694e:	460e      	mov	r6, r1
 8006950:	4605      	mov	r5, r0
 8006952:	b118      	cbz	r0, 800695c <_puts_r+0x10>
 8006954:	6983      	ldr	r3, [r0, #24]
 8006956:	b90b      	cbnz	r3, 800695c <_puts_r+0x10>
 8006958:	f000 fa68 	bl	8006e2c <__sinit>
 800695c:	69ab      	ldr	r3, [r5, #24]
 800695e:	68ac      	ldr	r4, [r5, #8]
 8006960:	b913      	cbnz	r3, 8006968 <_puts_r+0x1c>
 8006962:	4628      	mov	r0, r5
 8006964:	f000 fa62 	bl	8006e2c <__sinit>
 8006968:	4b2c      	ldr	r3, [pc, #176]	; (8006a1c <_puts_r+0xd0>)
 800696a:	429c      	cmp	r4, r3
 800696c:	d120      	bne.n	80069b0 <_puts_r+0x64>
 800696e:	686c      	ldr	r4, [r5, #4]
 8006970:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006972:	07db      	lsls	r3, r3, #31
 8006974:	d405      	bmi.n	8006982 <_puts_r+0x36>
 8006976:	89a3      	ldrh	r3, [r4, #12]
 8006978:	0598      	lsls	r0, r3, #22
 800697a:	d402      	bmi.n	8006982 <_puts_r+0x36>
 800697c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800697e:	f000 faf3 	bl	8006f68 <__retarget_lock_acquire_recursive>
 8006982:	89a3      	ldrh	r3, [r4, #12]
 8006984:	0719      	lsls	r1, r3, #28
 8006986:	d51d      	bpl.n	80069c4 <_puts_r+0x78>
 8006988:	6923      	ldr	r3, [r4, #16]
 800698a:	b1db      	cbz	r3, 80069c4 <_puts_r+0x78>
 800698c:	3e01      	subs	r6, #1
 800698e:	68a3      	ldr	r3, [r4, #8]
 8006990:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006994:	3b01      	subs	r3, #1
 8006996:	60a3      	str	r3, [r4, #8]
 8006998:	bb39      	cbnz	r1, 80069ea <_puts_r+0x9e>
 800699a:	2b00      	cmp	r3, #0
 800699c:	da38      	bge.n	8006a10 <_puts_r+0xc4>
 800699e:	4622      	mov	r2, r4
 80069a0:	210a      	movs	r1, #10
 80069a2:	4628      	mov	r0, r5
 80069a4:	f000 f868 	bl	8006a78 <__swbuf_r>
 80069a8:	3001      	adds	r0, #1
 80069aa:	d011      	beq.n	80069d0 <_puts_r+0x84>
 80069ac:	250a      	movs	r5, #10
 80069ae:	e011      	b.n	80069d4 <_puts_r+0x88>
 80069b0:	4b1b      	ldr	r3, [pc, #108]	; (8006a20 <_puts_r+0xd4>)
 80069b2:	429c      	cmp	r4, r3
 80069b4:	d101      	bne.n	80069ba <_puts_r+0x6e>
 80069b6:	68ac      	ldr	r4, [r5, #8]
 80069b8:	e7da      	b.n	8006970 <_puts_r+0x24>
 80069ba:	4b1a      	ldr	r3, [pc, #104]	; (8006a24 <_puts_r+0xd8>)
 80069bc:	429c      	cmp	r4, r3
 80069be:	bf08      	it	eq
 80069c0:	68ec      	ldreq	r4, [r5, #12]
 80069c2:	e7d5      	b.n	8006970 <_puts_r+0x24>
 80069c4:	4621      	mov	r1, r4
 80069c6:	4628      	mov	r0, r5
 80069c8:	f000 f8a8 	bl	8006b1c <__swsetup_r>
 80069cc:	2800      	cmp	r0, #0
 80069ce:	d0dd      	beq.n	800698c <_puts_r+0x40>
 80069d0:	f04f 35ff 	mov.w	r5, #4294967295
 80069d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069d6:	07da      	lsls	r2, r3, #31
 80069d8:	d405      	bmi.n	80069e6 <_puts_r+0x9a>
 80069da:	89a3      	ldrh	r3, [r4, #12]
 80069dc:	059b      	lsls	r3, r3, #22
 80069de:	d402      	bmi.n	80069e6 <_puts_r+0x9a>
 80069e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069e2:	f000 fac2 	bl	8006f6a <__retarget_lock_release_recursive>
 80069e6:	4628      	mov	r0, r5
 80069e8:	bd70      	pop	{r4, r5, r6, pc}
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	da04      	bge.n	80069f8 <_puts_r+0xac>
 80069ee:	69a2      	ldr	r2, [r4, #24]
 80069f0:	429a      	cmp	r2, r3
 80069f2:	dc06      	bgt.n	8006a02 <_puts_r+0xb6>
 80069f4:	290a      	cmp	r1, #10
 80069f6:	d004      	beq.n	8006a02 <_puts_r+0xb6>
 80069f8:	6823      	ldr	r3, [r4, #0]
 80069fa:	1c5a      	adds	r2, r3, #1
 80069fc:	6022      	str	r2, [r4, #0]
 80069fe:	7019      	strb	r1, [r3, #0]
 8006a00:	e7c5      	b.n	800698e <_puts_r+0x42>
 8006a02:	4622      	mov	r2, r4
 8006a04:	4628      	mov	r0, r5
 8006a06:	f000 f837 	bl	8006a78 <__swbuf_r>
 8006a0a:	3001      	adds	r0, #1
 8006a0c:	d1bf      	bne.n	800698e <_puts_r+0x42>
 8006a0e:	e7df      	b.n	80069d0 <_puts_r+0x84>
 8006a10:	6823      	ldr	r3, [r4, #0]
 8006a12:	250a      	movs	r5, #10
 8006a14:	1c5a      	adds	r2, r3, #1
 8006a16:	6022      	str	r2, [r4, #0]
 8006a18:	701d      	strb	r5, [r3, #0]
 8006a1a:	e7db      	b.n	80069d4 <_puts_r+0x88>
 8006a1c:	08007f40 	.word	0x08007f40
 8006a20:	08007f60 	.word	0x08007f60
 8006a24:	08007f20 	.word	0x08007f20

08006a28 <puts>:
 8006a28:	4b02      	ldr	r3, [pc, #8]	; (8006a34 <puts+0xc>)
 8006a2a:	4601      	mov	r1, r0
 8006a2c:	6818      	ldr	r0, [r3, #0]
 8006a2e:	f7ff bf8d 	b.w	800694c <_puts_r>
 8006a32:	bf00      	nop
 8006a34:	200001c4 	.word	0x200001c4

08006a38 <siprintf>:
 8006a38:	b40e      	push	{r1, r2, r3}
 8006a3a:	b500      	push	{lr}
 8006a3c:	b09c      	sub	sp, #112	; 0x70
 8006a3e:	ab1d      	add	r3, sp, #116	; 0x74
 8006a40:	9002      	str	r0, [sp, #8]
 8006a42:	9006      	str	r0, [sp, #24]
 8006a44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006a48:	4809      	ldr	r0, [pc, #36]	; (8006a70 <siprintf+0x38>)
 8006a4a:	9107      	str	r1, [sp, #28]
 8006a4c:	9104      	str	r1, [sp, #16]
 8006a4e:	4909      	ldr	r1, [pc, #36]	; (8006a74 <siprintf+0x3c>)
 8006a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a54:	9105      	str	r1, [sp, #20]
 8006a56:	6800      	ldr	r0, [r0, #0]
 8006a58:	9301      	str	r3, [sp, #4]
 8006a5a:	a902      	add	r1, sp, #8
 8006a5c:	f000 fbf0 	bl	8007240 <_svfiprintf_r>
 8006a60:	9b02      	ldr	r3, [sp, #8]
 8006a62:	2200      	movs	r2, #0
 8006a64:	701a      	strb	r2, [r3, #0]
 8006a66:	b01c      	add	sp, #112	; 0x70
 8006a68:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a6c:	b003      	add	sp, #12
 8006a6e:	4770      	bx	lr
 8006a70:	200001c4 	.word	0x200001c4
 8006a74:	ffff0208 	.word	0xffff0208

08006a78 <__swbuf_r>:
 8006a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a7a:	460e      	mov	r6, r1
 8006a7c:	4614      	mov	r4, r2
 8006a7e:	4605      	mov	r5, r0
 8006a80:	b118      	cbz	r0, 8006a8a <__swbuf_r+0x12>
 8006a82:	6983      	ldr	r3, [r0, #24]
 8006a84:	b90b      	cbnz	r3, 8006a8a <__swbuf_r+0x12>
 8006a86:	f000 f9d1 	bl	8006e2c <__sinit>
 8006a8a:	4b21      	ldr	r3, [pc, #132]	; (8006b10 <__swbuf_r+0x98>)
 8006a8c:	429c      	cmp	r4, r3
 8006a8e:	d12b      	bne.n	8006ae8 <__swbuf_r+0x70>
 8006a90:	686c      	ldr	r4, [r5, #4]
 8006a92:	69a3      	ldr	r3, [r4, #24]
 8006a94:	60a3      	str	r3, [r4, #8]
 8006a96:	89a3      	ldrh	r3, [r4, #12]
 8006a98:	071a      	lsls	r2, r3, #28
 8006a9a:	d52f      	bpl.n	8006afc <__swbuf_r+0x84>
 8006a9c:	6923      	ldr	r3, [r4, #16]
 8006a9e:	b36b      	cbz	r3, 8006afc <__swbuf_r+0x84>
 8006aa0:	6923      	ldr	r3, [r4, #16]
 8006aa2:	6820      	ldr	r0, [r4, #0]
 8006aa4:	1ac0      	subs	r0, r0, r3
 8006aa6:	6963      	ldr	r3, [r4, #20]
 8006aa8:	b2f6      	uxtb	r6, r6
 8006aaa:	4283      	cmp	r3, r0
 8006aac:	4637      	mov	r7, r6
 8006aae:	dc04      	bgt.n	8006aba <__swbuf_r+0x42>
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	f000 f926 	bl	8006d04 <_fflush_r>
 8006ab8:	bb30      	cbnz	r0, 8006b08 <__swbuf_r+0x90>
 8006aba:	68a3      	ldr	r3, [r4, #8]
 8006abc:	3b01      	subs	r3, #1
 8006abe:	60a3      	str	r3, [r4, #8]
 8006ac0:	6823      	ldr	r3, [r4, #0]
 8006ac2:	1c5a      	adds	r2, r3, #1
 8006ac4:	6022      	str	r2, [r4, #0]
 8006ac6:	701e      	strb	r6, [r3, #0]
 8006ac8:	6963      	ldr	r3, [r4, #20]
 8006aca:	3001      	adds	r0, #1
 8006acc:	4283      	cmp	r3, r0
 8006ace:	d004      	beq.n	8006ada <__swbuf_r+0x62>
 8006ad0:	89a3      	ldrh	r3, [r4, #12]
 8006ad2:	07db      	lsls	r3, r3, #31
 8006ad4:	d506      	bpl.n	8006ae4 <__swbuf_r+0x6c>
 8006ad6:	2e0a      	cmp	r6, #10
 8006ad8:	d104      	bne.n	8006ae4 <__swbuf_r+0x6c>
 8006ada:	4621      	mov	r1, r4
 8006adc:	4628      	mov	r0, r5
 8006ade:	f000 f911 	bl	8006d04 <_fflush_r>
 8006ae2:	b988      	cbnz	r0, 8006b08 <__swbuf_r+0x90>
 8006ae4:	4638      	mov	r0, r7
 8006ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ae8:	4b0a      	ldr	r3, [pc, #40]	; (8006b14 <__swbuf_r+0x9c>)
 8006aea:	429c      	cmp	r4, r3
 8006aec:	d101      	bne.n	8006af2 <__swbuf_r+0x7a>
 8006aee:	68ac      	ldr	r4, [r5, #8]
 8006af0:	e7cf      	b.n	8006a92 <__swbuf_r+0x1a>
 8006af2:	4b09      	ldr	r3, [pc, #36]	; (8006b18 <__swbuf_r+0xa0>)
 8006af4:	429c      	cmp	r4, r3
 8006af6:	bf08      	it	eq
 8006af8:	68ec      	ldreq	r4, [r5, #12]
 8006afa:	e7ca      	b.n	8006a92 <__swbuf_r+0x1a>
 8006afc:	4621      	mov	r1, r4
 8006afe:	4628      	mov	r0, r5
 8006b00:	f000 f80c 	bl	8006b1c <__swsetup_r>
 8006b04:	2800      	cmp	r0, #0
 8006b06:	d0cb      	beq.n	8006aa0 <__swbuf_r+0x28>
 8006b08:	f04f 37ff 	mov.w	r7, #4294967295
 8006b0c:	e7ea      	b.n	8006ae4 <__swbuf_r+0x6c>
 8006b0e:	bf00      	nop
 8006b10:	08007f40 	.word	0x08007f40
 8006b14:	08007f60 	.word	0x08007f60
 8006b18:	08007f20 	.word	0x08007f20

08006b1c <__swsetup_r>:
 8006b1c:	4b32      	ldr	r3, [pc, #200]	; (8006be8 <__swsetup_r+0xcc>)
 8006b1e:	b570      	push	{r4, r5, r6, lr}
 8006b20:	681d      	ldr	r5, [r3, #0]
 8006b22:	4606      	mov	r6, r0
 8006b24:	460c      	mov	r4, r1
 8006b26:	b125      	cbz	r5, 8006b32 <__swsetup_r+0x16>
 8006b28:	69ab      	ldr	r3, [r5, #24]
 8006b2a:	b913      	cbnz	r3, 8006b32 <__swsetup_r+0x16>
 8006b2c:	4628      	mov	r0, r5
 8006b2e:	f000 f97d 	bl	8006e2c <__sinit>
 8006b32:	4b2e      	ldr	r3, [pc, #184]	; (8006bec <__swsetup_r+0xd0>)
 8006b34:	429c      	cmp	r4, r3
 8006b36:	d10f      	bne.n	8006b58 <__swsetup_r+0x3c>
 8006b38:	686c      	ldr	r4, [r5, #4]
 8006b3a:	89a3      	ldrh	r3, [r4, #12]
 8006b3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b40:	0719      	lsls	r1, r3, #28
 8006b42:	d42c      	bmi.n	8006b9e <__swsetup_r+0x82>
 8006b44:	06dd      	lsls	r5, r3, #27
 8006b46:	d411      	bmi.n	8006b6c <__swsetup_r+0x50>
 8006b48:	2309      	movs	r3, #9
 8006b4a:	6033      	str	r3, [r6, #0]
 8006b4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b50:	81a3      	strh	r3, [r4, #12]
 8006b52:	f04f 30ff 	mov.w	r0, #4294967295
 8006b56:	e03e      	b.n	8006bd6 <__swsetup_r+0xba>
 8006b58:	4b25      	ldr	r3, [pc, #148]	; (8006bf0 <__swsetup_r+0xd4>)
 8006b5a:	429c      	cmp	r4, r3
 8006b5c:	d101      	bne.n	8006b62 <__swsetup_r+0x46>
 8006b5e:	68ac      	ldr	r4, [r5, #8]
 8006b60:	e7eb      	b.n	8006b3a <__swsetup_r+0x1e>
 8006b62:	4b24      	ldr	r3, [pc, #144]	; (8006bf4 <__swsetup_r+0xd8>)
 8006b64:	429c      	cmp	r4, r3
 8006b66:	bf08      	it	eq
 8006b68:	68ec      	ldreq	r4, [r5, #12]
 8006b6a:	e7e6      	b.n	8006b3a <__swsetup_r+0x1e>
 8006b6c:	0758      	lsls	r0, r3, #29
 8006b6e:	d512      	bpl.n	8006b96 <__swsetup_r+0x7a>
 8006b70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b72:	b141      	cbz	r1, 8006b86 <__swsetup_r+0x6a>
 8006b74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b78:	4299      	cmp	r1, r3
 8006b7a:	d002      	beq.n	8006b82 <__swsetup_r+0x66>
 8006b7c:	4630      	mov	r0, r6
 8006b7e:	f000 fa59 	bl	8007034 <_free_r>
 8006b82:	2300      	movs	r3, #0
 8006b84:	6363      	str	r3, [r4, #52]	; 0x34
 8006b86:	89a3      	ldrh	r3, [r4, #12]
 8006b88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006b8c:	81a3      	strh	r3, [r4, #12]
 8006b8e:	2300      	movs	r3, #0
 8006b90:	6063      	str	r3, [r4, #4]
 8006b92:	6923      	ldr	r3, [r4, #16]
 8006b94:	6023      	str	r3, [r4, #0]
 8006b96:	89a3      	ldrh	r3, [r4, #12]
 8006b98:	f043 0308 	orr.w	r3, r3, #8
 8006b9c:	81a3      	strh	r3, [r4, #12]
 8006b9e:	6923      	ldr	r3, [r4, #16]
 8006ba0:	b94b      	cbnz	r3, 8006bb6 <__swsetup_r+0x9a>
 8006ba2:	89a3      	ldrh	r3, [r4, #12]
 8006ba4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006ba8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bac:	d003      	beq.n	8006bb6 <__swsetup_r+0x9a>
 8006bae:	4621      	mov	r1, r4
 8006bb0:	4630      	mov	r0, r6
 8006bb2:	f000 f9ff 	bl	8006fb4 <__smakebuf_r>
 8006bb6:	89a0      	ldrh	r0, [r4, #12]
 8006bb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bbc:	f010 0301 	ands.w	r3, r0, #1
 8006bc0:	d00a      	beq.n	8006bd8 <__swsetup_r+0xbc>
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	60a3      	str	r3, [r4, #8]
 8006bc6:	6963      	ldr	r3, [r4, #20]
 8006bc8:	425b      	negs	r3, r3
 8006bca:	61a3      	str	r3, [r4, #24]
 8006bcc:	6923      	ldr	r3, [r4, #16]
 8006bce:	b943      	cbnz	r3, 8006be2 <__swsetup_r+0xc6>
 8006bd0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006bd4:	d1ba      	bne.n	8006b4c <__swsetup_r+0x30>
 8006bd6:	bd70      	pop	{r4, r5, r6, pc}
 8006bd8:	0781      	lsls	r1, r0, #30
 8006bda:	bf58      	it	pl
 8006bdc:	6963      	ldrpl	r3, [r4, #20]
 8006bde:	60a3      	str	r3, [r4, #8]
 8006be0:	e7f4      	b.n	8006bcc <__swsetup_r+0xb0>
 8006be2:	2000      	movs	r0, #0
 8006be4:	e7f7      	b.n	8006bd6 <__swsetup_r+0xba>
 8006be6:	bf00      	nop
 8006be8:	200001c4 	.word	0x200001c4
 8006bec:	08007f40 	.word	0x08007f40
 8006bf0:	08007f60 	.word	0x08007f60
 8006bf4:	08007f20 	.word	0x08007f20

08006bf8 <__sflush_r>:
 8006bf8:	898a      	ldrh	r2, [r1, #12]
 8006bfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bfe:	4605      	mov	r5, r0
 8006c00:	0710      	lsls	r0, r2, #28
 8006c02:	460c      	mov	r4, r1
 8006c04:	d458      	bmi.n	8006cb8 <__sflush_r+0xc0>
 8006c06:	684b      	ldr	r3, [r1, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	dc05      	bgt.n	8006c18 <__sflush_r+0x20>
 8006c0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	dc02      	bgt.n	8006c18 <__sflush_r+0x20>
 8006c12:	2000      	movs	r0, #0
 8006c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c1a:	2e00      	cmp	r6, #0
 8006c1c:	d0f9      	beq.n	8006c12 <__sflush_r+0x1a>
 8006c1e:	2300      	movs	r3, #0
 8006c20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c24:	682f      	ldr	r7, [r5, #0]
 8006c26:	602b      	str	r3, [r5, #0]
 8006c28:	d032      	beq.n	8006c90 <__sflush_r+0x98>
 8006c2a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c2c:	89a3      	ldrh	r3, [r4, #12]
 8006c2e:	075a      	lsls	r2, r3, #29
 8006c30:	d505      	bpl.n	8006c3e <__sflush_r+0x46>
 8006c32:	6863      	ldr	r3, [r4, #4]
 8006c34:	1ac0      	subs	r0, r0, r3
 8006c36:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c38:	b10b      	cbz	r3, 8006c3e <__sflush_r+0x46>
 8006c3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c3c:	1ac0      	subs	r0, r0, r3
 8006c3e:	2300      	movs	r3, #0
 8006c40:	4602      	mov	r2, r0
 8006c42:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c44:	6a21      	ldr	r1, [r4, #32]
 8006c46:	4628      	mov	r0, r5
 8006c48:	47b0      	blx	r6
 8006c4a:	1c43      	adds	r3, r0, #1
 8006c4c:	89a3      	ldrh	r3, [r4, #12]
 8006c4e:	d106      	bne.n	8006c5e <__sflush_r+0x66>
 8006c50:	6829      	ldr	r1, [r5, #0]
 8006c52:	291d      	cmp	r1, #29
 8006c54:	d82c      	bhi.n	8006cb0 <__sflush_r+0xb8>
 8006c56:	4a2a      	ldr	r2, [pc, #168]	; (8006d00 <__sflush_r+0x108>)
 8006c58:	40ca      	lsrs	r2, r1
 8006c5a:	07d6      	lsls	r6, r2, #31
 8006c5c:	d528      	bpl.n	8006cb0 <__sflush_r+0xb8>
 8006c5e:	2200      	movs	r2, #0
 8006c60:	6062      	str	r2, [r4, #4]
 8006c62:	04d9      	lsls	r1, r3, #19
 8006c64:	6922      	ldr	r2, [r4, #16]
 8006c66:	6022      	str	r2, [r4, #0]
 8006c68:	d504      	bpl.n	8006c74 <__sflush_r+0x7c>
 8006c6a:	1c42      	adds	r2, r0, #1
 8006c6c:	d101      	bne.n	8006c72 <__sflush_r+0x7a>
 8006c6e:	682b      	ldr	r3, [r5, #0]
 8006c70:	b903      	cbnz	r3, 8006c74 <__sflush_r+0x7c>
 8006c72:	6560      	str	r0, [r4, #84]	; 0x54
 8006c74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c76:	602f      	str	r7, [r5, #0]
 8006c78:	2900      	cmp	r1, #0
 8006c7a:	d0ca      	beq.n	8006c12 <__sflush_r+0x1a>
 8006c7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c80:	4299      	cmp	r1, r3
 8006c82:	d002      	beq.n	8006c8a <__sflush_r+0x92>
 8006c84:	4628      	mov	r0, r5
 8006c86:	f000 f9d5 	bl	8007034 <_free_r>
 8006c8a:	2000      	movs	r0, #0
 8006c8c:	6360      	str	r0, [r4, #52]	; 0x34
 8006c8e:	e7c1      	b.n	8006c14 <__sflush_r+0x1c>
 8006c90:	6a21      	ldr	r1, [r4, #32]
 8006c92:	2301      	movs	r3, #1
 8006c94:	4628      	mov	r0, r5
 8006c96:	47b0      	blx	r6
 8006c98:	1c41      	adds	r1, r0, #1
 8006c9a:	d1c7      	bne.n	8006c2c <__sflush_r+0x34>
 8006c9c:	682b      	ldr	r3, [r5, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d0c4      	beq.n	8006c2c <__sflush_r+0x34>
 8006ca2:	2b1d      	cmp	r3, #29
 8006ca4:	d001      	beq.n	8006caa <__sflush_r+0xb2>
 8006ca6:	2b16      	cmp	r3, #22
 8006ca8:	d101      	bne.n	8006cae <__sflush_r+0xb6>
 8006caa:	602f      	str	r7, [r5, #0]
 8006cac:	e7b1      	b.n	8006c12 <__sflush_r+0x1a>
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cb4:	81a3      	strh	r3, [r4, #12]
 8006cb6:	e7ad      	b.n	8006c14 <__sflush_r+0x1c>
 8006cb8:	690f      	ldr	r7, [r1, #16]
 8006cba:	2f00      	cmp	r7, #0
 8006cbc:	d0a9      	beq.n	8006c12 <__sflush_r+0x1a>
 8006cbe:	0793      	lsls	r3, r2, #30
 8006cc0:	680e      	ldr	r6, [r1, #0]
 8006cc2:	bf08      	it	eq
 8006cc4:	694b      	ldreq	r3, [r1, #20]
 8006cc6:	600f      	str	r7, [r1, #0]
 8006cc8:	bf18      	it	ne
 8006cca:	2300      	movne	r3, #0
 8006ccc:	eba6 0807 	sub.w	r8, r6, r7
 8006cd0:	608b      	str	r3, [r1, #8]
 8006cd2:	f1b8 0f00 	cmp.w	r8, #0
 8006cd6:	dd9c      	ble.n	8006c12 <__sflush_r+0x1a>
 8006cd8:	6a21      	ldr	r1, [r4, #32]
 8006cda:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006cdc:	4643      	mov	r3, r8
 8006cde:	463a      	mov	r2, r7
 8006ce0:	4628      	mov	r0, r5
 8006ce2:	47b0      	blx	r6
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	dc06      	bgt.n	8006cf6 <__sflush_r+0xfe>
 8006ce8:	89a3      	ldrh	r3, [r4, #12]
 8006cea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cee:	81a3      	strh	r3, [r4, #12]
 8006cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf4:	e78e      	b.n	8006c14 <__sflush_r+0x1c>
 8006cf6:	4407      	add	r7, r0
 8006cf8:	eba8 0800 	sub.w	r8, r8, r0
 8006cfc:	e7e9      	b.n	8006cd2 <__sflush_r+0xda>
 8006cfe:	bf00      	nop
 8006d00:	20400001 	.word	0x20400001

08006d04 <_fflush_r>:
 8006d04:	b538      	push	{r3, r4, r5, lr}
 8006d06:	690b      	ldr	r3, [r1, #16]
 8006d08:	4605      	mov	r5, r0
 8006d0a:	460c      	mov	r4, r1
 8006d0c:	b913      	cbnz	r3, 8006d14 <_fflush_r+0x10>
 8006d0e:	2500      	movs	r5, #0
 8006d10:	4628      	mov	r0, r5
 8006d12:	bd38      	pop	{r3, r4, r5, pc}
 8006d14:	b118      	cbz	r0, 8006d1e <_fflush_r+0x1a>
 8006d16:	6983      	ldr	r3, [r0, #24]
 8006d18:	b90b      	cbnz	r3, 8006d1e <_fflush_r+0x1a>
 8006d1a:	f000 f887 	bl	8006e2c <__sinit>
 8006d1e:	4b14      	ldr	r3, [pc, #80]	; (8006d70 <_fflush_r+0x6c>)
 8006d20:	429c      	cmp	r4, r3
 8006d22:	d11b      	bne.n	8006d5c <_fflush_r+0x58>
 8006d24:	686c      	ldr	r4, [r5, #4]
 8006d26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d0ef      	beq.n	8006d0e <_fflush_r+0xa>
 8006d2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d30:	07d0      	lsls	r0, r2, #31
 8006d32:	d404      	bmi.n	8006d3e <_fflush_r+0x3a>
 8006d34:	0599      	lsls	r1, r3, #22
 8006d36:	d402      	bmi.n	8006d3e <_fflush_r+0x3a>
 8006d38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d3a:	f000 f915 	bl	8006f68 <__retarget_lock_acquire_recursive>
 8006d3e:	4628      	mov	r0, r5
 8006d40:	4621      	mov	r1, r4
 8006d42:	f7ff ff59 	bl	8006bf8 <__sflush_r>
 8006d46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d48:	07da      	lsls	r2, r3, #31
 8006d4a:	4605      	mov	r5, r0
 8006d4c:	d4e0      	bmi.n	8006d10 <_fflush_r+0xc>
 8006d4e:	89a3      	ldrh	r3, [r4, #12]
 8006d50:	059b      	lsls	r3, r3, #22
 8006d52:	d4dd      	bmi.n	8006d10 <_fflush_r+0xc>
 8006d54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d56:	f000 f908 	bl	8006f6a <__retarget_lock_release_recursive>
 8006d5a:	e7d9      	b.n	8006d10 <_fflush_r+0xc>
 8006d5c:	4b05      	ldr	r3, [pc, #20]	; (8006d74 <_fflush_r+0x70>)
 8006d5e:	429c      	cmp	r4, r3
 8006d60:	d101      	bne.n	8006d66 <_fflush_r+0x62>
 8006d62:	68ac      	ldr	r4, [r5, #8]
 8006d64:	e7df      	b.n	8006d26 <_fflush_r+0x22>
 8006d66:	4b04      	ldr	r3, [pc, #16]	; (8006d78 <_fflush_r+0x74>)
 8006d68:	429c      	cmp	r4, r3
 8006d6a:	bf08      	it	eq
 8006d6c:	68ec      	ldreq	r4, [r5, #12]
 8006d6e:	e7da      	b.n	8006d26 <_fflush_r+0x22>
 8006d70:	08007f40 	.word	0x08007f40
 8006d74:	08007f60 	.word	0x08007f60
 8006d78:	08007f20 	.word	0x08007f20

08006d7c <std>:
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	b510      	push	{r4, lr}
 8006d80:	4604      	mov	r4, r0
 8006d82:	e9c0 3300 	strd	r3, r3, [r0]
 8006d86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d8a:	6083      	str	r3, [r0, #8]
 8006d8c:	8181      	strh	r1, [r0, #12]
 8006d8e:	6643      	str	r3, [r0, #100]	; 0x64
 8006d90:	81c2      	strh	r2, [r0, #14]
 8006d92:	6183      	str	r3, [r0, #24]
 8006d94:	4619      	mov	r1, r3
 8006d96:	2208      	movs	r2, #8
 8006d98:	305c      	adds	r0, #92	; 0x5c
 8006d9a:	f7ff fdb7 	bl	800690c <memset>
 8006d9e:	4b05      	ldr	r3, [pc, #20]	; (8006db4 <std+0x38>)
 8006da0:	6263      	str	r3, [r4, #36]	; 0x24
 8006da2:	4b05      	ldr	r3, [pc, #20]	; (8006db8 <std+0x3c>)
 8006da4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006da6:	4b05      	ldr	r3, [pc, #20]	; (8006dbc <std+0x40>)
 8006da8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006daa:	4b05      	ldr	r3, [pc, #20]	; (8006dc0 <std+0x44>)
 8006dac:	6224      	str	r4, [r4, #32]
 8006dae:	6323      	str	r3, [r4, #48]	; 0x30
 8006db0:	bd10      	pop	{r4, pc}
 8006db2:	bf00      	nop
 8006db4:	08007a3d 	.word	0x08007a3d
 8006db8:	08007a5f 	.word	0x08007a5f
 8006dbc:	08007a97 	.word	0x08007a97
 8006dc0:	08007abb 	.word	0x08007abb

08006dc4 <_cleanup_r>:
 8006dc4:	4901      	ldr	r1, [pc, #4]	; (8006dcc <_cleanup_r+0x8>)
 8006dc6:	f000 b8af 	b.w	8006f28 <_fwalk_reent>
 8006dca:	bf00      	nop
 8006dcc:	08006d05 	.word	0x08006d05

08006dd0 <__sfmoreglue>:
 8006dd0:	b570      	push	{r4, r5, r6, lr}
 8006dd2:	1e4a      	subs	r2, r1, #1
 8006dd4:	2568      	movs	r5, #104	; 0x68
 8006dd6:	4355      	muls	r5, r2
 8006dd8:	460e      	mov	r6, r1
 8006dda:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006dde:	f000 f979 	bl	80070d4 <_malloc_r>
 8006de2:	4604      	mov	r4, r0
 8006de4:	b140      	cbz	r0, 8006df8 <__sfmoreglue+0x28>
 8006de6:	2100      	movs	r1, #0
 8006de8:	e9c0 1600 	strd	r1, r6, [r0]
 8006dec:	300c      	adds	r0, #12
 8006dee:	60a0      	str	r0, [r4, #8]
 8006df0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006df4:	f7ff fd8a 	bl	800690c <memset>
 8006df8:	4620      	mov	r0, r4
 8006dfa:	bd70      	pop	{r4, r5, r6, pc}

08006dfc <__sfp_lock_acquire>:
 8006dfc:	4801      	ldr	r0, [pc, #4]	; (8006e04 <__sfp_lock_acquire+0x8>)
 8006dfe:	f000 b8b3 	b.w	8006f68 <__retarget_lock_acquire_recursive>
 8006e02:	bf00      	nop
 8006e04:	200006b6 	.word	0x200006b6

08006e08 <__sfp_lock_release>:
 8006e08:	4801      	ldr	r0, [pc, #4]	; (8006e10 <__sfp_lock_release+0x8>)
 8006e0a:	f000 b8ae 	b.w	8006f6a <__retarget_lock_release_recursive>
 8006e0e:	bf00      	nop
 8006e10:	200006b6 	.word	0x200006b6

08006e14 <__sinit_lock_acquire>:
 8006e14:	4801      	ldr	r0, [pc, #4]	; (8006e1c <__sinit_lock_acquire+0x8>)
 8006e16:	f000 b8a7 	b.w	8006f68 <__retarget_lock_acquire_recursive>
 8006e1a:	bf00      	nop
 8006e1c:	200006b1 	.word	0x200006b1

08006e20 <__sinit_lock_release>:
 8006e20:	4801      	ldr	r0, [pc, #4]	; (8006e28 <__sinit_lock_release+0x8>)
 8006e22:	f000 b8a2 	b.w	8006f6a <__retarget_lock_release_recursive>
 8006e26:	bf00      	nop
 8006e28:	200006b1 	.word	0x200006b1

08006e2c <__sinit>:
 8006e2c:	b510      	push	{r4, lr}
 8006e2e:	4604      	mov	r4, r0
 8006e30:	f7ff fff0 	bl	8006e14 <__sinit_lock_acquire>
 8006e34:	69a3      	ldr	r3, [r4, #24]
 8006e36:	b11b      	cbz	r3, 8006e40 <__sinit+0x14>
 8006e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e3c:	f7ff bff0 	b.w	8006e20 <__sinit_lock_release>
 8006e40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006e44:	6523      	str	r3, [r4, #80]	; 0x50
 8006e46:	4b13      	ldr	r3, [pc, #76]	; (8006e94 <__sinit+0x68>)
 8006e48:	4a13      	ldr	r2, [pc, #76]	; (8006e98 <__sinit+0x6c>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006e4e:	42a3      	cmp	r3, r4
 8006e50:	bf04      	itt	eq
 8006e52:	2301      	moveq	r3, #1
 8006e54:	61a3      	streq	r3, [r4, #24]
 8006e56:	4620      	mov	r0, r4
 8006e58:	f000 f820 	bl	8006e9c <__sfp>
 8006e5c:	6060      	str	r0, [r4, #4]
 8006e5e:	4620      	mov	r0, r4
 8006e60:	f000 f81c 	bl	8006e9c <__sfp>
 8006e64:	60a0      	str	r0, [r4, #8]
 8006e66:	4620      	mov	r0, r4
 8006e68:	f000 f818 	bl	8006e9c <__sfp>
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	60e0      	str	r0, [r4, #12]
 8006e70:	2104      	movs	r1, #4
 8006e72:	6860      	ldr	r0, [r4, #4]
 8006e74:	f7ff ff82 	bl	8006d7c <std>
 8006e78:	68a0      	ldr	r0, [r4, #8]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	2109      	movs	r1, #9
 8006e7e:	f7ff ff7d 	bl	8006d7c <std>
 8006e82:	68e0      	ldr	r0, [r4, #12]
 8006e84:	2202      	movs	r2, #2
 8006e86:	2112      	movs	r1, #18
 8006e88:	f7ff ff78 	bl	8006d7c <std>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	61a3      	str	r3, [r4, #24]
 8006e90:	e7d2      	b.n	8006e38 <__sinit+0xc>
 8006e92:	bf00      	nop
 8006e94:	08007f1c 	.word	0x08007f1c
 8006e98:	08006dc5 	.word	0x08006dc5

08006e9c <__sfp>:
 8006e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e9e:	4607      	mov	r7, r0
 8006ea0:	f7ff ffac 	bl	8006dfc <__sfp_lock_acquire>
 8006ea4:	4b1e      	ldr	r3, [pc, #120]	; (8006f20 <__sfp+0x84>)
 8006ea6:	681e      	ldr	r6, [r3, #0]
 8006ea8:	69b3      	ldr	r3, [r6, #24]
 8006eaa:	b913      	cbnz	r3, 8006eb2 <__sfp+0x16>
 8006eac:	4630      	mov	r0, r6
 8006eae:	f7ff ffbd 	bl	8006e2c <__sinit>
 8006eb2:	3648      	adds	r6, #72	; 0x48
 8006eb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006eb8:	3b01      	subs	r3, #1
 8006eba:	d503      	bpl.n	8006ec4 <__sfp+0x28>
 8006ebc:	6833      	ldr	r3, [r6, #0]
 8006ebe:	b30b      	cbz	r3, 8006f04 <__sfp+0x68>
 8006ec0:	6836      	ldr	r6, [r6, #0]
 8006ec2:	e7f7      	b.n	8006eb4 <__sfp+0x18>
 8006ec4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006ec8:	b9d5      	cbnz	r5, 8006f00 <__sfp+0x64>
 8006eca:	4b16      	ldr	r3, [pc, #88]	; (8006f24 <__sfp+0x88>)
 8006ecc:	60e3      	str	r3, [r4, #12]
 8006ece:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006ed2:	6665      	str	r5, [r4, #100]	; 0x64
 8006ed4:	f000 f847 	bl	8006f66 <__retarget_lock_init_recursive>
 8006ed8:	f7ff ff96 	bl	8006e08 <__sfp_lock_release>
 8006edc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ee0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ee4:	6025      	str	r5, [r4, #0]
 8006ee6:	61a5      	str	r5, [r4, #24]
 8006ee8:	2208      	movs	r2, #8
 8006eea:	4629      	mov	r1, r5
 8006eec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ef0:	f7ff fd0c 	bl	800690c <memset>
 8006ef4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ef8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006efc:	4620      	mov	r0, r4
 8006efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f00:	3468      	adds	r4, #104	; 0x68
 8006f02:	e7d9      	b.n	8006eb8 <__sfp+0x1c>
 8006f04:	2104      	movs	r1, #4
 8006f06:	4638      	mov	r0, r7
 8006f08:	f7ff ff62 	bl	8006dd0 <__sfmoreglue>
 8006f0c:	4604      	mov	r4, r0
 8006f0e:	6030      	str	r0, [r6, #0]
 8006f10:	2800      	cmp	r0, #0
 8006f12:	d1d5      	bne.n	8006ec0 <__sfp+0x24>
 8006f14:	f7ff ff78 	bl	8006e08 <__sfp_lock_release>
 8006f18:	230c      	movs	r3, #12
 8006f1a:	603b      	str	r3, [r7, #0]
 8006f1c:	e7ee      	b.n	8006efc <__sfp+0x60>
 8006f1e:	bf00      	nop
 8006f20:	08007f1c 	.word	0x08007f1c
 8006f24:	ffff0001 	.word	0xffff0001

08006f28 <_fwalk_reent>:
 8006f28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f2c:	4606      	mov	r6, r0
 8006f2e:	4688      	mov	r8, r1
 8006f30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006f34:	2700      	movs	r7, #0
 8006f36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f3a:	f1b9 0901 	subs.w	r9, r9, #1
 8006f3e:	d505      	bpl.n	8006f4c <_fwalk_reent+0x24>
 8006f40:	6824      	ldr	r4, [r4, #0]
 8006f42:	2c00      	cmp	r4, #0
 8006f44:	d1f7      	bne.n	8006f36 <_fwalk_reent+0xe>
 8006f46:	4638      	mov	r0, r7
 8006f48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f4c:	89ab      	ldrh	r3, [r5, #12]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d907      	bls.n	8006f62 <_fwalk_reent+0x3a>
 8006f52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f56:	3301      	adds	r3, #1
 8006f58:	d003      	beq.n	8006f62 <_fwalk_reent+0x3a>
 8006f5a:	4629      	mov	r1, r5
 8006f5c:	4630      	mov	r0, r6
 8006f5e:	47c0      	blx	r8
 8006f60:	4307      	orrs	r7, r0
 8006f62:	3568      	adds	r5, #104	; 0x68
 8006f64:	e7e9      	b.n	8006f3a <_fwalk_reent+0x12>

08006f66 <__retarget_lock_init_recursive>:
 8006f66:	4770      	bx	lr

08006f68 <__retarget_lock_acquire_recursive>:
 8006f68:	4770      	bx	lr

08006f6a <__retarget_lock_release_recursive>:
 8006f6a:	4770      	bx	lr

08006f6c <__swhatbuf_r>:
 8006f6c:	b570      	push	{r4, r5, r6, lr}
 8006f6e:	460e      	mov	r6, r1
 8006f70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f74:	2900      	cmp	r1, #0
 8006f76:	b096      	sub	sp, #88	; 0x58
 8006f78:	4614      	mov	r4, r2
 8006f7a:	461d      	mov	r5, r3
 8006f7c:	da07      	bge.n	8006f8e <__swhatbuf_r+0x22>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	602b      	str	r3, [r5, #0]
 8006f82:	89b3      	ldrh	r3, [r6, #12]
 8006f84:	061a      	lsls	r2, r3, #24
 8006f86:	d410      	bmi.n	8006faa <__swhatbuf_r+0x3e>
 8006f88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006f8c:	e00e      	b.n	8006fac <__swhatbuf_r+0x40>
 8006f8e:	466a      	mov	r2, sp
 8006f90:	f000 fdba 	bl	8007b08 <_fstat_r>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	dbf2      	blt.n	8006f7e <__swhatbuf_r+0x12>
 8006f98:	9a01      	ldr	r2, [sp, #4]
 8006f9a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006f9e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006fa2:	425a      	negs	r2, r3
 8006fa4:	415a      	adcs	r2, r3
 8006fa6:	602a      	str	r2, [r5, #0]
 8006fa8:	e7ee      	b.n	8006f88 <__swhatbuf_r+0x1c>
 8006faa:	2340      	movs	r3, #64	; 0x40
 8006fac:	2000      	movs	r0, #0
 8006fae:	6023      	str	r3, [r4, #0]
 8006fb0:	b016      	add	sp, #88	; 0x58
 8006fb2:	bd70      	pop	{r4, r5, r6, pc}

08006fb4 <__smakebuf_r>:
 8006fb4:	898b      	ldrh	r3, [r1, #12]
 8006fb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006fb8:	079d      	lsls	r5, r3, #30
 8006fba:	4606      	mov	r6, r0
 8006fbc:	460c      	mov	r4, r1
 8006fbe:	d507      	bpl.n	8006fd0 <__smakebuf_r+0x1c>
 8006fc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006fc4:	6023      	str	r3, [r4, #0]
 8006fc6:	6123      	str	r3, [r4, #16]
 8006fc8:	2301      	movs	r3, #1
 8006fca:	6163      	str	r3, [r4, #20]
 8006fcc:	b002      	add	sp, #8
 8006fce:	bd70      	pop	{r4, r5, r6, pc}
 8006fd0:	ab01      	add	r3, sp, #4
 8006fd2:	466a      	mov	r2, sp
 8006fd4:	f7ff ffca 	bl	8006f6c <__swhatbuf_r>
 8006fd8:	9900      	ldr	r1, [sp, #0]
 8006fda:	4605      	mov	r5, r0
 8006fdc:	4630      	mov	r0, r6
 8006fde:	f000 f879 	bl	80070d4 <_malloc_r>
 8006fe2:	b948      	cbnz	r0, 8006ff8 <__smakebuf_r+0x44>
 8006fe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fe8:	059a      	lsls	r2, r3, #22
 8006fea:	d4ef      	bmi.n	8006fcc <__smakebuf_r+0x18>
 8006fec:	f023 0303 	bic.w	r3, r3, #3
 8006ff0:	f043 0302 	orr.w	r3, r3, #2
 8006ff4:	81a3      	strh	r3, [r4, #12]
 8006ff6:	e7e3      	b.n	8006fc0 <__smakebuf_r+0xc>
 8006ff8:	4b0d      	ldr	r3, [pc, #52]	; (8007030 <__smakebuf_r+0x7c>)
 8006ffa:	62b3      	str	r3, [r6, #40]	; 0x28
 8006ffc:	89a3      	ldrh	r3, [r4, #12]
 8006ffe:	6020      	str	r0, [r4, #0]
 8007000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007004:	81a3      	strh	r3, [r4, #12]
 8007006:	9b00      	ldr	r3, [sp, #0]
 8007008:	6163      	str	r3, [r4, #20]
 800700a:	9b01      	ldr	r3, [sp, #4]
 800700c:	6120      	str	r0, [r4, #16]
 800700e:	b15b      	cbz	r3, 8007028 <__smakebuf_r+0x74>
 8007010:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007014:	4630      	mov	r0, r6
 8007016:	f000 fd89 	bl	8007b2c <_isatty_r>
 800701a:	b128      	cbz	r0, 8007028 <__smakebuf_r+0x74>
 800701c:	89a3      	ldrh	r3, [r4, #12]
 800701e:	f023 0303 	bic.w	r3, r3, #3
 8007022:	f043 0301 	orr.w	r3, r3, #1
 8007026:	81a3      	strh	r3, [r4, #12]
 8007028:	89a0      	ldrh	r0, [r4, #12]
 800702a:	4305      	orrs	r5, r0
 800702c:	81a5      	strh	r5, [r4, #12]
 800702e:	e7cd      	b.n	8006fcc <__smakebuf_r+0x18>
 8007030:	08006dc5 	.word	0x08006dc5

08007034 <_free_r>:
 8007034:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007036:	2900      	cmp	r1, #0
 8007038:	d048      	beq.n	80070cc <_free_r+0x98>
 800703a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800703e:	9001      	str	r0, [sp, #4]
 8007040:	2b00      	cmp	r3, #0
 8007042:	f1a1 0404 	sub.w	r4, r1, #4
 8007046:	bfb8      	it	lt
 8007048:	18e4      	addlt	r4, r4, r3
 800704a:	f000 fdb9 	bl	8007bc0 <__malloc_lock>
 800704e:	4a20      	ldr	r2, [pc, #128]	; (80070d0 <_free_r+0x9c>)
 8007050:	9801      	ldr	r0, [sp, #4]
 8007052:	6813      	ldr	r3, [r2, #0]
 8007054:	4615      	mov	r5, r2
 8007056:	b933      	cbnz	r3, 8007066 <_free_r+0x32>
 8007058:	6063      	str	r3, [r4, #4]
 800705a:	6014      	str	r4, [r2, #0]
 800705c:	b003      	add	sp, #12
 800705e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007062:	f000 bdb3 	b.w	8007bcc <__malloc_unlock>
 8007066:	42a3      	cmp	r3, r4
 8007068:	d90b      	bls.n	8007082 <_free_r+0x4e>
 800706a:	6821      	ldr	r1, [r4, #0]
 800706c:	1862      	adds	r2, r4, r1
 800706e:	4293      	cmp	r3, r2
 8007070:	bf04      	itt	eq
 8007072:	681a      	ldreq	r2, [r3, #0]
 8007074:	685b      	ldreq	r3, [r3, #4]
 8007076:	6063      	str	r3, [r4, #4]
 8007078:	bf04      	itt	eq
 800707a:	1852      	addeq	r2, r2, r1
 800707c:	6022      	streq	r2, [r4, #0]
 800707e:	602c      	str	r4, [r5, #0]
 8007080:	e7ec      	b.n	800705c <_free_r+0x28>
 8007082:	461a      	mov	r2, r3
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	b10b      	cbz	r3, 800708c <_free_r+0x58>
 8007088:	42a3      	cmp	r3, r4
 800708a:	d9fa      	bls.n	8007082 <_free_r+0x4e>
 800708c:	6811      	ldr	r1, [r2, #0]
 800708e:	1855      	adds	r5, r2, r1
 8007090:	42a5      	cmp	r5, r4
 8007092:	d10b      	bne.n	80070ac <_free_r+0x78>
 8007094:	6824      	ldr	r4, [r4, #0]
 8007096:	4421      	add	r1, r4
 8007098:	1854      	adds	r4, r2, r1
 800709a:	42a3      	cmp	r3, r4
 800709c:	6011      	str	r1, [r2, #0]
 800709e:	d1dd      	bne.n	800705c <_free_r+0x28>
 80070a0:	681c      	ldr	r4, [r3, #0]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	6053      	str	r3, [r2, #4]
 80070a6:	4421      	add	r1, r4
 80070a8:	6011      	str	r1, [r2, #0]
 80070aa:	e7d7      	b.n	800705c <_free_r+0x28>
 80070ac:	d902      	bls.n	80070b4 <_free_r+0x80>
 80070ae:	230c      	movs	r3, #12
 80070b0:	6003      	str	r3, [r0, #0]
 80070b2:	e7d3      	b.n	800705c <_free_r+0x28>
 80070b4:	6825      	ldr	r5, [r4, #0]
 80070b6:	1961      	adds	r1, r4, r5
 80070b8:	428b      	cmp	r3, r1
 80070ba:	bf04      	itt	eq
 80070bc:	6819      	ldreq	r1, [r3, #0]
 80070be:	685b      	ldreq	r3, [r3, #4]
 80070c0:	6063      	str	r3, [r4, #4]
 80070c2:	bf04      	itt	eq
 80070c4:	1949      	addeq	r1, r1, r5
 80070c6:	6021      	streq	r1, [r4, #0]
 80070c8:	6054      	str	r4, [r2, #4]
 80070ca:	e7c7      	b.n	800705c <_free_r+0x28>
 80070cc:	b003      	add	sp, #12
 80070ce:	bd30      	pop	{r4, r5, pc}
 80070d0:	20000248 	.word	0x20000248

080070d4 <_malloc_r>:
 80070d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070d6:	1ccd      	adds	r5, r1, #3
 80070d8:	f025 0503 	bic.w	r5, r5, #3
 80070dc:	3508      	adds	r5, #8
 80070de:	2d0c      	cmp	r5, #12
 80070e0:	bf38      	it	cc
 80070e2:	250c      	movcc	r5, #12
 80070e4:	2d00      	cmp	r5, #0
 80070e6:	4606      	mov	r6, r0
 80070e8:	db01      	blt.n	80070ee <_malloc_r+0x1a>
 80070ea:	42a9      	cmp	r1, r5
 80070ec:	d903      	bls.n	80070f6 <_malloc_r+0x22>
 80070ee:	230c      	movs	r3, #12
 80070f0:	6033      	str	r3, [r6, #0]
 80070f2:	2000      	movs	r0, #0
 80070f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070f6:	f000 fd63 	bl	8007bc0 <__malloc_lock>
 80070fa:	4921      	ldr	r1, [pc, #132]	; (8007180 <_malloc_r+0xac>)
 80070fc:	680a      	ldr	r2, [r1, #0]
 80070fe:	4614      	mov	r4, r2
 8007100:	b99c      	cbnz	r4, 800712a <_malloc_r+0x56>
 8007102:	4f20      	ldr	r7, [pc, #128]	; (8007184 <_malloc_r+0xb0>)
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	b923      	cbnz	r3, 8007112 <_malloc_r+0x3e>
 8007108:	4621      	mov	r1, r4
 800710a:	4630      	mov	r0, r6
 800710c:	f000 fc86 	bl	8007a1c <_sbrk_r>
 8007110:	6038      	str	r0, [r7, #0]
 8007112:	4629      	mov	r1, r5
 8007114:	4630      	mov	r0, r6
 8007116:	f000 fc81 	bl	8007a1c <_sbrk_r>
 800711a:	1c43      	adds	r3, r0, #1
 800711c:	d123      	bne.n	8007166 <_malloc_r+0x92>
 800711e:	230c      	movs	r3, #12
 8007120:	6033      	str	r3, [r6, #0]
 8007122:	4630      	mov	r0, r6
 8007124:	f000 fd52 	bl	8007bcc <__malloc_unlock>
 8007128:	e7e3      	b.n	80070f2 <_malloc_r+0x1e>
 800712a:	6823      	ldr	r3, [r4, #0]
 800712c:	1b5b      	subs	r3, r3, r5
 800712e:	d417      	bmi.n	8007160 <_malloc_r+0x8c>
 8007130:	2b0b      	cmp	r3, #11
 8007132:	d903      	bls.n	800713c <_malloc_r+0x68>
 8007134:	6023      	str	r3, [r4, #0]
 8007136:	441c      	add	r4, r3
 8007138:	6025      	str	r5, [r4, #0]
 800713a:	e004      	b.n	8007146 <_malloc_r+0x72>
 800713c:	6863      	ldr	r3, [r4, #4]
 800713e:	42a2      	cmp	r2, r4
 8007140:	bf0c      	ite	eq
 8007142:	600b      	streq	r3, [r1, #0]
 8007144:	6053      	strne	r3, [r2, #4]
 8007146:	4630      	mov	r0, r6
 8007148:	f000 fd40 	bl	8007bcc <__malloc_unlock>
 800714c:	f104 000b 	add.w	r0, r4, #11
 8007150:	1d23      	adds	r3, r4, #4
 8007152:	f020 0007 	bic.w	r0, r0, #7
 8007156:	1ac2      	subs	r2, r0, r3
 8007158:	d0cc      	beq.n	80070f4 <_malloc_r+0x20>
 800715a:	1a1b      	subs	r3, r3, r0
 800715c:	50a3      	str	r3, [r4, r2]
 800715e:	e7c9      	b.n	80070f4 <_malloc_r+0x20>
 8007160:	4622      	mov	r2, r4
 8007162:	6864      	ldr	r4, [r4, #4]
 8007164:	e7cc      	b.n	8007100 <_malloc_r+0x2c>
 8007166:	1cc4      	adds	r4, r0, #3
 8007168:	f024 0403 	bic.w	r4, r4, #3
 800716c:	42a0      	cmp	r0, r4
 800716e:	d0e3      	beq.n	8007138 <_malloc_r+0x64>
 8007170:	1a21      	subs	r1, r4, r0
 8007172:	4630      	mov	r0, r6
 8007174:	f000 fc52 	bl	8007a1c <_sbrk_r>
 8007178:	3001      	adds	r0, #1
 800717a:	d1dd      	bne.n	8007138 <_malloc_r+0x64>
 800717c:	e7cf      	b.n	800711e <_malloc_r+0x4a>
 800717e:	bf00      	nop
 8007180:	20000248 	.word	0x20000248
 8007184:	2000024c 	.word	0x2000024c

08007188 <__ssputs_r>:
 8007188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800718c:	688e      	ldr	r6, [r1, #8]
 800718e:	429e      	cmp	r6, r3
 8007190:	4682      	mov	sl, r0
 8007192:	460c      	mov	r4, r1
 8007194:	4690      	mov	r8, r2
 8007196:	461f      	mov	r7, r3
 8007198:	d838      	bhi.n	800720c <__ssputs_r+0x84>
 800719a:	898a      	ldrh	r2, [r1, #12]
 800719c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80071a0:	d032      	beq.n	8007208 <__ssputs_r+0x80>
 80071a2:	6825      	ldr	r5, [r4, #0]
 80071a4:	6909      	ldr	r1, [r1, #16]
 80071a6:	eba5 0901 	sub.w	r9, r5, r1
 80071aa:	6965      	ldr	r5, [r4, #20]
 80071ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80071b0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80071b4:	3301      	adds	r3, #1
 80071b6:	444b      	add	r3, r9
 80071b8:	106d      	asrs	r5, r5, #1
 80071ba:	429d      	cmp	r5, r3
 80071bc:	bf38      	it	cc
 80071be:	461d      	movcc	r5, r3
 80071c0:	0553      	lsls	r3, r2, #21
 80071c2:	d531      	bpl.n	8007228 <__ssputs_r+0xa0>
 80071c4:	4629      	mov	r1, r5
 80071c6:	f7ff ff85 	bl	80070d4 <_malloc_r>
 80071ca:	4606      	mov	r6, r0
 80071cc:	b950      	cbnz	r0, 80071e4 <__ssputs_r+0x5c>
 80071ce:	230c      	movs	r3, #12
 80071d0:	f8ca 3000 	str.w	r3, [sl]
 80071d4:	89a3      	ldrh	r3, [r4, #12]
 80071d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80071da:	81a3      	strh	r3, [r4, #12]
 80071dc:	f04f 30ff 	mov.w	r0, #4294967295
 80071e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e4:	6921      	ldr	r1, [r4, #16]
 80071e6:	464a      	mov	r2, r9
 80071e8:	f000 fcc2 	bl	8007b70 <memcpy>
 80071ec:	89a3      	ldrh	r3, [r4, #12]
 80071ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80071f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071f6:	81a3      	strh	r3, [r4, #12]
 80071f8:	6126      	str	r6, [r4, #16]
 80071fa:	6165      	str	r5, [r4, #20]
 80071fc:	444e      	add	r6, r9
 80071fe:	eba5 0509 	sub.w	r5, r5, r9
 8007202:	6026      	str	r6, [r4, #0]
 8007204:	60a5      	str	r5, [r4, #8]
 8007206:	463e      	mov	r6, r7
 8007208:	42be      	cmp	r6, r7
 800720a:	d900      	bls.n	800720e <__ssputs_r+0x86>
 800720c:	463e      	mov	r6, r7
 800720e:	4632      	mov	r2, r6
 8007210:	6820      	ldr	r0, [r4, #0]
 8007212:	4641      	mov	r1, r8
 8007214:	f000 fcba 	bl	8007b8c <memmove>
 8007218:	68a3      	ldr	r3, [r4, #8]
 800721a:	6822      	ldr	r2, [r4, #0]
 800721c:	1b9b      	subs	r3, r3, r6
 800721e:	4432      	add	r2, r6
 8007220:	60a3      	str	r3, [r4, #8]
 8007222:	6022      	str	r2, [r4, #0]
 8007224:	2000      	movs	r0, #0
 8007226:	e7db      	b.n	80071e0 <__ssputs_r+0x58>
 8007228:	462a      	mov	r2, r5
 800722a:	f000 fcd5 	bl	8007bd8 <_realloc_r>
 800722e:	4606      	mov	r6, r0
 8007230:	2800      	cmp	r0, #0
 8007232:	d1e1      	bne.n	80071f8 <__ssputs_r+0x70>
 8007234:	6921      	ldr	r1, [r4, #16]
 8007236:	4650      	mov	r0, sl
 8007238:	f7ff fefc 	bl	8007034 <_free_r>
 800723c:	e7c7      	b.n	80071ce <__ssputs_r+0x46>
	...

08007240 <_svfiprintf_r>:
 8007240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007244:	4698      	mov	r8, r3
 8007246:	898b      	ldrh	r3, [r1, #12]
 8007248:	061b      	lsls	r3, r3, #24
 800724a:	b09d      	sub	sp, #116	; 0x74
 800724c:	4607      	mov	r7, r0
 800724e:	460d      	mov	r5, r1
 8007250:	4614      	mov	r4, r2
 8007252:	d50e      	bpl.n	8007272 <_svfiprintf_r+0x32>
 8007254:	690b      	ldr	r3, [r1, #16]
 8007256:	b963      	cbnz	r3, 8007272 <_svfiprintf_r+0x32>
 8007258:	2140      	movs	r1, #64	; 0x40
 800725a:	f7ff ff3b 	bl	80070d4 <_malloc_r>
 800725e:	6028      	str	r0, [r5, #0]
 8007260:	6128      	str	r0, [r5, #16]
 8007262:	b920      	cbnz	r0, 800726e <_svfiprintf_r+0x2e>
 8007264:	230c      	movs	r3, #12
 8007266:	603b      	str	r3, [r7, #0]
 8007268:	f04f 30ff 	mov.w	r0, #4294967295
 800726c:	e0d1      	b.n	8007412 <_svfiprintf_r+0x1d2>
 800726e:	2340      	movs	r3, #64	; 0x40
 8007270:	616b      	str	r3, [r5, #20]
 8007272:	2300      	movs	r3, #0
 8007274:	9309      	str	r3, [sp, #36]	; 0x24
 8007276:	2320      	movs	r3, #32
 8007278:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800727c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007280:	2330      	movs	r3, #48	; 0x30
 8007282:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800742c <_svfiprintf_r+0x1ec>
 8007286:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800728a:	f04f 0901 	mov.w	r9, #1
 800728e:	4623      	mov	r3, r4
 8007290:	469a      	mov	sl, r3
 8007292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007296:	b10a      	cbz	r2, 800729c <_svfiprintf_r+0x5c>
 8007298:	2a25      	cmp	r2, #37	; 0x25
 800729a:	d1f9      	bne.n	8007290 <_svfiprintf_r+0x50>
 800729c:	ebba 0b04 	subs.w	fp, sl, r4
 80072a0:	d00b      	beq.n	80072ba <_svfiprintf_r+0x7a>
 80072a2:	465b      	mov	r3, fp
 80072a4:	4622      	mov	r2, r4
 80072a6:	4629      	mov	r1, r5
 80072a8:	4638      	mov	r0, r7
 80072aa:	f7ff ff6d 	bl	8007188 <__ssputs_r>
 80072ae:	3001      	adds	r0, #1
 80072b0:	f000 80aa 	beq.w	8007408 <_svfiprintf_r+0x1c8>
 80072b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072b6:	445a      	add	r2, fp
 80072b8:	9209      	str	r2, [sp, #36]	; 0x24
 80072ba:	f89a 3000 	ldrb.w	r3, [sl]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	f000 80a2 	beq.w	8007408 <_svfiprintf_r+0x1c8>
 80072c4:	2300      	movs	r3, #0
 80072c6:	f04f 32ff 	mov.w	r2, #4294967295
 80072ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072ce:	f10a 0a01 	add.w	sl, sl, #1
 80072d2:	9304      	str	r3, [sp, #16]
 80072d4:	9307      	str	r3, [sp, #28]
 80072d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80072da:	931a      	str	r3, [sp, #104]	; 0x68
 80072dc:	4654      	mov	r4, sl
 80072de:	2205      	movs	r2, #5
 80072e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072e4:	4851      	ldr	r0, [pc, #324]	; (800742c <_svfiprintf_r+0x1ec>)
 80072e6:	f7f8 ff83 	bl	80001f0 <memchr>
 80072ea:	9a04      	ldr	r2, [sp, #16]
 80072ec:	b9d8      	cbnz	r0, 8007326 <_svfiprintf_r+0xe6>
 80072ee:	06d0      	lsls	r0, r2, #27
 80072f0:	bf44      	itt	mi
 80072f2:	2320      	movmi	r3, #32
 80072f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80072f8:	0711      	lsls	r1, r2, #28
 80072fa:	bf44      	itt	mi
 80072fc:	232b      	movmi	r3, #43	; 0x2b
 80072fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007302:	f89a 3000 	ldrb.w	r3, [sl]
 8007306:	2b2a      	cmp	r3, #42	; 0x2a
 8007308:	d015      	beq.n	8007336 <_svfiprintf_r+0xf6>
 800730a:	9a07      	ldr	r2, [sp, #28]
 800730c:	4654      	mov	r4, sl
 800730e:	2000      	movs	r0, #0
 8007310:	f04f 0c0a 	mov.w	ip, #10
 8007314:	4621      	mov	r1, r4
 8007316:	f811 3b01 	ldrb.w	r3, [r1], #1
 800731a:	3b30      	subs	r3, #48	; 0x30
 800731c:	2b09      	cmp	r3, #9
 800731e:	d94e      	bls.n	80073be <_svfiprintf_r+0x17e>
 8007320:	b1b0      	cbz	r0, 8007350 <_svfiprintf_r+0x110>
 8007322:	9207      	str	r2, [sp, #28]
 8007324:	e014      	b.n	8007350 <_svfiprintf_r+0x110>
 8007326:	eba0 0308 	sub.w	r3, r0, r8
 800732a:	fa09 f303 	lsl.w	r3, r9, r3
 800732e:	4313      	orrs	r3, r2
 8007330:	9304      	str	r3, [sp, #16]
 8007332:	46a2      	mov	sl, r4
 8007334:	e7d2      	b.n	80072dc <_svfiprintf_r+0x9c>
 8007336:	9b03      	ldr	r3, [sp, #12]
 8007338:	1d19      	adds	r1, r3, #4
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	9103      	str	r1, [sp, #12]
 800733e:	2b00      	cmp	r3, #0
 8007340:	bfbb      	ittet	lt
 8007342:	425b      	neglt	r3, r3
 8007344:	f042 0202 	orrlt.w	r2, r2, #2
 8007348:	9307      	strge	r3, [sp, #28]
 800734a:	9307      	strlt	r3, [sp, #28]
 800734c:	bfb8      	it	lt
 800734e:	9204      	strlt	r2, [sp, #16]
 8007350:	7823      	ldrb	r3, [r4, #0]
 8007352:	2b2e      	cmp	r3, #46	; 0x2e
 8007354:	d10c      	bne.n	8007370 <_svfiprintf_r+0x130>
 8007356:	7863      	ldrb	r3, [r4, #1]
 8007358:	2b2a      	cmp	r3, #42	; 0x2a
 800735a:	d135      	bne.n	80073c8 <_svfiprintf_r+0x188>
 800735c:	9b03      	ldr	r3, [sp, #12]
 800735e:	1d1a      	adds	r2, r3, #4
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	9203      	str	r2, [sp, #12]
 8007364:	2b00      	cmp	r3, #0
 8007366:	bfb8      	it	lt
 8007368:	f04f 33ff 	movlt.w	r3, #4294967295
 800736c:	3402      	adds	r4, #2
 800736e:	9305      	str	r3, [sp, #20]
 8007370:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800743c <_svfiprintf_r+0x1fc>
 8007374:	7821      	ldrb	r1, [r4, #0]
 8007376:	2203      	movs	r2, #3
 8007378:	4650      	mov	r0, sl
 800737a:	f7f8 ff39 	bl	80001f0 <memchr>
 800737e:	b140      	cbz	r0, 8007392 <_svfiprintf_r+0x152>
 8007380:	2340      	movs	r3, #64	; 0x40
 8007382:	eba0 000a 	sub.w	r0, r0, sl
 8007386:	fa03 f000 	lsl.w	r0, r3, r0
 800738a:	9b04      	ldr	r3, [sp, #16]
 800738c:	4303      	orrs	r3, r0
 800738e:	3401      	adds	r4, #1
 8007390:	9304      	str	r3, [sp, #16]
 8007392:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007396:	4826      	ldr	r0, [pc, #152]	; (8007430 <_svfiprintf_r+0x1f0>)
 8007398:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800739c:	2206      	movs	r2, #6
 800739e:	f7f8 ff27 	bl	80001f0 <memchr>
 80073a2:	2800      	cmp	r0, #0
 80073a4:	d038      	beq.n	8007418 <_svfiprintf_r+0x1d8>
 80073a6:	4b23      	ldr	r3, [pc, #140]	; (8007434 <_svfiprintf_r+0x1f4>)
 80073a8:	bb1b      	cbnz	r3, 80073f2 <_svfiprintf_r+0x1b2>
 80073aa:	9b03      	ldr	r3, [sp, #12]
 80073ac:	3307      	adds	r3, #7
 80073ae:	f023 0307 	bic.w	r3, r3, #7
 80073b2:	3308      	adds	r3, #8
 80073b4:	9303      	str	r3, [sp, #12]
 80073b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073b8:	4433      	add	r3, r6
 80073ba:	9309      	str	r3, [sp, #36]	; 0x24
 80073bc:	e767      	b.n	800728e <_svfiprintf_r+0x4e>
 80073be:	fb0c 3202 	mla	r2, ip, r2, r3
 80073c2:	460c      	mov	r4, r1
 80073c4:	2001      	movs	r0, #1
 80073c6:	e7a5      	b.n	8007314 <_svfiprintf_r+0xd4>
 80073c8:	2300      	movs	r3, #0
 80073ca:	3401      	adds	r4, #1
 80073cc:	9305      	str	r3, [sp, #20]
 80073ce:	4619      	mov	r1, r3
 80073d0:	f04f 0c0a 	mov.w	ip, #10
 80073d4:	4620      	mov	r0, r4
 80073d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073da:	3a30      	subs	r2, #48	; 0x30
 80073dc:	2a09      	cmp	r2, #9
 80073de:	d903      	bls.n	80073e8 <_svfiprintf_r+0x1a8>
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d0c5      	beq.n	8007370 <_svfiprintf_r+0x130>
 80073e4:	9105      	str	r1, [sp, #20]
 80073e6:	e7c3      	b.n	8007370 <_svfiprintf_r+0x130>
 80073e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80073ec:	4604      	mov	r4, r0
 80073ee:	2301      	movs	r3, #1
 80073f0:	e7f0      	b.n	80073d4 <_svfiprintf_r+0x194>
 80073f2:	ab03      	add	r3, sp, #12
 80073f4:	9300      	str	r3, [sp, #0]
 80073f6:	462a      	mov	r2, r5
 80073f8:	4b0f      	ldr	r3, [pc, #60]	; (8007438 <_svfiprintf_r+0x1f8>)
 80073fa:	a904      	add	r1, sp, #16
 80073fc:	4638      	mov	r0, r7
 80073fe:	f3af 8000 	nop.w
 8007402:	1c42      	adds	r2, r0, #1
 8007404:	4606      	mov	r6, r0
 8007406:	d1d6      	bne.n	80073b6 <_svfiprintf_r+0x176>
 8007408:	89ab      	ldrh	r3, [r5, #12]
 800740a:	065b      	lsls	r3, r3, #25
 800740c:	f53f af2c 	bmi.w	8007268 <_svfiprintf_r+0x28>
 8007410:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007412:	b01d      	add	sp, #116	; 0x74
 8007414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007418:	ab03      	add	r3, sp, #12
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	462a      	mov	r2, r5
 800741e:	4b06      	ldr	r3, [pc, #24]	; (8007438 <_svfiprintf_r+0x1f8>)
 8007420:	a904      	add	r1, sp, #16
 8007422:	4638      	mov	r0, r7
 8007424:	f000 f9d4 	bl	80077d0 <_printf_i>
 8007428:	e7eb      	b.n	8007402 <_svfiprintf_r+0x1c2>
 800742a:	bf00      	nop
 800742c:	08007f80 	.word	0x08007f80
 8007430:	08007f8a 	.word	0x08007f8a
 8007434:	00000000 	.word	0x00000000
 8007438:	08007189 	.word	0x08007189
 800743c:	08007f86 	.word	0x08007f86

08007440 <__sfputc_r>:
 8007440:	6893      	ldr	r3, [r2, #8]
 8007442:	3b01      	subs	r3, #1
 8007444:	2b00      	cmp	r3, #0
 8007446:	b410      	push	{r4}
 8007448:	6093      	str	r3, [r2, #8]
 800744a:	da08      	bge.n	800745e <__sfputc_r+0x1e>
 800744c:	6994      	ldr	r4, [r2, #24]
 800744e:	42a3      	cmp	r3, r4
 8007450:	db01      	blt.n	8007456 <__sfputc_r+0x16>
 8007452:	290a      	cmp	r1, #10
 8007454:	d103      	bne.n	800745e <__sfputc_r+0x1e>
 8007456:	f85d 4b04 	ldr.w	r4, [sp], #4
 800745a:	f7ff bb0d 	b.w	8006a78 <__swbuf_r>
 800745e:	6813      	ldr	r3, [r2, #0]
 8007460:	1c58      	adds	r0, r3, #1
 8007462:	6010      	str	r0, [r2, #0]
 8007464:	7019      	strb	r1, [r3, #0]
 8007466:	4608      	mov	r0, r1
 8007468:	f85d 4b04 	ldr.w	r4, [sp], #4
 800746c:	4770      	bx	lr

0800746e <__sfputs_r>:
 800746e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007470:	4606      	mov	r6, r0
 8007472:	460f      	mov	r7, r1
 8007474:	4614      	mov	r4, r2
 8007476:	18d5      	adds	r5, r2, r3
 8007478:	42ac      	cmp	r4, r5
 800747a:	d101      	bne.n	8007480 <__sfputs_r+0x12>
 800747c:	2000      	movs	r0, #0
 800747e:	e007      	b.n	8007490 <__sfputs_r+0x22>
 8007480:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007484:	463a      	mov	r2, r7
 8007486:	4630      	mov	r0, r6
 8007488:	f7ff ffda 	bl	8007440 <__sfputc_r>
 800748c:	1c43      	adds	r3, r0, #1
 800748e:	d1f3      	bne.n	8007478 <__sfputs_r+0xa>
 8007490:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007494 <_vfiprintf_r>:
 8007494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007498:	460d      	mov	r5, r1
 800749a:	b09d      	sub	sp, #116	; 0x74
 800749c:	4614      	mov	r4, r2
 800749e:	4698      	mov	r8, r3
 80074a0:	4606      	mov	r6, r0
 80074a2:	b118      	cbz	r0, 80074ac <_vfiprintf_r+0x18>
 80074a4:	6983      	ldr	r3, [r0, #24]
 80074a6:	b90b      	cbnz	r3, 80074ac <_vfiprintf_r+0x18>
 80074a8:	f7ff fcc0 	bl	8006e2c <__sinit>
 80074ac:	4b89      	ldr	r3, [pc, #548]	; (80076d4 <_vfiprintf_r+0x240>)
 80074ae:	429d      	cmp	r5, r3
 80074b0:	d11b      	bne.n	80074ea <_vfiprintf_r+0x56>
 80074b2:	6875      	ldr	r5, [r6, #4]
 80074b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074b6:	07d9      	lsls	r1, r3, #31
 80074b8:	d405      	bmi.n	80074c6 <_vfiprintf_r+0x32>
 80074ba:	89ab      	ldrh	r3, [r5, #12]
 80074bc:	059a      	lsls	r2, r3, #22
 80074be:	d402      	bmi.n	80074c6 <_vfiprintf_r+0x32>
 80074c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074c2:	f7ff fd51 	bl	8006f68 <__retarget_lock_acquire_recursive>
 80074c6:	89ab      	ldrh	r3, [r5, #12]
 80074c8:	071b      	lsls	r3, r3, #28
 80074ca:	d501      	bpl.n	80074d0 <_vfiprintf_r+0x3c>
 80074cc:	692b      	ldr	r3, [r5, #16]
 80074ce:	b9eb      	cbnz	r3, 800750c <_vfiprintf_r+0x78>
 80074d0:	4629      	mov	r1, r5
 80074d2:	4630      	mov	r0, r6
 80074d4:	f7ff fb22 	bl	8006b1c <__swsetup_r>
 80074d8:	b1c0      	cbz	r0, 800750c <_vfiprintf_r+0x78>
 80074da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074dc:	07dc      	lsls	r4, r3, #31
 80074de:	d50e      	bpl.n	80074fe <_vfiprintf_r+0x6a>
 80074e0:	f04f 30ff 	mov.w	r0, #4294967295
 80074e4:	b01d      	add	sp, #116	; 0x74
 80074e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074ea:	4b7b      	ldr	r3, [pc, #492]	; (80076d8 <_vfiprintf_r+0x244>)
 80074ec:	429d      	cmp	r5, r3
 80074ee:	d101      	bne.n	80074f4 <_vfiprintf_r+0x60>
 80074f0:	68b5      	ldr	r5, [r6, #8]
 80074f2:	e7df      	b.n	80074b4 <_vfiprintf_r+0x20>
 80074f4:	4b79      	ldr	r3, [pc, #484]	; (80076dc <_vfiprintf_r+0x248>)
 80074f6:	429d      	cmp	r5, r3
 80074f8:	bf08      	it	eq
 80074fa:	68f5      	ldreq	r5, [r6, #12]
 80074fc:	e7da      	b.n	80074b4 <_vfiprintf_r+0x20>
 80074fe:	89ab      	ldrh	r3, [r5, #12]
 8007500:	0598      	lsls	r0, r3, #22
 8007502:	d4ed      	bmi.n	80074e0 <_vfiprintf_r+0x4c>
 8007504:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007506:	f7ff fd30 	bl	8006f6a <__retarget_lock_release_recursive>
 800750a:	e7e9      	b.n	80074e0 <_vfiprintf_r+0x4c>
 800750c:	2300      	movs	r3, #0
 800750e:	9309      	str	r3, [sp, #36]	; 0x24
 8007510:	2320      	movs	r3, #32
 8007512:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007516:	f8cd 800c 	str.w	r8, [sp, #12]
 800751a:	2330      	movs	r3, #48	; 0x30
 800751c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80076e0 <_vfiprintf_r+0x24c>
 8007520:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007524:	f04f 0901 	mov.w	r9, #1
 8007528:	4623      	mov	r3, r4
 800752a:	469a      	mov	sl, r3
 800752c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007530:	b10a      	cbz	r2, 8007536 <_vfiprintf_r+0xa2>
 8007532:	2a25      	cmp	r2, #37	; 0x25
 8007534:	d1f9      	bne.n	800752a <_vfiprintf_r+0x96>
 8007536:	ebba 0b04 	subs.w	fp, sl, r4
 800753a:	d00b      	beq.n	8007554 <_vfiprintf_r+0xc0>
 800753c:	465b      	mov	r3, fp
 800753e:	4622      	mov	r2, r4
 8007540:	4629      	mov	r1, r5
 8007542:	4630      	mov	r0, r6
 8007544:	f7ff ff93 	bl	800746e <__sfputs_r>
 8007548:	3001      	adds	r0, #1
 800754a:	f000 80aa 	beq.w	80076a2 <_vfiprintf_r+0x20e>
 800754e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007550:	445a      	add	r2, fp
 8007552:	9209      	str	r2, [sp, #36]	; 0x24
 8007554:	f89a 3000 	ldrb.w	r3, [sl]
 8007558:	2b00      	cmp	r3, #0
 800755a:	f000 80a2 	beq.w	80076a2 <_vfiprintf_r+0x20e>
 800755e:	2300      	movs	r3, #0
 8007560:	f04f 32ff 	mov.w	r2, #4294967295
 8007564:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007568:	f10a 0a01 	add.w	sl, sl, #1
 800756c:	9304      	str	r3, [sp, #16]
 800756e:	9307      	str	r3, [sp, #28]
 8007570:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007574:	931a      	str	r3, [sp, #104]	; 0x68
 8007576:	4654      	mov	r4, sl
 8007578:	2205      	movs	r2, #5
 800757a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800757e:	4858      	ldr	r0, [pc, #352]	; (80076e0 <_vfiprintf_r+0x24c>)
 8007580:	f7f8 fe36 	bl	80001f0 <memchr>
 8007584:	9a04      	ldr	r2, [sp, #16]
 8007586:	b9d8      	cbnz	r0, 80075c0 <_vfiprintf_r+0x12c>
 8007588:	06d1      	lsls	r1, r2, #27
 800758a:	bf44      	itt	mi
 800758c:	2320      	movmi	r3, #32
 800758e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007592:	0713      	lsls	r3, r2, #28
 8007594:	bf44      	itt	mi
 8007596:	232b      	movmi	r3, #43	; 0x2b
 8007598:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800759c:	f89a 3000 	ldrb.w	r3, [sl]
 80075a0:	2b2a      	cmp	r3, #42	; 0x2a
 80075a2:	d015      	beq.n	80075d0 <_vfiprintf_r+0x13c>
 80075a4:	9a07      	ldr	r2, [sp, #28]
 80075a6:	4654      	mov	r4, sl
 80075a8:	2000      	movs	r0, #0
 80075aa:	f04f 0c0a 	mov.w	ip, #10
 80075ae:	4621      	mov	r1, r4
 80075b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075b4:	3b30      	subs	r3, #48	; 0x30
 80075b6:	2b09      	cmp	r3, #9
 80075b8:	d94e      	bls.n	8007658 <_vfiprintf_r+0x1c4>
 80075ba:	b1b0      	cbz	r0, 80075ea <_vfiprintf_r+0x156>
 80075bc:	9207      	str	r2, [sp, #28]
 80075be:	e014      	b.n	80075ea <_vfiprintf_r+0x156>
 80075c0:	eba0 0308 	sub.w	r3, r0, r8
 80075c4:	fa09 f303 	lsl.w	r3, r9, r3
 80075c8:	4313      	orrs	r3, r2
 80075ca:	9304      	str	r3, [sp, #16]
 80075cc:	46a2      	mov	sl, r4
 80075ce:	e7d2      	b.n	8007576 <_vfiprintf_r+0xe2>
 80075d0:	9b03      	ldr	r3, [sp, #12]
 80075d2:	1d19      	adds	r1, r3, #4
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	9103      	str	r1, [sp, #12]
 80075d8:	2b00      	cmp	r3, #0
 80075da:	bfbb      	ittet	lt
 80075dc:	425b      	neglt	r3, r3
 80075de:	f042 0202 	orrlt.w	r2, r2, #2
 80075e2:	9307      	strge	r3, [sp, #28]
 80075e4:	9307      	strlt	r3, [sp, #28]
 80075e6:	bfb8      	it	lt
 80075e8:	9204      	strlt	r2, [sp, #16]
 80075ea:	7823      	ldrb	r3, [r4, #0]
 80075ec:	2b2e      	cmp	r3, #46	; 0x2e
 80075ee:	d10c      	bne.n	800760a <_vfiprintf_r+0x176>
 80075f0:	7863      	ldrb	r3, [r4, #1]
 80075f2:	2b2a      	cmp	r3, #42	; 0x2a
 80075f4:	d135      	bne.n	8007662 <_vfiprintf_r+0x1ce>
 80075f6:	9b03      	ldr	r3, [sp, #12]
 80075f8:	1d1a      	adds	r2, r3, #4
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	9203      	str	r2, [sp, #12]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	bfb8      	it	lt
 8007602:	f04f 33ff 	movlt.w	r3, #4294967295
 8007606:	3402      	adds	r4, #2
 8007608:	9305      	str	r3, [sp, #20]
 800760a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80076f0 <_vfiprintf_r+0x25c>
 800760e:	7821      	ldrb	r1, [r4, #0]
 8007610:	2203      	movs	r2, #3
 8007612:	4650      	mov	r0, sl
 8007614:	f7f8 fdec 	bl	80001f0 <memchr>
 8007618:	b140      	cbz	r0, 800762c <_vfiprintf_r+0x198>
 800761a:	2340      	movs	r3, #64	; 0x40
 800761c:	eba0 000a 	sub.w	r0, r0, sl
 8007620:	fa03 f000 	lsl.w	r0, r3, r0
 8007624:	9b04      	ldr	r3, [sp, #16]
 8007626:	4303      	orrs	r3, r0
 8007628:	3401      	adds	r4, #1
 800762a:	9304      	str	r3, [sp, #16]
 800762c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007630:	482c      	ldr	r0, [pc, #176]	; (80076e4 <_vfiprintf_r+0x250>)
 8007632:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007636:	2206      	movs	r2, #6
 8007638:	f7f8 fdda 	bl	80001f0 <memchr>
 800763c:	2800      	cmp	r0, #0
 800763e:	d03f      	beq.n	80076c0 <_vfiprintf_r+0x22c>
 8007640:	4b29      	ldr	r3, [pc, #164]	; (80076e8 <_vfiprintf_r+0x254>)
 8007642:	bb1b      	cbnz	r3, 800768c <_vfiprintf_r+0x1f8>
 8007644:	9b03      	ldr	r3, [sp, #12]
 8007646:	3307      	adds	r3, #7
 8007648:	f023 0307 	bic.w	r3, r3, #7
 800764c:	3308      	adds	r3, #8
 800764e:	9303      	str	r3, [sp, #12]
 8007650:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007652:	443b      	add	r3, r7
 8007654:	9309      	str	r3, [sp, #36]	; 0x24
 8007656:	e767      	b.n	8007528 <_vfiprintf_r+0x94>
 8007658:	fb0c 3202 	mla	r2, ip, r2, r3
 800765c:	460c      	mov	r4, r1
 800765e:	2001      	movs	r0, #1
 8007660:	e7a5      	b.n	80075ae <_vfiprintf_r+0x11a>
 8007662:	2300      	movs	r3, #0
 8007664:	3401      	adds	r4, #1
 8007666:	9305      	str	r3, [sp, #20]
 8007668:	4619      	mov	r1, r3
 800766a:	f04f 0c0a 	mov.w	ip, #10
 800766e:	4620      	mov	r0, r4
 8007670:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007674:	3a30      	subs	r2, #48	; 0x30
 8007676:	2a09      	cmp	r2, #9
 8007678:	d903      	bls.n	8007682 <_vfiprintf_r+0x1ee>
 800767a:	2b00      	cmp	r3, #0
 800767c:	d0c5      	beq.n	800760a <_vfiprintf_r+0x176>
 800767e:	9105      	str	r1, [sp, #20]
 8007680:	e7c3      	b.n	800760a <_vfiprintf_r+0x176>
 8007682:	fb0c 2101 	mla	r1, ip, r1, r2
 8007686:	4604      	mov	r4, r0
 8007688:	2301      	movs	r3, #1
 800768a:	e7f0      	b.n	800766e <_vfiprintf_r+0x1da>
 800768c:	ab03      	add	r3, sp, #12
 800768e:	9300      	str	r3, [sp, #0]
 8007690:	462a      	mov	r2, r5
 8007692:	4b16      	ldr	r3, [pc, #88]	; (80076ec <_vfiprintf_r+0x258>)
 8007694:	a904      	add	r1, sp, #16
 8007696:	4630      	mov	r0, r6
 8007698:	f3af 8000 	nop.w
 800769c:	4607      	mov	r7, r0
 800769e:	1c78      	adds	r0, r7, #1
 80076a0:	d1d6      	bne.n	8007650 <_vfiprintf_r+0x1bc>
 80076a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80076a4:	07d9      	lsls	r1, r3, #31
 80076a6:	d405      	bmi.n	80076b4 <_vfiprintf_r+0x220>
 80076a8:	89ab      	ldrh	r3, [r5, #12]
 80076aa:	059a      	lsls	r2, r3, #22
 80076ac:	d402      	bmi.n	80076b4 <_vfiprintf_r+0x220>
 80076ae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80076b0:	f7ff fc5b 	bl	8006f6a <__retarget_lock_release_recursive>
 80076b4:	89ab      	ldrh	r3, [r5, #12]
 80076b6:	065b      	lsls	r3, r3, #25
 80076b8:	f53f af12 	bmi.w	80074e0 <_vfiprintf_r+0x4c>
 80076bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076be:	e711      	b.n	80074e4 <_vfiprintf_r+0x50>
 80076c0:	ab03      	add	r3, sp, #12
 80076c2:	9300      	str	r3, [sp, #0]
 80076c4:	462a      	mov	r2, r5
 80076c6:	4b09      	ldr	r3, [pc, #36]	; (80076ec <_vfiprintf_r+0x258>)
 80076c8:	a904      	add	r1, sp, #16
 80076ca:	4630      	mov	r0, r6
 80076cc:	f000 f880 	bl	80077d0 <_printf_i>
 80076d0:	e7e4      	b.n	800769c <_vfiprintf_r+0x208>
 80076d2:	bf00      	nop
 80076d4:	08007f40 	.word	0x08007f40
 80076d8:	08007f60 	.word	0x08007f60
 80076dc:	08007f20 	.word	0x08007f20
 80076e0:	08007f80 	.word	0x08007f80
 80076e4:	08007f8a 	.word	0x08007f8a
 80076e8:	00000000 	.word	0x00000000
 80076ec:	0800746f 	.word	0x0800746f
 80076f0:	08007f86 	.word	0x08007f86

080076f4 <_printf_common>:
 80076f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076f8:	4616      	mov	r6, r2
 80076fa:	4699      	mov	r9, r3
 80076fc:	688a      	ldr	r2, [r1, #8]
 80076fe:	690b      	ldr	r3, [r1, #16]
 8007700:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007704:	4293      	cmp	r3, r2
 8007706:	bfb8      	it	lt
 8007708:	4613      	movlt	r3, r2
 800770a:	6033      	str	r3, [r6, #0]
 800770c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007710:	4607      	mov	r7, r0
 8007712:	460c      	mov	r4, r1
 8007714:	b10a      	cbz	r2, 800771a <_printf_common+0x26>
 8007716:	3301      	adds	r3, #1
 8007718:	6033      	str	r3, [r6, #0]
 800771a:	6823      	ldr	r3, [r4, #0]
 800771c:	0699      	lsls	r1, r3, #26
 800771e:	bf42      	ittt	mi
 8007720:	6833      	ldrmi	r3, [r6, #0]
 8007722:	3302      	addmi	r3, #2
 8007724:	6033      	strmi	r3, [r6, #0]
 8007726:	6825      	ldr	r5, [r4, #0]
 8007728:	f015 0506 	ands.w	r5, r5, #6
 800772c:	d106      	bne.n	800773c <_printf_common+0x48>
 800772e:	f104 0a19 	add.w	sl, r4, #25
 8007732:	68e3      	ldr	r3, [r4, #12]
 8007734:	6832      	ldr	r2, [r6, #0]
 8007736:	1a9b      	subs	r3, r3, r2
 8007738:	42ab      	cmp	r3, r5
 800773a:	dc26      	bgt.n	800778a <_printf_common+0x96>
 800773c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007740:	1e13      	subs	r3, r2, #0
 8007742:	6822      	ldr	r2, [r4, #0]
 8007744:	bf18      	it	ne
 8007746:	2301      	movne	r3, #1
 8007748:	0692      	lsls	r2, r2, #26
 800774a:	d42b      	bmi.n	80077a4 <_printf_common+0xb0>
 800774c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007750:	4649      	mov	r1, r9
 8007752:	4638      	mov	r0, r7
 8007754:	47c0      	blx	r8
 8007756:	3001      	adds	r0, #1
 8007758:	d01e      	beq.n	8007798 <_printf_common+0xa4>
 800775a:	6823      	ldr	r3, [r4, #0]
 800775c:	68e5      	ldr	r5, [r4, #12]
 800775e:	6832      	ldr	r2, [r6, #0]
 8007760:	f003 0306 	and.w	r3, r3, #6
 8007764:	2b04      	cmp	r3, #4
 8007766:	bf08      	it	eq
 8007768:	1aad      	subeq	r5, r5, r2
 800776a:	68a3      	ldr	r3, [r4, #8]
 800776c:	6922      	ldr	r2, [r4, #16]
 800776e:	bf0c      	ite	eq
 8007770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007774:	2500      	movne	r5, #0
 8007776:	4293      	cmp	r3, r2
 8007778:	bfc4      	itt	gt
 800777a:	1a9b      	subgt	r3, r3, r2
 800777c:	18ed      	addgt	r5, r5, r3
 800777e:	2600      	movs	r6, #0
 8007780:	341a      	adds	r4, #26
 8007782:	42b5      	cmp	r5, r6
 8007784:	d11a      	bne.n	80077bc <_printf_common+0xc8>
 8007786:	2000      	movs	r0, #0
 8007788:	e008      	b.n	800779c <_printf_common+0xa8>
 800778a:	2301      	movs	r3, #1
 800778c:	4652      	mov	r2, sl
 800778e:	4649      	mov	r1, r9
 8007790:	4638      	mov	r0, r7
 8007792:	47c0      	blx	r8
 8007794:	3001      	adds	r0, #1
 8007796:	d103      	bne.n	80077a0 <_printf_common+0xac>
 8007798:	f04f 30ff 	mov.w	r0, #4294967295
 800779c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077a0:	3501      	adds	r5, #1
 80077a2:	e7c6      	b.n	8007732 <_printf_common+0x3e>
 80077a4:	18e1      	adds	r1, r4, r3
 80077a6:	1c5a      	adds	r2, r3, #1
 80077a8:	2030      	movs	r0, #48	; 0x30
 80077aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80077ae:	4422      	add	r2, r4
 80077b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80077b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80077b8:	3302      	adds	r3, #2
 80077ba:	e7c7      	b.n	800774c <_printf_common+0x58>
 80077bc:	2301      	movs	r3, #1
 80077be:	4622      	mov	r2, r4
 80077c0:	4649      	mov	r1, r9
 80077c2:	4638      	mov	r0, r7
 80077c4:	47c0      	blx	r8
 80077c6:	3001      	adds	r0, #1
 80077c8:	d0e6      	beq.n	8007798 <_printf_common+0xa4>
 80077ca:	3601      	adds	r6, #1
 80077cc:	e7d9      	b.n	8007782 <_printf_common+0x8e>
	...

080077d0 <_printf_i>:
 80077d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077d4:	460c      	mov	r4, r1
 80077d6:	4691      	mov	r9, r2
 80077d8:	7e27      	ldrb	r7, [r4, #24]
 80077da:	990c      	ldr	r1, [sp, #48]	; 0x30
 80077dc:	2f78      	cmp	r7, #120	; 0x78
 80077de:	4680      	mov	r8, r0
 80077e0:	469a      	mov	sl, r3
 80077e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80077e6:	d807      	bhi.n	80077f8 <_printf_i+0x28>
 80077e8:	2f62      	cmp	r7, #98	; 0x62
 80077ea:	d80a      	bhi.n	8007802 <_printf_i+0x32>
 80077ec:	2f00      	cmp	r7, #0
 80077ee:	f000 80d8 	beq.w	80079a2 <_printf_i+0x1d2>
 80077f2:	2f58      	cmp	r7, #88	; 0x58
 80077f4:	f000 80a3 	beq.w	800793e <_printf_i+0x16e>
 80077f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80077fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007800:	e03a      	b.n	8007878 <_printf_i+0xa8>
 8007802:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007806:	2b15      	cmp	r3, #21
 8007808:	d8f6      	bhi.n	80077f8 <_printf_i+0x28>
 800780a:	a001      	add	r0, pc, #4	; (adr r0, 8007810 <_printf_i+0x40>)
 800780c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007810:	08007869 	.word	0x08007869
 8007814:	0800787d 	.word	0x0800787d
 8007818:	080077f9 	.word	0x080077f9
 800781c:	080077f9 	.word	0x080077f9
 8007820:	080077f9 	.word	0x080077f9
 8007824:	080077f9 	.word	0x080077f9
 8007828:	0800787d 	.word	0x0800787d
 800782c:	080077f9 	.word	0x080077f9
 8007830:	080077f9 	.word	0x080077f9
 8007834:	080077f9 	.word	0x080077f9
 8007838:	080077f9 	.word	0x080077f9
 800783c:	08007989 	.word	0x08007989
 8007840:	080078ad 	.word	0x080078ad
 8007844:	0800796b 	.word	0x0800796b
 8007848:	080077f9 	.word	0x080077f9
 800784c:	080077f9 	.word	0x080077f9
 8007850:	080079ab 	.word	0x080079ab
 8007854:	080077f9 	.word	0x080077f9
 8007858:	080078ad 	.word	0x080078ad
 800785c:	080077f9 	.word	0x080077f9
 8007860:	080077f9 	.word	0x080077f9
 8007864:	08007973 	.word	0x08007973
 8007868:	680b      	ldr	r3, [r1, #0]
 800786a:	1d1a      	adds	r2, r3, #4
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	600a      	str	r2, [r1, #0]
 8007870:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007874:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007878:	2301      	movs	r3, #1
 800787a:	e0a3      	b.n	80079c4 <_printf_i+0x1f4>
 800787c:	6825      	ldr	r5, [r4, #0]
 800787e:	6808      	ldr	r0, [r1, #0]
 8007880:	062e      	lsls	r6, r5, #24
 8007882:	f100 0304 	add.w	r3, r0, #4
 8007886:	d50a      	bpl.n	800789e <_printf_i+0xce>
 8007888:	6805      	ldr	r5, [r0, #0]
 800788a:	600b      	str	r3, [r1, #0]
 800788c:	2d00      	cmp	r5, #0
 800788e:	da03      	bge.n	8007898 <_printf_i+0xc8>
 8007890:	232d      	movs	r3, #45	; 0x2d
 8007892:	426d      	negs	r5, r5
 8007894:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007898:	485e      	ldr	r0, [pc, #376]	; (8007a14 <_printf_i+0x244>)
 800789a:	230a      	movs	r3, #10
 800789c:	e019      	b.n	80078d2 <_printf_i+0x102>
 800789e:	f015 0f40 	tst.w	r5, #64	; 0x40
 80078a2:	6805      	ldr	r5, [r0, #0]
 80078a4:	600b      	str	r3, [r1, #0]
 80078a6:	bf18      	it	ne
 80078a8:	b22d      	sxthne	r5, r5
 80078aa:	e7ef      	b.n	800788c <_printf_i+0xbc>
 80078ac:	680b      	ldr	r3, [r1, #0]
 80078ae:	6825      	ldr	r5, [r4, #0]
 80078b0:	1d18      	adds	r0, r3, #4
 80078b2:	6008      	str	r0, [r1, #0]
 80078b4:	0628      	lsls	r0, r5, #24
 80078b6:	d501      	bpl.n	80078bc <_printf_i+0xec>
 80078b8:	681d      	ldr	r5, [r3, #0]
 80078ba:	e002      	b.n	80078c2 <_printf_i+0xf2>
 80078bc:	0669      	lsls	r1, r5, #25
 80078be:	d5fb      	bpl.n	80078b8 <_printf_i+0xe8>
 80078c0:	881d      	ldrh	r5, [r3, #0]
 80078c2:	4854      	ldr	r0, [pc, #336]	; (8007a14 <_printf_i+0x244>)
 80078c4:	2f6f      	cmp	r7, #111	; 0x6f
 80078c6:	bf0c      	ite	eq
 80078c8:	2308      	moveq	r3, #8
 80078ca:	230a      	movne	r3, #10
 80078cc:	2100      	movs	r1, #0
 80078ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80078d2:	6866      	ldr	r6, [r4, #4]
 80078d4:	60a6      	str	r6, [r4, #8]
 80078d6:	2e00      	cmp	r6, #0
 80078d8:	bfa2      	ittt	ge
 80078da:	6821      	ldrge	r1, [r4, #0]
 80078dc:	f021 0104 	bicge.w	r1, r1, #4
 80078e0:	6021      	strge	r1, [r4, #0]
 80078e2:	b90d      	cbnz	r5, 80078e8 <_printf_i+0x118>
 80078e4:	2e00      	cmp	r6, #0
 80078e6:	d04d      	beq.n	8007984 <_printf_i+0x1b4>
 80078e8:	4616      	mov	r6, r2
 80078ea:	fbb5 f1f3 	udiv	r1, r5, r3
 80078ee:	fb03 5711 	mls	r7, r3, r1, r5
 80078f2:	5dc7      	ldrb	r7, [r0, r7]
 80078f4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80078f8:	462f      	mov	r7, r5
 80078fa:	42bb      	cmp	r3, r7
 80078fc:	460d      	mov	r5, r1
 80078fe:	d9f4      	bls.n	80078ea <_printf_i+0x11a>
 8007900:	2b08      	cmp	r3, #8
 8007902:	d10b      	bne.n	800791c <_printf_i+0x14c>
 8007904:	6823      	ldr	r3, [r4, #0]
 8007906:	07df      	lsls	r7, r3, #31
 8007908:	d508      	bpl.n	800791c <_printf_i+0x14c>
 800790a:	6923      	ldr	r3, [r4, #16]
 800790c:	6861      	ldr	r1, [r4, #4]
 800790e:	4299      	cmp	r1, r3
 8007910:	bfde      	ittt	le
 8007912:	2330      	movle	r3, #48	; 0x30
 8007914:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007918:	f106 36ff 	addle.w	r6, r6, #4294967295
 800791c:	1b92      	subs	r2, r2, r6
 800791e:	6122      	str	r2, [r4, #16]
 8007920:	f8cd a000 	str.w	sl, [sp]
 8007924:	464b      	mov	r3, r9
 8007926:	aa03      	add	r2, sp, #12
 8007928:	4621      	mov	r1, r4
 800792a:	4640      	mov	r0, r8
 800792c:	f7ff fee2 	bl	80076f4 <_printf_common>
 8007930:	3001      	adds	r0, #1
 8007932:	d14c      	bne.n	80079ce <_printf_i+0x1fe>
 8007934:	f04f 30ff 	mov.w	r0, #4294967295
 8007938:	b004      	add	sp, #16
 800793a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800793e:	4835      	ldr	r0, [pc, #212]	; (8007a14 <_printf_i+0x244>)
 8007940:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007944:	6823      	ldr	r3, [r4, #0]
 8007946:	680e      	ldr	r6, [r1, #0]
 8007948:	061f      	lsls	r7, r3, #24
 800794a:	f856 5b04 	ldr.w	r5, [r6], #4
 800794e:	600e      	str	r6, [r1, #0]
 8007950:	d514      	bpl.n	800797c <_printf_i+0x1ac>
 8007952:	07d9      	lsls	r1, r3, #31
 8007954:	bf44      	itt	mi
 8007956:	f043 0320 	orrmi.w	r3, r3, #32
 800795a:	6023      	strmi	r3, [r4, #0]
 800795c:	b91d      	cbnz	r5, 8007966 <_printf_i+0x196>
 800795e:	6823      	ldr	r3, [r4, #0]
 8007960:	f023 0320 	bic.w	r3, r3, #32
 8007964:	6023      	str	r3, [r4, #0]
 8007966:	2310      	movs	r3, #16
 8007968:	e7b0      	b.n	80078cc <_printf_i+0xfc>
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	f043 0320 	orr.w	r3, r3, #32
 8007970:	6023      	str	r3, [r4, #0]
 8007972:	2378      	movs	r3, #120	; 0x78
 8007974:	4828      	ldr	r0, [pc, #160]	; (8007a18 <_printf_i+0x248>)
 8007976:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800797a:	e7e3      	b.n	8007944 <_printf_i+0x174>
 800797c:	065e      	lsls	r6, r3, #25
 800797e:	bf48      	it	mi
 8007980:	b2ad      	uxthmi	r5, r5
 8007982:	e7e6      	b.n	8007952 <_printf_i+0x182>
 8007984:	4616      	mov	r6, r2
 8007986:	e7bb      	b.n	8007900 <_printf_i+0x130>
 8007988:	680b      	ldr	r3, [r1, #0]
 800798a:	6826      	ldr	r6, [r4, #0]
 800798c:	6960      	ldr	r0, [r4, #20]
 800798e:	1d1d      	adds	r5, r3, #4
 8007990:	600d      	str	r5, [r1, #0]
 8007992:	0635      	lsls	r5, r6, #24
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	d501      	bpl.n	800799c <_printf_i+0x1cc>
 8007998:	6018      	str	r0, [r3, #0]
 800799a:	e002      	b.n	80079a2 <_printf_i+0x1d2>
 800799c:	0671      	lsls	r1, r6, #25
 800799e:	d5fb      	bpl.n	8007998 <_printf_i+0x1c8>
 80079a0:	8018      	strh	r0, [r3, #0]
 80079a2:	2300      	movs	r3, #0
 80079a4:	6123      	str	r3, [r4, #16]
 80079a6:	4616      	mov	r6, r2
 80079a8:	e7ba      	b.n	8007920 <_printf_i+0x150>
 80079aa:	680b      	ldr	r3, [r1, #0]
 80079ac:	1d1a      	adds	r2, r3, #4
 80079ae:	600a      	str	r2, [r1, #0]
 80079b0:	681e      	ldr	r6, [r3, #0]
 80079b2:	6862      	ldr	r2, [r4, #4]
 80079b4:	2100      	movs	r1, #0
 80079b6:	4630      	mov	r0, r6
 80079b8:	f7f8 fc1a 	bl	80001f0 <memchr>
 80079bc:	b108      	cbz	r0, 80079c2 <_printf_i+0x1f2>
 80079be:	1b80      	subs	r0, r0, r6
 80079c0:	6060      	str	r0, [r4, #4]
 80079c2:	6863      	ldr	r3, [r4, #4]
 80079c4:	6123      	str	r3, [r4, #16]
 80079c6:	2300      	movs	r3, #0
 80079c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079cc:	e7a8      	b.n	8007920 <_printf_i+0x150>
 80079ce:	6923      	ldr	r3, [r4, #16]
 80079d0:	4632      	mov	r2, r6
 80079d2:	4649      	mov	r1, r9
 80079d4:	4640      	mov	r0, r8
 80079d6:	47d0      	blx	sl
 80079d8:	3001      	adds	r0, #1
 80079da:	d0ab      	beq.n	8007934 <_printf_i+0x164>
 80079dc:	6823      	ldr	r3, [r4, #0]
 80079de:	079b      	lsls	r3, r3, #30
 80079e0:	d413      	bmi.n	8007a0a <_printf_i+0x23a>
 80079e2:	68e0      	ldr	r0, [r4, #12]
 80079e4:	9b03      	ldr	r3, [sp, #12]
 80079e6:	4298      	cmp	r0, r3
 80079e8:	bfb8      	it	lt
 80079ea:	4618      	movlt	r0, r3
 80079ec:	e7a4      	b.n	8007938 <_printf_i+0x168>
 80079ee:	2301      	movs	r3, #1
 80079f0:	4632      	mov	r2, r6
 80079f2:	4649      	mov	r1, r9
 80079f4:	4640      	mov	r0, r8
 80079f6:	47d0      	blx	sl
 80079f8:	3001      	adds	r0, #1
 80079fa:	d09b      	beq.n	8007934 <_printf_i+0x164>
 80079fc:	3501      	adds	r5, #1
 80079fe:	68e3      	ldr	r3, [r4, #12]
 8007a00:	9903      	ldr	r1, [sp, #12]
 8007a02:	1a5b      	subs	r3, r3, r1
 8007a04:	42ab      	cmp	r3, r5
 8007a06:	dcf2      	bgt.n	80079ee <_printf_i+0x21e>
 8007a08:	e7eb      	b.n	80079e2 <_printf_i+0x212>
 8007a0a:	2500      	movs	r5, #0
 8007a0c:	f104 0619 	add.w	r6, r4, #25
 8007a10:	e7f5      	b.n	80079fe <_printf_i+0x22e>
 8007a12:	bf00      	nop
 8007a14:	08007f91 	.word	0x08007f91
 8007a18:	08007fa2 	.word	0x08007fa2

08007a1c <_sbrk_r>:
 8007a1c:	b538      	push	{r3, r4, r5, lr}
 8007a1e:	4d06      	ldr	r5, [pc, #24]	; (8007a38 <_sbrk_r+0x1c>)
 8007a20:	2300      	movs	r3, #0
 8007a22:	4604      	mov	r4, r0
 8007a24:	4608      	mov	r0, r1
 8007a26:	602b      	str	r3, [r5, #0]
 8007a28:	f7f8 ffb4 	bl	8000994 <_sbrk>
 8007a2c:	1c43      	adds	r3, r0, #1
 8007a2e:	d102      	bne.n	8007a36 <_sbrk_r+0x1a>
 8007a30:	682b      	ldr	r3, [r5, #0]
 8007a32:	b103      	cbz	r3, 8007a36 <_sbrk_r+0x1a>
 8007a34:	6023      	str	r3, [r4, #0]
 8007a36:	bd38      	pop	{r3, r4, r5, pc}
 8007a38:	200006b8 	.word	0x200006b8

08007a3c <__sread>:
 8007a3c:	b510      	push	{r4, lr}
 8007a3e:	460c      	mov	r4, r1
 8007a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a44:	f000 f8ee 	bl	8007c24 <_read_r>
 8007a48:	2800      	cmp	r0, #0
 8007a4a:	bfab      	itete	ge
 8007a4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007a4e:	89a3      	ldrhlt	r3, [r4, #12]
 8007a50:	181b      	addge	r3, r3, r0
 8007a52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007a56:	bfac      	ite	ge
 8007a58:	6563      	strge	r3, [r4, #84]	; 0x54
 8007a5a:	81a3      	strhlt	r3, [r4, #12]
 8007a5c:	bd10      	pop	{r4, pc}

08007a5e <__swrite>:
 8007a5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a62:	461f      	mov	r7, r3
 8007a64:	898b      	ldrh	r3, [r1, #12]
 8007a66:	05db      	lsls	r3, r3, #23
 8007a68:	4605      	mov	r5, r0
 8007a6a:	460c      	mov	r4, r1
 8007a6c:	4616      	mov	r6, r2
 8007a6e:	d505      	bpl.n	8007a7c <__swrite+0x1e>
 8007a70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a74:	2302      	movs	r3, #2
 8007a76:	2200      	movs	r2, #0
 8007a78:	f000 f868 	bl	8007b4c <_lseek_r>
 8007a7c:	89a3      	ldrh	r3, [r4, #12]
 8007a7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a86:	81a3      	strh	r3, [r4, #12]
 8007a88:	4632      	mov	r2, r6
 8007a8a:	463b      	mov	r3, r7
 8007a8c:	4628      	mov	r0, r5
 8007a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a92:	f000 b817 	b.w	8007ac4 <_write_r>

08007a96 <__sseek>:
 8007a96:	b510      	push	{r4, lr}
 8007a98:	460c      	mov	r4, r1
 8007a9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9e:	f000 f855 	bl	8007b4c <_lseek_r>
 8007aa2:	1c43      	adds	r3, r0, #1
 8007aa4:	89a3      	ldrh	r3, [r4, #12]
 8007aa6:	bf15      	itete	ne
 8007aa8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007aaa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007aae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007ab2:	81a3      	strheq	r3, [r4, #12]
 8007ab4:	bf18      	it	ne
 8007ab6:	81a3      	strhne	r3, [r4, #12]
 8007ab8:	bd10      	pop	{r4, pc}

08007aba <__sclose>:
 8007aba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007abe:	f000 b813 	b.w	8007ae8 <_close_r>
	...

08007ac4 <_write_r>:
 8007ac4:	b538      	push	{r3, r4, r5, lr}
 8007ac6:	4d07      	ldr	r5, [pc, #28]	; (8007ae4 <_write_r+0x20>)
 8007ac8:	4604      	mov	r4, r0
 8007aca:	4608      	mov	r0, r1
 8007acc:	4611      	mov	r1, r2
 8007ace:	2200      	movs	r2, #0
 8007ad0:	602a      	str	r2, [r5, #0]
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	f7f8 ff0d 	bl	80008f2 <_write>
 8007ad8:	1c43      	adds	r3, r0, #1
 8007ada:	d102      	bne.n	8007ae2 <_write_r+0x1e>
 8007adc:	682b      	ldr	r3, [r5, #0]
 8007ade:	b103      	cbz	r3, 8007ae2 <_write_r+0x1e>
 8007ae0:	6023      	str	r3, [r4, #0]
 8007ae2:	bd38      	pop	{r3, r4, r5, pc}
 8007ae4:	200006b8 	.word	0x200006b8

08007ae8 <_close_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	4d06      	ldr	r5, [pc, #24]	; (8007b04 <_close_r+0x1c>)
 8007aec:	2300      	movs	r3, #0
 8007aee:	4604      	mov	r4, r0
 8007af0:	4608      	mov	r0, r1
 8007af2:	602b      	str	r3, [r5, #0]
 8007af4:	f7f8 ff19 	bl	800092a <_close>
 8007af8:	1c43      	adds	r3, r0, #1
 8007afa:	d102      	bne.n	8007b02 <_close_r+0x1a>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	b103      	cbz	r3, 8007b02 <_close_r+0x1a>
 8007b00:	6023      	str	r3, [r4, #0]
 8007b02:	bd38      	pop	{r3, r4, r5, pc}
 8007b04:	200006b8 	.word	0x200006b8

08007b08 <_fstat_r>:
 8007b08:	b538      	push	{r3, r4, r5, lr}
 8007b0a:	4d07      	ldr	r5, [pc, #28]	; (8007b28 <_fstat_r+0x20>)
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	4604      	mov	r4, r0
 8007b10:	4608      	mov	r0, r1
 8007b12:	4611      	mov	r1, r2
 8007b14:	602b      	str	r3, [r5, #0]
 8007b16:	f7f8 ff14 	bl	8000942 <_fstat>
 8007b1a:	1c43      	adds	r3, r0, #1
 8007b1c:	d102      	bne.n	8007b24 <_fstat_r+0x1c>
 8007b1e:	682b      	ldr	r3, [r5, #0]
 8007b20:	b103      	cbz	r3, 8007b24 <_fstat_r+0x1c>
 8007b22:	6023      	str	r3, [r4, #0]
 8007b24:	bd38      	pop	{r3, r4, r5, pc}
 8007b26:	bf00      	nop
 8007b28:	200006b8 	.word	0x200006b8

08007b2c <_isatty_r>:
 8007b2c:	b538      	push	{r3, r4, r5, lr}
 8007b2e:	4d06      	ldr	r5, [pc, #24]	; (8007b48 <_isatty_r+0x1c>)
 8007b30:	2300      	movs	r3, #0
 8007b32:	4604      	mov	r4, r0
 8007b34:	4608      	mov	r0, r1
 8007b36:	602b      	str	r3, [r5, #0]
 8007b38:	f7f8 ff13 	bl	8000962 <_isatty>
 8007b3c:	1c43      	adds	r3, r0, #1
 8007b3e:	d102      	bne.n	8007b46 <_isatty_r+0x1a>
 8007b40:	682b      	ldr	r3, [r5, #0]
 8007b42:	b103      	cbz	r3, 8007b46 <_isatty_r+0x1a>
 8007b44:	6023      	str	r3, [r4, #0]
 8007b46:	bd38      	pop	{r3, r4, r5, pc}
 8007b48:	200006b8 	.word	0x200006b8

08007b4c <_lseek_r>:
 8007b4c:	b538      	push	{r3, r4, r5, lr}
 8007b4e:	4d07      	ldr	r5, [pc, #28]	; (8007b6c <_lseek_r+0x20>)
 8007b50:	4604      	mov	r4, r0
 8007b52:	4608      	mov	r0, r1
 8007b54:	4611      	mov	r1, r2
 8007b56:	2200      	movs	r2, #0
 8007b58:	602a      	str	r2, [r5, #0]
 8007b5a:	461a      	mov	r2, r3
 8007b5c:	f7f8 ff0c 	bl	8000978 <_lseek>
 8007b60:	1c43      	adds	r3, r0, #1
 8007b62:	d102      	bne.n	8007b6a <_lseek_r+0x1e>
 8007b64:	682b      	ldr	r3, [r5, #0]
 8007b66:	b103      	cbz	r3, 8007b6a <_lseek_r+0x1e>
 8007b68:	6023      	str	r3, [r4, #0]
 8007b6a:	bd38      	pop	{r3, r4, r5, pc}
 8007b6c:	200006b8 	.word	0x200006b8

08007b70 <memcpy>:
 8007b70:	440a      	add	r2, r1
 8007b72:	4291      	cmp	r1, r2
 8007b74:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b78:	d100      	bne.n	8007b7c <memcpy+0xc>
 8007b7a:	4770      	bx	lr
 8007b7c:	b510      	push	{r4, lr}
 8007b7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b86:	4291      	cmp	r1, r2
 8007b88:	d1f9      	bne.n	8007b7e <memcpy+0xe>
 8007b8a:	bd10      	pop	{r4, pc}

08007b8c <memmove>:
 8007b8c:	4288      	cmp	r0, r1
 8007b8e:	b510      	push	{r4, lr}
 8007b90:	eb01 0402 	add.w	r4, r1, r2
 8007b94:	d902      	bls.n	8007b9c <memmove+0x10>
 8007b96:	4284      	cmp	r4, r0
 8007b98:	4623      	mov	r3, r4
 8007b9a:	d807      	bhi.n	8007bac <memmove+0x20>
 8007b9c:	1e43      	subs	r3, r0, #1
 8007b9e:	42a1      	cmp	r1, r4
 8007ba0:	d008      	beq.n	8007bb4 <memmove+0x28>
 8007ba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ba6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007baa:	e7f8      	b.n	8007b9e <memmove+0x12>
 8007bac:	4402      	add	r2, r0
 8007bae:	4601      	mov	r1, r0
 8007bb0:	428a      	cmp	r2, r1
 8007bb2:	d100      	bne.n	8007bb6 <memmove+0x2a>
 8007bb4:	bd10      	pop	{r4, pc}
 8007bb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bbe:	e7f7      	b.n	8007bb0 <memmove+0x24>

08007bc0 <__malloc_lock>:
 8007bc0:	4801      	ldr	r0, [pc, #4]	; (8007bc8 <__malloc_lock+0x8>)
 8007bc2:	f7ff b9d1 	b.w	8006f68 <__retarget_lock_acquire_recursive>
 8007bc6:	bf00      	nop
 8007bc8:	200006b2 	.word	0x200006b2

08007bcc <__malloc_unlock>:
 8007bcc:	4801      	ldr	r0, [pc, #4]	; (8007bd4 <__malloc_unlock+0x8>)
 8007bce:	f7ff b9cc 	b.w	8006f6a <__retarget_lock_release_recursive>
 8007bd2:	bf00      	nop
 8007bd4:	200006b2 	.word	0x200006b2

08007bd8 <_realloc_r>:
 8007bd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bda:	4607      	mov	r7, r0
 8007bdc:	4614      	mov	r4, r2
 8007bde:	460e      	mov	r6, r1
 8007be0:	b921      	cbnz	r1, 8007bec <_realloc_r+0x14>
 8007be2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007be6:	4611      	mov	r1, r2
 8007be8:	f7ff ba74 	b.w	80070d4 <_malloc_r>
 8007bec:	b922      	cbnz	r2, 8007bf8 <_realloc_r+0x20>
 8007bee:	f7ff fa21 	bl	8007034 <_free_r>
 8007bf2:	4625      	mov	r5, r4
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007bf8:	f000 f826 	bl	8007c48 <_malloc_usable_size_r>
 8007bfc:	42a0      	cmp	r0, r4
 8007bfe:	d20f      	bcs.n	8007c20 <_realloc_r+0x48>
 8007c00:	4621      	mov	r1, r4
 8007c02:	4638      	mov	r0, r7
 8007c04:	f7ff fa66 	bl	80070d4 <_malloc_r>
 8007c08:	4605      	mov	r5, r0
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	d0f2      	beq.n	8007bf4 <_realloc_r+0x1c>
 8007c0e:	4631      	mov	r1, r6
 8007c10:	4622      	mov	r2, r4
 8007c12:	f7ff ffad 	bl	8007b70 <memcpy>
 8007c16:	4631      	mov	r1, r6
 8007c18:	4638      	mov	r0, r7
 8007c1a:	f7ff fa0b 	bl	8007034 <_free_r>
 8007c1e:	e7e9      	b.n	8007bf4 <_realloc_r+0x1c>
 8007c20:	4635      	mov	r5, r6
 8007c22:	e7e7      	b.n	8007bf4 <_realloc_r+0x1c>

08007c24 <_read_r>:
 8007c24:	b538      	push	{r3, r4, r5, lr}
 8007c26:	4d07      	ldr	r5, [pc, #28]	; (8007c44 <_read_r+0x20>)
 8007c28:	4604      	mov	r4, r0
 8007c2a:	4608      	mov	r0, r1
 8007c2c:	4611      	mov	r1, r2
 8007c2e:	2200      	movs	r2, #0
 8007c30:	602a      	str	r2, [r5, #0]
 8007c32:	461a      	mov	r2, r3
 8007c34:	f7f8 fe40 	bl	80008b8 <_read>
 8007c38:	1c43      	adds	r3, r0, #1
 8007c3a:	d102      	bne.n	8007c42 <_read_r+0x1e>
 8007c3c:	682b      	ldr	r3, [r5, #0]
 8007c3e:	b103      	cbz	r3, 8007c42 <_read_r+0x1e>
 8007c40:	6023      	str	r3, [r4, #0]
 8007c42:	bd38      	pop	{r3, r4, r5, pc}
 8007c44:	200006b8 	.word	0x200006b8

08007c48 <_malloc_usable_size_r>:
 8007c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c4c:	1f18      	subs	r0, r3, #4
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	bfbc      	itt	lt
 8007c52:	580b      	ldrlt	r3, [r1, r0]
 8007c54:	18c0      	addlt	r0, r0, r3
 8007c56:	4770      	bx	lr

08007c58 <_init>:
 8007c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c5a:	bf00      	nop
 8007c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c5e:	bc08      	pop	{r3}
 8007c60:	469e      	mov	lr, r3
 8007c62:	4770      	bx	lr

08007c64 <_fini>:
 8007c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c66:	bf00      	nop
 8007c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c6a:	bc08      	pop	{r3}
 8007c6c:	469e      	mov	lr, r3
 8007c6e:	4770      	bx	lr
