AArch64 RV+ISA2+fence.w.w+data+fence.rw.rws
"DMB.STdWW Rfe DpDatadW Rfe DMB.SYsRR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Rf Fr
Orig=DMB.STdWW Rfe DpDatadW Rfe DMB.SYsRR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
2:X1=x;
}
 P0          | P1           | P2          ;
 MOV W0,#2   | LDR W0,[X1]  | LDR W0,[X1] ;
 STR W0,[X1] | EOR W2,W0,W0 | DMB SY      ;
 DMB ST      | ADD W2,W2,#1 | LDR W2,[X1] ;
 MOV W2,#1   | STR W2,[X3]  |             ;
 STR W2,[X3] |              |             ;
exists
(x=2 /\ 1:X0=1 /\ 2:X0=1 /\ 2:X2=1)
