// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module WritebackEntry(
  input          clock,
  input          reset,
  input  [4:0]   io_id,
  input          io_req_valid,
  input  [2:0]   io_req_bits_param,
  input          io_req_bits_voluntary,
  input          io_req_bits_hasData,
  input  [35:0]  io_req_bits_addr,
  input  [511:0] io_req_data_data,
  input          io_mem_release_ready,
  output         io_mem_release_valid,
  output [2:0]   io_mem_release_bits_opcode,
  output [2:0]   io_mem_release_bits_param,
  output [5:0]   io_mem_release_bits_source,
  output [35:0]  io_mem_release_bits_address,
  output [255:0] io_mem_release_bits_data,
  input          io_mem_grant_valid,
  input          io_primary_valid,
  output         io_primary_ready,
  output         io_primary_ready_dup_0,
  output         io_primary_ready_dup_1,
  output         io_primary_ready_dup_2,
  output         io_primary_ready_dup_3,
  output         io_primary_ready_dup_4,
  output         io_primary_ready_dup_5,
  output         io_primary_ready_dup_6,
  output         io_primary_ready_dup_7,
  output         io_primary_ready_dup_8,
  output         io_primary_ready_dup_9,
  output         io_primary_ready_dup_10,
  output         io_primary_ready_dup_11,
  output         io_block_addr_valid,
  output [35:0]  io_block_addr_bits
);

  reg  [1:0]   state;
  reg  [1:0]   state_dup_for_mp_0;
  reg  [1:0]   state_dup_for_mp_1;
  reg  [1:0]   state_dup_for_mp_2;
  reg  [1:0]   state_dup_for_mp_3;
  reg  [1:0]   state_dup_for_mp_4;
  reg  [1:0]   state_dup_for_mp_5;
  reg  [1:0]   state_dup_for_mp_6;
  reg  [1:0]   state_dup_for_mp_7;
  reg  [1:0]   state_dup_for_mp_8;
  reg  [1:0]   state_dup_for_mp_9;
  reg  [1:0]   state_dup_for_mp_10;
  reg  [1:0]   state_dup_for_mp_11;
  reg  [1:0]   remain;
  reg  [1:0]   remain_dup_0;
  reg  [1:0]   remain_dup_1;
  reg  [511:0] data;
  reg  [35:0]  paddr_dup_1;
  reg  [35:0]  paddr_dup_2;
  reg          s_data_override;
  wire         busy = (|remain) & s_data_override;
  reg  [2:0]   req_param;
  reg          req_voluntary;
  reg          req_hasData;
  reg  [35:0]  req_addr;
  wire         io_primary_ready_0 = state == 2'h0;
  wire         alloc = io_req_valid & io_primary_valid & io_primary_ready_0;
  wire [1:0]   remain_set = alloc ? {io_req_bits_hasData, 1'h1} : 2'h0;
  wire         _release_done_T = io_mem_release_ready & busy;
  wire [1:0]   remain_clr =
    _release_done_T ? (remain_dup_1[0] ? 2'h1 : {remain_dup_1[1], 1'h0}) : 2'h0;
  reg          release_done_r_counter;
  reg          REG;
  wire [1:0]   _GEN = {req_voluntary, 1'h0};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      state <= 2'h0;
      state_dup_for_mp_0 <= 2'h0;
      state_dup_for_mp_1 <= 2'h0;
      state_dup_for_mp_2 <= 2'h0;
      state_dup_for_mp_3 <= 2'h0;
      state_dup_for_mp_4 <= 2'h0;
      state_dup_for_mp_5 <= 2'h0;
      state_dup_for_mp_6 <= 2'h0;
      state_dup_for_mp_7 <= 2'h0;
      state_dup_for_mp_8 <= 2'h0;
      state_dup_for_mp_9 <= 2'h0;
      state_dup_for_mp_10 <= 2'h0;
      state_dup_for_mp_11 <= 2'h0;
      remain <= 2'h0;
      remain_dup_0 <= 2'h0;
      remain_dup_1 <= 2'h0;
      s_data_override <= 1'h1;
      release_done_r_counter <= 1'h0;
    end
    else begin
      if (state == 2'h2 & io_mem_grant_valid) begin
        state <= 2'h0;
        state_dup_for_mp_0 <= 2'h0;
        state_dup_for_mp_1 <= 2'h0;
        state_dup_for_mp_2 <= 2'h0;
        state_dup_for_mp_3 <= 2'h0;
        state_dup_for_mp_4 <= 2'h0;
        state_dup_for_mp_5 <= 2'h0;
        state_dup_for_mp_6 <= 2'h0;
        state_dup_for_mp_7 <= 2'h0;
        state_dup_for_mp_8 <= 2'h0;
        state_dup_for_mp_9 <= 2'h0;
        state_dup_for_mp_10 <= 2'h0;
        state_dup_for_mp_11 <= 2'h0;
      end
      else if (state == 2'h1 & (release_done_r_counter | ~req_hasData)
               & _release_done_T) begin
        state <= {req_voluntary, 1'h0};
        state_dup_for_mp_0 <= _GEN;
        state_dup_for_mp_1 <= _GEN;
        state_dup_for_mp_2 <= _GEN;
        state_dup_for_mp_3 <= _GEN;
        state_dup_for_mp_4 <= _GEN;
        state_dup_for_mp_5 <= _GEN;
        state_dup_for_mp_6 <= _GEN;
        state_dup_for_mp_7 <= _GEN;
        state_dup_for_mp_8 <= _GEN;
        state_dup_for_mp_9 <= _GEN;
        state_dup_for_mp_10 <= _GEN;
        state_dup_for_mp_11 <= _GEN;
      end
      else if (alloc) begin
        state <= 2'h1;
        state_dup_for_mp_0 <= 2'h1;
        state_dup_for_mp_1 <= 2'h1;
        state_dup_for_mp_2 <= 2'h1;
        state_dup_for_mp_3 <= 2'h1;
        state_dup_for_mp_4 <= 2'h1;
        state_dup_for_mp_5 <= 2'h1;
        state_dup_for_mp_6 <= 2'h1;
        state_dup_for_mp_7 <= 2'h1;
        state_dup_for_mp_8 <= 2'h1;
        state_dup_for_mp_9 <= 2'h1;
        state_dup_for_mp_10 <= 2'h1;
        state_dup_for_mp_11 <= 2'h1;
      end
      remain <= (remain | remain_set) & ~remain_clr;
      remain_dup_0 <= (remain_dup_0 | remain_set) & ~remain_clr;
      remain_dup_1 <= (remain_dup_1 | remain_set) & ~remain_clr;
      s_data_override <= ~alloc;
      if (_release_done_T) begin
        if (release_done_r_counter)
          release_done_r_counter <= 1'(release_done_r_counter - 1'h1);
        else
          release_done_r_counter <= req_hasData;
      end
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (~s_data_override & (req_hasData | REG))
      data <= io_req_data_data;
    if (alloc) begin
      paddr_dup_1 <= io_req_bits_addr;
      paddr_dup_2 <= io_req_bits_addr;
      req_param <= io_req_bits_param;
      req_voluntary <= io_req_bits_voluntary;
      req_hasData <= io_req_bits_hasData;
      req_addr <= io_req_bits_addr;
    end
    REG <= alloc;
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:22];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h17; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        state = _RANDOM[5'h0][1:0];
        state_dup_for_mp_0 = _RANDOM[5'h0][7:6];
        state_dup_for_mp_1 = _RANDOM[5'h0][9:8];
        state_dup_for_mp_2 = _RANDOM[5'h0][11:10];
        state_dup_for_mp_3 = _RANDOM[5'h0][13:12];
        state_dup_for_mp_4 = _RANDOM[5'h0][15:14];
        state_dup_for_mp_5 = _RANDOM[5'h0][17:16];
        state_dup_for_mp_6 = _RANDOM[5'h0][19:18];
        state_dup_for_mp_7 = _RANDOM[5'h0][21:20];
        state_dup_for_mp_8 = _RANDOM[5'h0][23:22];
        state_dup_for_mp_9 = _RANDOM[5'h0][25:24];
        state_dup_for_mp_10 = _RANDOM[5'h0][27:26];
        state_dup_for_mp_11 = _RANDOM[5'h0][29:28];
        remain = _RANDOM[5'h0][31:30];
        remain_dup_0 = _RANDOM[5'h1][1:0];
        remain_dup_1 = _RANDOM[5'h1][3:2];
        data =
          {_RANDOM[5'h1][31:4],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF],
           _RANDOM[5'h10],
           _RANDOM[5'h11][3:0]};
        paddr_dup_1 = {_RANDOM[5'h12][31:8], _RANDOM[5'h13][11:0]};
        paddr_dup_2 = {_RANDOM[5'h13][31:12], _RANDOM[5'h14][15:0]};
        s_data_override = _RANDOM[5'h14][16];
        req_param = _RANDOM[5'h14][19:17];
        req_voluntary = _RANDOM[5'h14][20];
        req_hasData = _RANDOM[5'h14][21];
        req_addr = {_RANDOM[5'h14][31:28], _RANDOM[5'h15]};
        release_done_r_counter = _RANDOM[5'h16][0];
        REG = _RANDOM[5'h16][1];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        state = 2'h0;
        state_dup_for_mp_0 = 2'h0;
        state_dup_for_mp_1 = 2'h0;
        state_dup_for_mp_2 = 2'h0;
        state_dup_for_mp_3 = 2'h0;
        state_dup_for_mp_4 = 2'h0;
        state_dup_for_mp_5 = 2'h0;
        state_dup_for_mp_6 = 2'h0;
        state_dup_for_mp_7 = 2'h0;
        state_dup_for_mp_8 = 2'h0;
        state_dup_for_mp_9 = 2'h0;
        state_dup_for_mp_10 = 2'h0;
        state_dup_for_mp_11 = 2'h0;
        remain = 2'h0;
        remain_dup_0 = 2'h0;
        remain_dup_1 = 2'h0;
        s_data_override = 1'h1;
        release_done_r_counter = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_mem_release_valid = busy;
  assign io_mem_release_bits_opcode = {1'h1, req_voluntary, req_hasData};
  assign io_mem_release_bits_param = req_param;
  assign io_mem_release_bits_source = {1'h0, io_id};
  assign io_mem_release_bits_address = req_voluntary ? paddr_dup_2 : paddr_dup_1;
  assign io_mem_release_bits_data =
    req_hasData ? (remain_dup_0[0] ? data[255:0] : data[511:256]) : 256'h0;
  assign io_primary_ready = io_primary_ready_0;
  assign io_primary_ready_dup_0 = state_dup_for_mp_0 == 2'h0;
  assign io_primary_ready_dup_1 = state_dup_for_mp_1 == 2'h0;
  assign io_primary_ready_dup_2 = state_dup_for_mp_2 == 2'h0;
  assign io_primary_ready_dup_3 = state_dup_for_mp_3 == 2'h0;
  assign io_primary_ready_dup_4 = state_dup_for_mp_4 == 2'h0;
  assign io_primary_ready_dup_5 = state_dup_for_mp_5 == 2'h0;
  assign io_primary_ready_dup_6 = state_dup_for_mp_6 == 2'h0;
  assign io_primary_ready_dup_7 = state_dup_for_mp_7 == 2'h0;
  assign io_primary_ready_dup_8 = state_dup_for_mp_8 == 2'h0;
  assign io_primary_ready_dup_9 = state_dup_for_mp_9 == 2'h0;
  assign io_primary_ready_dup_10 = state_dup_for_mp_10 == 2'h0;
  assign io_primary_ready_dup_11 = state_dup_for_mp_11 == 2'h0;
  assign io_block_addr_valid = |state;
  assign io_block_addr_bits = req_addr;
endmodule

