# //  ModelSim SE-64 10.2c Jul 18 2013 Linux 3.2.0-4-amd64
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vsim lib_BENCH.decoderbench
# vsim lib_BENCH.decoderbench 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decoderbench(arch)#1
# Loading lib_vhdl.decoder(arch)#1
add wave -position insertpoint sim:/decoderbench/*
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
add wave -position insertpoint /decoderbench/dec1/loadType
add wave -position insertpoint /decoderbench/dec1/branchType
add wave -position insertpoint /decoderbench/dec1/jumpType
add wave -position insertpoint /decoderbench/dec1/loadTypePrev
add wave -position insertpoint /decoderbench/dec1/loadTypePrev2
add wave -position insertpoint /decoderbench/dec1/prev_write_1
add wave -position insertpoint /decoderbench/dec1/prev_write_2
add wave -position insertpoint /decoderbench/dec1/bpT1E1
add wave -position insertpoint /decoderbench/dec1/bpT1E2
add wave -position insertpoint /decoderbench/dec1/bpT2E1
add wave -position insertpoint /decoderbench/dec1/bpT2E2
run
# ** Failure: Simulation terminee
#    Time: 370 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 233
add wave -position insertpoint /decoderbench/dec1/rs1
add wave -position insertpoint /decoderbench/dec1/rs2
add wave -position insertpoint /decoderbench/dec1/rd
restart
# ** Warning: (vsim-WLF-5022) WLF summary optimizations disabled.  This will adversely affect wave draw performance.
run
# ** Failure: Simulation terminee
#    Time: 370 ns  Iteration: 0  Process: /decoderbench/simulation File: decoder_bench.vhd
# Break in Process simulation at decoder_bench.vhd line 233
