#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Aug 28 11:52:15 2024
# Process ID: 497213
# Current directory: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vhdl_libs
# Command line: vivado
# Log file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vhdl_libs/vivado.log
# Journal file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vhdl_libs/vivado.jou
# Running On: iitg-Precision-3660, OS: Linux, CPU Frequency: 2044.798 MHz, CPU Physical cores: 16, Host memory: 33317 MB
#-----------------------------------------------------------
start_gui
create_project ajit /home/iitg/Ajit_VCK190/ajit -part xcvc1902-vsva2197-2MP-e-S
set_property board_part xilinx.com:vck190:part0:3.2 [current_project]
set_property target_language VHDL [current_project]
cd /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190
read_vhdl -library ahir_ieee_proposed ../../vhdl_libs/aHiR_ieee_proposed.vhdl
read_vhdl -library ahir_ieee_proposed ../../vhdl_libs/aHiR_ieee_proposed.vhdl
cd vivado_synth
read_vhdl -library ahir_ieee_proposed ../../vhdl_libs/aHiR_ieee_proposed.vhdl
update_compile_order -fileset sources_1
read_vhdl -library ahir ../../vhdl_libs/ahir.vhdl
read_vhdl -library myUartLib ../../vhdl_libs/myUartLib.vhdl
read_vhdl -library simpleUartLib ../../vhdl_libs/simpleUartLib.vhdl
read_vhdl -library simpleI2CLib ../../vhdl_libs/simpleI2CLib.vhdl
read_vhdl -library SpiMasterLib ../../vhdl_libs/SpiMasterLib.vhdl
read_vhdl -library AhbApbLib ../../vhdl_libs/AhbApbLib.vhdl
read_vhdl -library AjitCustom ../../vhdl_libs/AjitCustom.vhdl
read_vhdl -library GenericCoreAddOnLib ../../vhdl_libs/GenericCoreAddOnLib.vhdl
read_vhdl -library GenericGlueStuff ../../vhdl_libs/GenericGlueStuff.vhdl
read_vhdl -library GlueModules ../../vhdl_libs/GlueModules.vhdl
read_vhdl -library performance_counters_lib ../../ajit_vhdl/afb_performance_counters_controller_1x1.vhdl
read_vhdl -library performance_counters_lib ../../ajit_vhdl/afb_performance_counters_base.vhdl
read_vhdl -library performance_counters_lib ../../ajit_vhdl/afb_performance_counters_1x1.vhdl
read_vhdl -library peripherals_lite_lib ../../ajit_vhdl/peripherals.vhdl
read_vhdl -library iunit_exec ../../ajit_vhdl/iu_exec.vhdl
read_vhdl -library iunit_writeback_in_mux ../../ajit_vhdl/iu_writeback_in_mux.vhdl
read_vhdl -library iunit_registers ../../ajit_vhdl/iu_registers.vhdl
read_vhdl -library teu_iunit ../../ajit_vhdl/iunit.vhdl
read_vhdl -library teu_idecode_idispatch ../../ajit_vhdl/idecode_idispatch.vhdl
read_vhdl -library teu_loadstore ../../ajit_vhdl/loadstore.vhdl
read_vhdl -library teu_iretire ../../ajit_vhdl/iretire.vhdl
read_vhdl -library teu_stream_corrector ../../ajit_vhdl/stream_corrector.vhdl
read_vhdl -library teu_dummy_fpunit ../../ajit_vhdl/dummy_fpunit.vhdl
read_vhdl -library teu_ifetch ../../ajit_vhdl/ifetch.vhdl
read_vhdl -library cpu_teu_no_fp ../../ajit_vhdl/teu_no_fp.vhdl
read_vhdl -library cpu_debug_interface ../../ajit_vhdl/debug_interface.vhdl
read_vhdl -library cpu_ccu ../../ajit_vhdl/ccu.vhdl
read_vhdl -library core_units ../../ajit_vhdl/cpu_no_fp.vhdl
read_vhdl -library munit_mmu_mux ../../ajit_vhdl/mmu_mux.vhdl
read_vhdl -library munit_dummy_mmu ../../ajit_vhdl/dummy_mmu.vhdl
read_vhdl -library munit_icache ../../ajit_vhdl/icache.vhdl
read_vhdl -library munit_dcache ../../ajit_vhdl/dcache.vhdl
read_vhdl -library munit_lib ../../ajit_vhdl/munit_no_mmu.vhdl
read_vhdl -library ajit_core_lib ../../ajit_vhdl/core_1x32_no_fp_no_mmu.vhdl
read_vhdl -library ajit_mcore_lib ../../ajit_vhdl/mcore_1x1x32_lite.vhdl
read_vhdl -library ajit_processor_lib ../../ajit_vhdl/processor_1x1x32_lite.vhdl
read_vhdl -library work ../../accelerator/vhdl/accelerator_global_package.vhdl  
read_vhdl -library work ../../accelerator/vhdl/accelerator.vhdl
read_vhdl ../toplevel/fpga_top_with_accelerator.vhdl
update_compile_order -fileset sources_1
read_xdc ../constraints/constraints.xdc
read_ip /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/clock_ip/new10/clk_wiz_0/clk_wiz_0.srcs/sources_1/ip/clk_wizard_0/clk_wizard_0.xci
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
create_bd_design "cips"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0
endgroup
set_property -dict [list \
  CONFIG.BOOT_MODE {Custom} \
  CONFIG.CPM_CONFIG { \
    CPM_PCIE0_MODES {None} \
  } \
  CONFIG.DEBUG_MODE {Custom} \
  CONFIG.IO_CONFIG_MODE {Custom} \
  CONFIG.PS_BOARD_INTERFACE {Custom} \
  CONFIG.PS_PL_CONNECTIVITY_MODE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    BOOT_MODE {Custom} \
    DESIGN_MODE {1} \
    PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
    PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
    PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
    PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Unassigned}} \
    PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} \
    PMC_QSPI_COHERENCY {0} \
    PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
    PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
    PMC_QSPI_PERIPHERAL_ENABLE {1} \
    PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
    PMC_REF_CLK_FREQMHZ {33.3333} \
    PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} \
    PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
    PMC_SD1_COHERENCY {0} \
    PMC_SD1_DATA_TRANSFER_MODE {8Bit} \
    PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
    PMC_SD1_SLOT_TYPE {SD 3.0} \
    PS_BOARD_INTERFACE {Custom} \
    PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 40 .. 41}}} \
    PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
    PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
    PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} \
    PS_GEN_IPI0_ENABLE {1} \
    PS_GEN_IPI0_MASTER {A72} \
    PS_GEN_IPI1_ENABLE {1} \
    PS_GEN_IPI2_ENABLE {1} \
    PS_GEN_IPI3_ENABLE {1} \
    PS_GEN_IPI4_ENABLE {1} \
    PS_GEN_IPI5_ENABLE {1} \
    PS_GEN_IPI6_ENABLE {1} \
    PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 38 .. 39}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
    PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_PCIE_EP_RESET1_IO {PMC_MIO 38} \
    PS_PCIE_EP_RESET2_IO {PMC_MIO 39} \
    PS_PCIE_RESET {ENABLE 1} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
    PS_UART1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 38 .. 39}}} \
    PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
set_property -dict [list \
  CONFIG.DESIGN_MODE {0} \
  CONFIG.PS_PMC_CONFIG { \
    DESIGN_MODE {0} \
    PS_BOARD_INTERFACE {Custom} \
    PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 38 .. 39}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 44 .. 45}}} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
startgroup
make_bd_pins_external  [get_bd_pins versal_cips_0/gem0_tsu_timer_cnt]
endgroup
startgroup
set_property -dict [list \
  CONFIG.CPM_CONFIG { \
    CPM_PCIE0_MODES {PCIE} \
    CPM_PCIE0_TANDEM {Tandem_PCIe} \
    CPM_PCIE1_MODES {PCIE} \
    PS_USE_NOC_PS_PCI_0 {1} \
    PS_USE_PS_NOC_PCI_0 {1} \
    PS_USE_PS_NOC_PCI_1 {1} \
  } \
  CONFIG.DESIGN_MODE {1} \
  CONFIG.PS_PMC_CONFIG { \
    DESIGN_MODE {1} \
    PCIE_APERTURES_DUAL_ENABLE {0} \
    PCIE_APERTURES_SINGLE_ENABLE {0} \
    PMC_USE_NOC_PMC_AXI0 {1} \
    PMC_USE_PMC_NOC_AXI0 {1} \
    PS_BOARD_INTERFACE {Custom} \
    PS_I2C0_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 0} {IO {PS_MIO 0 .. 1}}} \
    PS_PCIE1_PERIPHERAL_ENABLE {1} \
    PS_PCIE2_PERIPHERAL_ENABLE {1} \
    PS_PCIE_RESET {ENABLE 1} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
endgroup
delete_bd_objs [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_nets versal_cips_0_gem0_tsu_timer_cnt] [get_bd_ports gem0_tsu_timer_cnt_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0
endgroup
set_property -dict [list \
  CONFIG.BOOT_MODE {Custom} \
  CONFIG.DESIGN_MODE {0} \
  CONFIG.PS_PMC_CONFIG { \
    BOOT_MODE {JTAG Boot} \
    DESIGN_MODE {0} \
    PMC_GPIO_EMIO_PERIPHERAL_ENABLE {1} \
    PMC_I2CPMC_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 2 .. 3}}} \
    PMC_MIO42 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Unassigned}} \
    PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} \
    PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
    PMC_QSPI_PERIPHERAL_ENABLE {0} \
    PMC_SD0 {{CD_ENABLE 0} {CD_IO {PMC_MIO 24}} {POW_ENABLE 0} {POW_IO {PMC_MIO 17}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 17}} {WP_ENABLE 0} {WP_IO {PMC_MIO 25}}} \
    PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} \
    PMC_SD0_SLOT_TYPE {SD 2.0} \
    PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 0} {IO {PMC_MIO 0 .. 11}}} \
    PMC_SMAP_PERIPHERAL {{ENABLE 0} {IO {32 Bit}}} \
    PS_BOARD_INTERFACE {Custom} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_cells versal_cips_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0
endgroup
set_property -dict [list \
  CONFIG.BOOT_MODE {Custom} \
  CONFIG.CPM_CONFIG { \
    CPM_PCIE0_MODES {None} \
  } \
  CONFIG.DEBUG_MODE {Custom} \
  CONFIG.IO_CONFIG_MODE {Custom} \
  CONFIG.PS_BOARD_INTERFACE {Custom} \
  CONFIG.PS_PL_CONNECTIVITY_MODE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    BOOT_MODE {Custom} \
    DESIGN_MODE {1} \
    PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
    PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
    PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
    PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Unassigned}} \
    PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 0 .. 11}} {MODE Single}} \
    PMC_QSPI_COHERENCY {0} \
    PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
    PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
    PMC_QSPI_PERIPHERAL_ENABLE {1} \
    PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
    PMC_REF_CLK_FREQMHZ {33.3333} \
    PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} \
    PMC_SD1 {{CD_ENABLE 1} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
    PMC_SD1_COHERENCY {0} \
    PMC_SD1_DATA_TRANSFER_MODE {8Bit} \
    PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x3} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x36} {CLK_50_DDR_OTAP_DLY 0x3} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x4} {ENABLE 1} {IO {PMC_MIO 26 .. 36}}} \
    PMC_SD1_SLOT_TYPE {SD 3.0} \
    PS_BOARD_INTERFACE {Custom} \
    PS_CAN1_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 40 .. 41}}} \
    PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
    PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
    PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} \
    PS_GEN_IPI0_ENABLE {1} \
    PS_GEN_IPI0_MASTER {A72} \
    PS_GEN_IPI1_ENABLE {1} \
    PS_GEN_IPI2_ENABLE {1} \
    PS_GEN_IPI3_ENABLE {1} \
    PS_GEN_IPI4_ENABLE {1} \
    PS_GEN_IPI5_ENABLE {1} \
    PS_GEN_IPI6_ENABLE {1} \
    PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 38 .. 39}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
    PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_PCIE_EP_RESET1_IO {PMC_MIO 38} \
    PS_PCIE_EP_RESET2_IO {PMC_MIO 39} \
    PS_PCIE_RESET {ENABLE 1} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
    PS_UART1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 38 .. 39}}} \
    PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
apply_bd_automation -rule xilinx.com:bd_rule:cips -config { board_preset {Yes} boot_config {Custom} configure_noc {Add new AXI NoC} debug_config {JTAG} design_flow {Full System} mc_type {None} num_mc_ddr {None} num_mc_lpddr {None} pl_clocks {None} pl_resets {None}}  [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_cells versal_cips_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:cips -config { board_preset {Yes} boot_config {Custom} configure_noc {Add new AXI NoC} debug_config {JTAG} design_flow {Full System} mc_type {None} num_mc_ddr {None} num_mc_lpddr {None} pl_clocks {None} pl_resets {None}}  [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_cells versal_cips_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:cips -config { board_preset {Yes} boot_config {Custom} configure_noc {Add new AXI NoC} debug_config {JTAG} design_flow {Full System} mc_type {DDR} num_mc_ddr {1} num_mc_lpddr {None} pl_clocks {None} pl_resets {None}}  [get_bd_cells versal_cips_0]
startgroup
endgroup
validate_bd_design
delete_bd_objs [get_bd_nets versal_cips_0_fpd_cci_noc_axi2_clk] [get_bd_intf_nets versal_cips_0_PMC_NOC_AXI_0] [get_bd_nets versal_cips_0_fpd_cci_noc_axi0_clk] [get_bd_intf_nets versal_cips_0_FPD_CCI_NOC_1] [get_bd_intf_nets ddr4_dimm1_sma_clk_1] [get_bd_nets versal_cips_0_pmc_axi_noc_axi0_clk] [get_bd_intf_nets versal_cips_0_FPD_CCI_NOC_2] [get_bd_intf_nets versal_cips_0_LPD_AXI_NOC_0] [get_bd_intf_nets versal_cips_0_FPD_CCI_NOC_0] [get_bd_intf_nets axi_noc_0_CH0_DDR4_0] [get_bd_nets versal_cips_0_fpd_cci_noc_axi1_clk] [get_bd_intf_nets versal_cips_0_FPD_CCI_NOC_3] [get_bd_nets versal_cips_0_fpd_cci_noc_axi3_clk] [get_bd_nets versal_cips_0_lpd_axi_noc_clk] [get_bd_cells axi_noc_0]
validate_bd_design
delete_bd_objs [get_bd_intf_ports ddr4_dimm1_sma_clk]
validate_bd_design
set_property -dict [list \
  CONFIG.PS_BOARD_INTERFACE {ps_pmc_fixed_io_eMMC} \
  CONFIG.PS_PMC_CONFIG { \
    DDR_MEMORY_MODE {Connectivity to DDR via NOC} \
    DEBUG_MODE {JTAG} \
    DESIGN_MODE {1} \
    PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
    PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
    PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {OUTPUT_DATA high} {USAGE GPIO}} \
    PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 36}} {MODE Single}} \
    PMC_QSPI_COHERENCY {0} \
    PMC_QSPI_FBCLK {{ENABLE 0} {IO {PMC_MIO 6}}} \
    PMC_QSPI_PERIPHERAL_DATA_MODE {x4} \
    PMC_QSPI_PERIPHERAL_ENABLE {0} \
    PMC_QSPI_PERIPHERAL_MODE {Dual Parallel} \
    PMC_REF_CLK_FREQMHZ {33.3333} \
    PMC_SD0_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 13 .. 25}}} \
    PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 28}} {POW_ENABLE 1} {POW_IO {PMC_MIO 51}}} \
    PMC_SD1_COHERENCY {0} \
    PMC_SD1_DATA_TRANSFER_MODE {8Bit} \
    PMC_SD1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 11}}} \
    PMC_SD1_SLOT_TYPE {eMMC} \
    PMC_USE_PMC_NOC_AXI0 {1} \
    PS_BOARD_INTERFACE {ps_pmc_fixed_io_eMMC} \
    PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} \
    PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
    PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
    PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} \
    PS_GEN_IPI0_ENABLE {1} \
    PS_GEN_IPI0_MASTER {A72} \
    PS_GEN_IPI1_ENABLE {1} \
    PS_GEN_IPI2_ENABLE {1} \
    PS_GEN_IPI3_ENABLE {1} \
    PS_GEN_IPI4_ENABLE {1} \
    PS_GEN_IPI5_ENABLE {1} \
    PS_GEN_IPI6_ENABLE {1} \
    PS_HSDP_EGRESS_TRAFFIC {JTAG} \
    PS_HSDP_INGRESS_TRAFFIC {JTAG} \
    PS_HSDP_MODE {NONE} \
    PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
    PS_MIO19 {{AUX_IO 0} {OUTPUT_DATA high} {PULL disable}} \
    PS_MIO21 {{AUX_IO 0} {OUTPUT_DATA high} {PULL disable}} \
    PS_MIO7 {{AUX_IO 0} {OUTPUT_DATA high} {PULL disable}} \
    PS_MIO9 {{AUX_IO 0} {OUTPUT_DATA high} {PULL disable}} \
    PS_NUM_FABRIC_RESETS {0} \
    PS_PCIE_EP_RESET1_IO {PMC_MIO 38} \
    PS_PCIE_EP_RESET2_IO {PMC_MIO 39} \
    PS_PCIE_RESET {ENABLE 1} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
    PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
    PS_USE_FPD_CCI_NOC {1} \
    PS_USE_FPD_CCI_NOC0 {1} \
    PS_USE_NOC_LPD_AXI0 {1} \
    PS_USE_PMCPL_CLK0 {0} \
    PS_USE_PMCPL_CLK1 {0} \
    PS_USE_PMCPL_CLK2 {0} \
    PS_USE_PMCPL_CLK3 {0} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_intf_ports ddr4_dimm1]
set_property -dict [list \
  CONFIG.PS_BOARD_INTERFACE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    DDR_MEMORY_MODE {Connectivity to DDR via NOC} \
    DEBUG_MODE {JTAG} \
    DESIGN_MODE {1} \
    PMC_GPIO0_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 25}}} \
    PMC_GPIO1_MIO_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 26 .. 51}}} \
    PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
    PMC_OSPI_PERIPHERAL {{ENABLE 0} {IO {PMC_MIO 26 .. 36}} {MODE Single}} \
    PMC_QSPI_COHERENCY {0} \
    PMC_QSPI_FBCLK {{ENABLE 1} {IO {PMC_MIO 6}}} \
    PMC_QSPI_PERIPHERAL_DATA_MODE {x1} \
    PMC_QSPI_PERIPHERAL_ENABLE {0} \
    PMC_QSPI_PERIPHERAL_MODE {Single} \
    PMC_REF_CLK_FREQMHZ {33.3333} \
    PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x00} {CLK_50_DDR_ITAP_DLY 0x00} {CLK_50_DDR_OTAP_DLY 0x00} {CLK_50_SDR_ITAP_DLY 0x00} {CLK_50_SDR_OTAP_DLY 0x00} {ENABLE 0} {IO {PMC_MIO 13 .. 25}}} \
    PMC_SD1 {{CD_ENABLE 0} {CD_IO {PMC_MIO 2}} {POW_ENABLE 0} {POW_IO {PMC_MIO 51}} {RESET_ENABLE 0} {RESET_IO {PMC_MIO 12}} {WP_ENABLE 0} {WP_IO {PMC_MIO 1}}} \
    PMC_SD1_COHERENCY {0} \
    PMC_SD1_DATA_TRANSFER_MODE {8Bit} \
    PMC_SD1_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x1E} {CLK_50_DDR_OTAP_DLY 0x5} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x5} {ENABLE 1} {IO {PMC_MIO 0 .. 11}}} \
    PMC_SD1_SLOT_TYPE {eMMC} \
    PMC_USE_PMC_NOC_AXI0 {1} \
    PS_BOARD_INTERFACE {Custom} \
    PS_CAN1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 40 .. 41}}} \
    PS_ENET0_MDIO {{ENABLE 1} {IO {PS_MIO 24 .. 25}}} \
    PS_ENET0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 11}}} \
    PS_ENET1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 12 .. 23}}} \
    PS_GEN_IPI0_ENABLE {1} \
    PS_GEN_IPI0_MASTER {A72} \
    PS_GEN_IPI1_ENABLE {1} \
    PS_GEN_IPI2_ENABLE {1} \
    PS_GEN_IPI3_ENABLE {1} \
    PS_GEN_IPI4_ENABLE {1} \
    PS_GEN_IPI5_ENABLE {1} \
    PS_GEN_IPI6_ENABLE {1} \
    PS_HSDP_EGRESS_TRAFFIC {JTAG} \
    PS_HSDP_INGRESS_TRAFFIC {JTAG} \
    PS_HSDP_MODE {NONE} \
    PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 46 .. 47}}} \
    PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 44 .. 45}}} \
    PS_MIO19 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO21 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO7 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_MIO9 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL disable} {SCHMITT 0} {SLEW slow} {USAGE Reserved}} \
    PS_NUM_FABRIC_RESETS {0} \
    PS_PCIE_EP_RESET1_IO {PMC_MIO 38} \
    PS_PCIE_EP_RESET2_IO {PMC_MIO 39} \
    PS_PCIE_RESET {ENABLE 1} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
    PS_UART1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 38 .. 39}}} \
    PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
    PS_USE_FPD_CCI_NOC {1} \
    PS_USE_FPD_CCI_NOC0 {1} \
    PS_USE_NOC_LPD_AXI0 {1} \
    PS_USE_PMCPL_CLK0 {0} \
    PS_USE_PMCPL_CLK1 {0} \
    PS_USE_PMCPL_CLK2 {0} \
    PS_USE_PMCPL_CLK3 {0} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
delete_bd_objs [get_bd_cells versal_cips_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0
endgroup
set_property -dict [list \
  CONFIG.IO_CONFIG_MODE {Custom} \
  CONFIG.PS_PMC_CONFIG { \
    IO_CONFIG_MODE {Custom} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 1}}} \
    PS_UART1_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 4 .. 5}}} \
    PS_USB3_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 13 .. 25}}} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } \
] [get_bd_cells versal_cips_0]
validate_bd_design
open_bd_design {/home/iitg/Ajit_VCK190/ajit/ajit.srcs/sources_1/bd/cips/cips.bd}
make_wrapper -files [get_files /home/iitg/Ajit_VCK190/ajit/ajit.srcs/sources_1/bd/cips/cips.bd] -top
add_files -norecurse /home/iitg/Ajit_VCK190/ajit/ajit.gen/sources_1/bd/cips/hdl/cips_wrapper.vhd
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fpga_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_runs impl_1 -to_step write_device_image -jobs 12
wait_on_run impl_1
