Report time       : Wed Dec  7 09:12:49 EST 2016.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|      Pass|           1246|           1246|           1246|              0|              0|              0|
|   Verilog|        NA|          20928|          20928|          20928|              0|              x|              0|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
