// Seed: 1821150792
module module_0 (
    input wire id_0,
    input wire id_1
);
endmodule
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input wor id_6,
    input wand id_7
    , id_36,
    input supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    input uwire id_11,
    input tri id_12,
    output wire id_13,
    output supply1 id_14,
    output supply0 id_15,
    input tri id_16,
    output supply1 id_17,
    input wor id_18,
    output wire id_19,
    input supply0 id_20,
    output uwire id_21,
    input tri1 id_22,
    output tri id_23,
    input wor id_24,
    output wire id_25,
    inout wor id_26,
    output wand id_27,
    output tri1 id_28,
    input tri id_29,
    output wire id_30,
    output tri1 module_1,
    input tri0 id_32,
    output wor id_33,
    input tri0 id_34
);
  logic [-1 : 1] id_37;
  ;
  logic id_38;
  ;
  module_0 modCall_1 (
      id_8,
      id_5
  );
  assign id_26 = (1);
endmodule
