"C:/Users/Duncan/git/ForthCPU/UART/test/UARTComponentTests.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v=work,Verilog 2001"
"C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v=work,Verilog 2001"
