{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1497878997585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1497878997625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 10:29:56 2017 " "Processing started: Mon Jun 19 10:29:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1497878997625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497878997625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETO -c PROJETO " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETO -c PROJETO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497878997635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1497879003545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1497879003545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file map4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map4-map4_struct " "Found design unit 1: map4-map4_struct" {  } { { "map4.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/map4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059006 ""} { "Info" "ISGN_ENTITY_NAME" "1 map4 " "Found entity 1: map4" {  } { { "map4.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/map4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file map3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map3-map3_struct " "Found design unit 1: map3-map3_struct" {  } { { "map3.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/map3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059066 ""} { "Info" "ISGN_ENTITY_NAME" "1 map3 " "Found entity 1: map3" {  } { { "map3.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/map3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file map2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map2-map2_struct " "Found design unit 1: map2-map2_struct" {  } { { "map2.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/map2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059086 ""} { "Info" "ISGN_ENTITY_NAME" "1 map2 " "Found entity 1: map2" {  } { { "map2.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/map2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file map1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map1-map1_struct " "Found design unit 1: map1-map1_struct" {  } { { "map1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/map1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059116 ""} { "Info" "ISGN_ENTITY_NAME" "1 map1 " "Found entity 1: map1" {  } { { "map1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/map1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonsync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ButtonSync-ButtonSyncImpl " "Found design unit 1: ButtonSync-ButtonSyncImpl" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/ButtonSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059146 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/ButtonSync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROJETO-topo_stru " "Found design unit 1: PROJETO-topo_stru" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059186 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJETO " "Found entity 1: PROJETO" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_speed-bhv " "Found design unit 1: FSM_speed-bhv" {  } { { "FSM_speed.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_speed.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059226 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_speed " "Found entity 1: FSM_speed" {  } { { "FSM_speed.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_speed.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_control-bhv " "Found design unit 1: FSM_control-bhv" {  } { { "FSM_control.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059256 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_control " "Found entity 1: FSM_control" {  } { { "FSM_control.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_position.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_position.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_position-bhv " "Found design unit 1: FSM_position-bhv" {  } { { "FSM_position.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_position.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059286 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_position " "Found entity 1: FSM_position" {  } { { "FSM_position.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_position.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_clock-bhv " "Found design unit 1: FSM_clock-bhv" {  } { { "FSM_clock.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_clock.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059316 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_clock " "Found entity 1: FSM_clock" {  } { { "FSM_clock.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_clock.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8x1-circuito " "Found design unit 1: mux8x1-circuito" {  } { { "Mux8x1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux8x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059336 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8x1 " "Found entity 1: mux8x1" {  } { { "Mux8x1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux8x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16x1_32-circuito " "Found design unit 1: mux16x1_32-circuito" {  } { { "Mux16x1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux16x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059366 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16x1_32 " "Found entity 1: mux16x1_32" {  } { { "Mux16x1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux16x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_30-circuito " "Found design unit 1: mux2x1_30-circuito" {  } { { "Mux2x1_30.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux2x1_30.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059386 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_30 " "Found entity 1: mux2x1_30" {  } { { "Mux2x1_30.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux2x1_30.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_10-circuito " "Found design unit 1: mux2x1_10-circuito" {  } { { "Mux2x1_10.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux2x1_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059396 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_10 " "Found entity 1: mux2x1_10" {  } { { "Mux2x1_10.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux2x1_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_32-circuito " "Found design unit 1: mux4x1_32-circuito" {  } { { "Mux4x1_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux4x1_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059416 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_32 " "Found entity 1: mux4x1_32" {  } { { "Mux4x1_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux4x1_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1_30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x1_30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1_30-circuito " "Found design unit 1: mux4x1_30-circuito" {  } { { "Mux4x1_30.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux4x1_30.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059426 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1_30 " "Found entity 1: mux4x1_30" {  } { { "Mux4x1_30.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux4x1_30.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod7seg-decod " "Found design unit 1: decod7seg-decod" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/decod7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059478 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/decod7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_5-bhv " "Found design unit 1: compare_5-bhv" {  } { { "compare_5.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/compare_5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059486 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_5 " "Found entity 1: compare_5" {  } { { "compare_5.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/compare_5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_10-bhv " "Found design unit 1: compare_10-bhv" {  } { { "compare_10.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/compare_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059506 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_10 " "Found entity 1: compare_10" {  } { { "compare_10.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/compare_10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_10-bhv " "Found design unit 1: adder_10-bhv" {  } { { "adder_10.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/adder_10.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059526 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_10 " "Found entity 1: adder_10" {  } { { "adder_10.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/adder_10.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rot_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rot_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rot_32-bhv " "Found design unit 1: rot_32-bhv" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059586 ""} { "Info" "ISGN_ENTITY_NAME" "1 rot_32 " "Found entity 1: rot_32" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conta_des-bhv " "Found design unit 1: Conta_des-bhv" {  } { { "Conta_des.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Conta_des.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059606 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conta_des " "Found entity 1: Conta_des" {  } { { "Conta_des.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Conta_des.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_bonus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_bonus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conta_bonus-bhv " "Found design unit 1: Conta_bonus-bhv" {  } { { "Conta_bonus.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Conta_bonus.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059636 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conta_bonus " "Found entity 1: Conta_bonus" {  } { { "Conta_bonus.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Conta_bonus.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_asc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_asc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conta_asc-bhv " "Found design unit 1: Conta_asc-bhv" {  } { { "Conta_asc.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Conta_asc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059666 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conta_asc " "Found entity 1: Conta_asc" {  } { { "Conta_asc.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Conta_asc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1497879059666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879059666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJETO " "Elaborating entity \"PROJETO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1497879060207 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "soma PROJETO.vhd(60) " "VHDL Signal Declaration warning at PROJETO.vhd(60): used explicit default value for signal \"soma\" because signal was never assigned a value" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 60 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060337 "|PROJETO"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mux1 PROJETO.vhd(72) " "VHDL Signal Declaration warning at PROJETO.vhd(72): used explicit default value for signal \"mux1\" because signal was never assigned a value" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060337 "|PROJETO"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mux2 PROJETO.vhd(73) " "VHDL Signal Declaration warning at PROJETO.vhd(73): used explicit default value for signal \"mux2\" because signal was never assigned a value" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060337 "|PROJETO"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mux3 PROJETO.vhd(74) " "VHDL Signal Declaration warning at PROJETO.vhd(74): used explicit default value for signal \"mux3\" because signal was never assigned a value" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060337 "|PROJETO"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mux2_sig1 PROJETO.vhd(77) " "VHDL Signal Declaration warning at PROJETO.vhd(77): used explicit default value for signal \"mux2_sig1\" because signal was never assigned a value" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060337 "|PROJETO"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mux2_sig2 PROJETO.vhd(78) " "VHDL Signal Declaration warning at PROJETO.vhd(78): used explicit default value for signal \"mux2_sig2\" because signal was never assigned a value" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060337 "|PROJETO"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mux2_30_sig1 PROJETO.vhd(80) " "VHDL Signal Declaration warning at PROJETO.vhd(80): used explicit default value for signal \"mux2_30_sig1\" because signal was never assigned a value" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 80 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060337 "|PROJETO"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mux2_30_sig2 PROJETO.vhd(81) " "VHDL Signal Declaration warning at PROJETO.vhd(81): used explicit default value for signal \"mux2_30_sig2\" because signal was never assigned a value" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 81 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060337 "|PROJETO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:L1 " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:L1\"" {  } { { "PROJETO.vhd" "L1" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map1 map1:L2 " "Elaborating entity \"map1\" for hierarchy \"map1:L2\"" {  } { { "PROJETO.vhd" "L2" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map2 map2:L3 " "Elaborating entity \"map2\" for hierarchy \"map2:L3\"" {  } { { "PROJETO.vhd" "L3" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map3 map3:L4 " "Elaborating entity \"map3\" for hierarchy \"map3:L4\"" {  } { { "PROJETO.vhd" "L4" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map4 map4:L5 " "Elaborating entity \"map4\" for hierarchy \"map4:L5\"" {  } { { "PROJETO.vhd" "L5" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_clock FSM_clock:L6 " "Elaborating entity \"FSM_clock\" for hierarchy \"FSM_clock:L6\"" {  } { { "PROJETO.vhd" "L6" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060486 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sig_led FSM_clock.vhd(61) " "VHDL Process Statement warning at FSM_clock.vhd(61): signal \"sig_led\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM_clock.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_clock.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1497879060488 "|PROJETO|FSM_clock:L6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_led FSM_clock.vhd(21) " "VHDL Process Statement warning at FSM_clock.vhd(21): inferring latch(es) for signal or variable \"sig_led\", which holds its previous value in one or more paths through the process" {  } { { "FSM_clock.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_clock.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1497879060488 "|PROJETO|FSM_clock:L6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_led FSM_clock.vhd(21) " "Inferred latch for \"sig_led\" at FSM_clock.vhd(21)" {  } { { "FSM_clock.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_clock.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879060488 "|PROJETO|FSM_clock:L6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conta_des Conta_des:L7 " "Elaborating entity \"Conta_des\" for hierarchy \"Conta_des:L7\"" {  } { { "PROJETO.vhd" "L7" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conta_asc Conta_asc:L8 " "Elaborating entity \"Conta_asc\" for hierarchy \"Conta_asc:L8\"" {  } { { "PROJETO.vhd" "L8" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060508 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "speed_sig Conta_asc.vhd(17) " "VHDL Signal Declaration warning at Conta_asc.vhd(17): used explicit default value for signal \"speed_sig\" because signal was never assigned a value" {  } { { "Conta_asc.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Conta_asc.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060538 "|PROJETO|Conta_asc:L8"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "speed_sig Conta_asc.vhd(28) " "VHDL Process Statement warning at Conta_asc.vhd(28): signal \"speed_sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Conta_asc.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Conta_asc.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1497879060538 "|PROJETO|Conta_asc:L8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conta_bonus Conta_bonus:L9 " "Elaborating entity \"Conta_bonus\" for hierarchy \"Conta_bonus:L9\"" {  } { { "PROJETO.vhd" "L9" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_10 compare_10:L10 " "Elaborating entity \"compare_10\" for hierarchy \"compare_10:L10\"" {  } { { "PROJETO.vhd" "L10" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_5 compare_5:L12 " "Elaborating entity \"compare_5\" for hierarchy \"compare_5:L12\"" {  } { { "PROJETO.vhd" "L12" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_10 adder_10:L13 " "Elaborating entity \"adder_10\" for hierarchy \"adder_10:L13\"" {  } { { "PROJETO.vhd" "L13" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_position FSM_position:L14 " "Elaborating entity \"FSM_position\" for hierarchy \"FSM_position:L14\"" {  } { { "PROJETO.vhd" "L14" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_speed FSM_speed:L15 " "Elaborating entity \"FSM_speed\" for hierarchy \"FSM_speed:L15\"" {  } { { "PROJETO.vhd" "L15" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rot_32 rot_32:L16 " "Elaborating entity \"rot_32\" for hierarchy \"rot_32:L16\"" {  } { { "PROJETO.vhd" "L16" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060608 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "speed_sig rot_32.vhd(18) " "VHDL Signal Declaration warning at rot_32.vhd(18): used explicit default value for signal \"speed_sig\" because signal was never assigned a value" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1497879060628 "|PROJETO|rot_32:L16"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_IN rot_32.vhd(29) " "VHDL Process Statement warning at rot_32.vhd(29): signal \"REG_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1497879060628 "|PROJETO|rot_32:L16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_control FSM_control:L32 " "Elaborating entity \"FSM_control\" for hierarchy \"FSM_control:L32\"" {  } { { "PROJETO.vhd" "L32" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060658 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PE FSM_control.vhd(35) " "VHDL Process Statement warning at FSM_control.vhd(35): inferring latch(es) for signal or variable \"PE\", which holds its previous value in one or more paths through the process" {  } { { "FSM_control.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_control.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1497879060658 "|PROJETO|FSM_control:L32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PE.E3 FSM_control.vhd(35) " "Inferred latch for \"PE.E3\" at FSM_control.vhd(35)" {  } { { "FSM_control.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_control.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879060668 "|PROJETO|FSM_control:L32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PE.E2 FSM_control.vhd(35) " "Inferred latch for \"PE.E2\" at FSM_control.vhd(35)" {  } { { "FSM_control.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_control.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879060668 "|PROJETO|FSM_control:L32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PE.E1 FSM_control.vhd(35) " "Inferred latch for \"PE.E1\" at FSM_control.vhd(35)" {  } { { "FSM_control.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_control.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879060668 "|PROJETO|FSM_control:L32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PE.E0 FSM_control.vhd(35) " "Inferred latch for \"PE.E0\" at FSM_control.vhd(35)" {  } { { "FSM_control.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/FSM_control.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879060668 "|PROJETO|FSM_control:L32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_32 mux4x1_32:L33 " "Elaborating entity \"mux4x1_32\" for hierarchy \"mux4x1_32:L33\"" {  } { { "PROJETO.vhd" "L33" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1_30 mux4x1_30:L49 " "Elaborating entity \"mux4x1_30\" for hierarchy \"mux4x1_30:L49\"" {  } { { "PROJETO.vhd" "L49" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8x1 mux8x1:L50 " "Elaborating entity \"mux8x1\" for hierarchy \"mux8x1:L50\"" {  } { { "PROJETO.vhd" "L50" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16x1_32 mux16x1_32:L51 " "Elaborating entity \"mux16x1_32\" for hierarchy \"mux16x1_32:L51\"" {  } { { "PROJETO.vhd" "L51" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_10 mux2x1_10:L52 " "Elaborating entity \"mux2x1_10\" for hierarchy \"mux2x1_10:L52\"" {  } { { "PROJETO.vhd" "L52" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1_30 mux2x1_30:L53 " "Elaborating entity \"mux2x1_30\" for hierarchy \"mux2x1_30:L53\"" {  } { { "PROJETO.vhd" "L53" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod7seg decod7seg:L54 " "Elaborating entity \"decod7seg\" for hierarchy \"decod7seg:L54\"" {  } { { "PROJETO.vhd" "L54" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879060788 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux8x1:L50\|REG " "Found clock multiplexer mux8x1:L50\|REG" {  } { { "Mux8x1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux8x1.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1497879064545 "|PROJETO|mux8x1:L50|REG"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux8x1:L50\|REG~0 " "Found clock multiplexer mux8x1:L50\|REG~0" {  } { { "Mux8x1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux8x1.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1497879064545 "|PROJETO|mux8x1:L50|REG~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux8x1:L50\|REG~1 " "Found clock multiplexer mux8x1:L50\|REG~1" {  } { { "Mux8x1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux8x1.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1497879064545 "|PROJETO|mux8x1:L50|REG~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux8x1:L50\|REG~2 " "Found clock multiplexer mux8x1:L50\|REG~2" {  } { { "Mux8x1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux8x1.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1497879064545 "|PROJETO|mux8x1:L50|REG~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux8x1:L50\|REG~3 " "Found clock multiplexer mux8x1:L50\|REG~3" {  } { { "Mux8x1.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/Mux8x1.vhd" 7 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1497879064545 "|PROJETO|mux8x1:L50|REG~3"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1497879064545 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[22\] rot_32:L27\|shl\[22\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L27\|shl\[22\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[22\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L30\|shl\[22\] rot_32:L30\|shl\[22\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L30\|shl\[22\]\" is converted into an equivalent circuit using register \"rot_32:L30\|shl\[22\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L30|shl[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[22\] rot_32:L28\|shl\[22\]~_emulated rot_32:L28\|shl\[22\]~1 " "Register \"rot_32:L28\|shl\[22\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[22\]~_emulated\" and latch \"rot_32:L28\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[22\] rot_32:L29\|shl\[22\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L29\|shl\[22\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[22\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[22\] rot_32:L18\|shl\[22\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L18\|shl\[22\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[22\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L19\|shl\[22\] rot_32:L19\|shl\[22\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L19\|shl\[22\]\" is converted into an equivalent circuit using register \"rot_32:L19\|shl\[22\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L19|shl[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[22\] rot_32:L22\|shl\[22\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[22\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[22\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[22\] rot_32:L20\|shl\[22\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L20\|shl\[22\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[22\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[22\] rot_32:L21\|shl\[22\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L21\|shl\[22\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[22\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[23\] rot_32:L28\|shl\[23\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L28\|shl\[23\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[23\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[23\] rot_32:L18\|shl\[23\]~_emulated rot_32:L18\|shl\[23\]~5 " "Register \"rot_32:L18\|shl\[23\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[23\]~_emulated\" and latch \"rot_32:L18\|shl\[23\]~5\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L19\|shl\[23\] rot_32:L19\|shl\[23\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L19\|shl\[23\]\" is converted into an equivalent circuit using register \"rot_32:L19\|shl\[23\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L19|shl[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[23\] rot_32:L17\|shl\[23\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L17\|shl\[23\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[23\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[23\] rot_32:L20\|shl\[23\]~_emulated rot_32:L20\|shl\[23\]~3 " "Register \"rot_32:L20\|shl\[23\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[23\]~_emulated\" and latch \"rot_32:L20\|shl\[23\]~3\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[23\] rot_32:L21\|shl\[23\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L21\|shl\[23\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[23\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[24\] rot_32:L26\|shl\[24\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[24\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[24\] rot_32:L27\|shl\[24\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L27\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[24\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[24\] rot_32:L24\|shl\[24\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L24\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[24\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L30\|shl\[24\] rot_32:L30\|shl\[24\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L30\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L30\|shl\[24\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L30|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[24\] rot_32:L28\|shl\[24\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L28\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[24\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[24\] rot_32:L18\|shl\[24\]~_emulated rot_32:L18\|shl\[24\]~9 " "Register \"rot_32:L18\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[24\]~_emulated\" and latch \"rot_32:L18\|shl\[24\]~9\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L19\|shl\[24\] rot_32:L19\|shl\[24\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L19\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L19\|shl\[24\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L19|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[24\] rot_32:L17\|shl\[24\]~_emulated rot_32:L17\|shl\[24\]~3 " "Register \"rot_32:L17\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[24\]~_emulated\" and latch \"rot_32:L17\|shl\[24\]~3\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L23\|shl\[24\] rot_32:L23\|shl\[24\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L23\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L23\|shl\[24\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L23|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[24\] rot_32:L20\|shl\[24\]~_emulated rot_32:L20\|shl\[23\]~3 " "Register \"rot_32:L20\|shl\[24\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[24\]~_emulated\" and latch \"rot_32:L20\|shl\[23\]~3\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[25\] rot_32:L26\|shl\[25\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[25\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[25\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[25\] rot_32:L27\|shl\[25\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L27\|shl\[25\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[25\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[25\] rot_32:L24\|shl\[25\]~_emulated rot_32:L28\|shl\[22\]~1 " "Register \"rot_32:L24\|shl\[25\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[25\]~_emulated\" and latch \"rot_32:L28\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L30\|shl\[25\] rot_32:L30\|shl\[25\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L30\|shl\[25\]\" is converted into an equivalent circuit using register \"rot_32:L30\|shl\[25\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L30|shl[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[25\] rot_32:L29\|shl\[25\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L29\|shl\[25\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[25\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[25\] rot_32:L18\|shl\[25\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L18\|shl\[25\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[25\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L23\|shl\[25\] rot_32:L23\|shl\[25\]~_emulated rot_32:L18\|shl\[24\]~9 " "Register \"rot_32:L23\|shl\[25\]\" is converted into an equivalent circuit using register \"rot_32:L23\|shl\[25\]~_emulated\" and latch \"rot_32:L18\|shl\[24\]~9\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L23|shl[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[26\] rot_32:L26\|shl\[26\]~_emulated rot_32:L26\|shl\[26\]~5 " "Register \"rot_32:L26\|shl\[26\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[26\]~_emulated\" and latch \"rot_32:L26\|shl\[26\]~5\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[26\] rot_32:L24\|shl\[26\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L24\|shl\[26\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[26\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[26\] rot_32:L31\|shl\[26\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L31\|shl\[26\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[26\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[26\] rot_32:L18\|shl\[26\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L18\|shl\[26\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[26\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L23\|shl\[26\] rot_32:L23\|shl\[26\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L23\|shl\[26\]\" is converted into an equivalent circuit using register \"rot_32:L23\|shl\[26\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L23|shl[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[27\] rot_32:L26\|shl\[27\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[27\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[27\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[27\] rot_32:L18\|shl\[27\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L18\|shl\[27\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[27\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[28\] rot_32:L31\|shl\[28\]~_emulated rot_32:L26\|shl\[26\]~5 " "Register \"rot_32:L31\|shl\[28\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[28\]~_emulated\" and latch \"rot_32:L26\|shl\[26\]~5\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[28\] rot_32:L18\|shl\[28\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L18\|shl\[28\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[28\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[28\] rot_32:L22\|shl\[28\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[28\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[28\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[28\] rot_32:L20\|shl\[28\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L20\|shl\[28\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[28\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[29\] rot_32:L18\|shl\[29\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L18\|shl\[29\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[29\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[29\] rot_32:L16\|shl\[29\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[29\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[29\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[21\] rot_32:L27\|shl\[21\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L27\|shl\[21\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[21\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[21\] rot_32:L28\|shl\[21\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L28\|shl\[21\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[21\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[21\] rot_32:L29\|shl\[21\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L29\|shl\[21\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[21\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[21\] rot_32:L16\|shl\[21\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L16\|shl\[21\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[21\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[21\] rot_32:L22\|shl\[21\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[21\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[21\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L23\|shl\[21\] rot_32:L23\|shl\[21\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L23\|shl\[21\]\" is converted into an equivalent circuit using register \"rot_32:L23\|shl\[21\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L23|shl[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[21\] rot_32:L20\|shl\[21\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L20\|shl\[21\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[21\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[21\] rot_32:L21\|shl\[21\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L21\|shl\[21\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[21\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[20\] rot_32:L26\|shl\[20\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[20\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[20\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[20\] rot_32:L31\|shl\[20\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L31\|shl\[20\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[20\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[20\] rot_32:L29\|shl\[20\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L29\|shl\[20\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[20\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[20\] rot_32:L22\|shl\[20\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L22\|shl\[20\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[20\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[20\] rot_32:L20\|shl\[20\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L20\|shl\[20\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[20\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[20\] rot_32:L21\|shl\[20\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L21\|shl\[20\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[20\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[19\] rot_32:L26\|shl\[19\]~_emulated rot_32:L18\|shl\[24\]~9 " "Register \"rot_32:L26\|shl\[19\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[19\]~_emulated\" and latch \"rot_32:L18\|shl\[24\]~9\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[19\] rot_32:L24\|shl\[19\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L24\|shl\[19\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[19\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[19\] rot_32:L31\|shl\[19\]~_emulated rot_32:L28\|shl\[22\]~1 " "Register \"rot_32:L31\|shl\[19\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[19\]~_emulated\" and latch \"rot_32:L28\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[19\] rot_32:L22\|shl\[19\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L22\|shl\[19\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[19\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[19\] rot_32:L21\|shl\[19\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L21\|shl\[19\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[19\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[18\] rot_32:L26\|shl\[18\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[18\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[18\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[18\] rot_32:L25\|shl\[18\]~_emulated rot_32:L20\|shl\[23\]~3 " "Register \"rot_32:L25\|shl\[18\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[18\]~_emulated\" and latch \"rot_32:L20\|shl\[23\]~3\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[17\] rot_32:L26\|shl\[17\]~_emulated rot_32:L20\|shl\[23\]~3 " "Register \"rot_32:L26\|shl\[17\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[17\]~_emulated\" and latch \"rot_32:L20\|shl\[23\]~3\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[17\] rot_32:L24\|shl\[17\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L24\|shl\[17\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[17\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[17\] rot_32:L25\|shl\[17\]~_emulated rot_32:L18\|shl\[24\]~9 " "Register \"rot_32:L25\|shl\[17\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[17\]~_emulated\" and latch \"rot_32:L18\|shl\[24\]~9\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L30\|shl\[17\] rot_32:L30\|shl\[17\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L30\|shl\[17\]\" is converted into an equivalent circuit using register \"rot_32:L30\|shl\[17\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L30|shl[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[17\] rot_32:L18\|shl\[17\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L18\|shl\[17\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[17\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[17\] rot_32:L16\|shl\[17\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[17\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[17\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[17\] rot_32:L22\|shl\[17\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[17\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[17\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L23\|shl\[17\] rot_32:L23\|shl\[17\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L23\|shl\[17\]\" is converted into an equivalent circuit using register \"rot_32:L23\|shl\[17\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L23|shl[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[16\] rot_32:L26\|shl\[16\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L26\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[16\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[16\] rot_32:L24\|shl\[16\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L24\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[16\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[16\] rot_32:L25\|shl\[16\]~_emulated rot_32:L25\|shl\[16\]~5 " "Register \"rot_32:L25\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[16\]~_emulated\" and latch \"rot_32:L25\|shl\[16\]~5\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[16\] rot_32:L18\|shl\[16\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L18\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[16\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[16\] rot_32:L16\|shl\[16\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[16\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[16\] rot_32:L17\|shl\[16\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L17\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[16\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[16\] rot_32:L22\|shl\[16\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[16\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L23\|shl\[16\] rot_32:L23\|shl\[16\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L23\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L23\|shl\[16\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L23|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[16\] rot_32:L20\|shl\[16\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L20\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[16\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[16\] rot_32:L21\|shl\[16\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L21\|shl\[16\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[16\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[15\] rot_32:L26\|shl\[15\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[15\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[15\] rot_32:L27\|shl\[15\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L27\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[15\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[15\] rot_32:L24\|shl\[15\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L24\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[15\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[15\] rot_32:L25\|shl\[15\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L25\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[15\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[15\] rot_32:L18\|shl\[15\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L18\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[15\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[15\] rot_32:L16\|shl\[15\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[15\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[15\] rot_32:L17\|shl\[15\]~_emulated rot_32:L28\|shl\[22\]~1 " "Register \"rot_32:L17\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[15\]~_emulated\" and latch \"rot_32:L28\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[15\] rot_32:L22\|shl\[15\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[15\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L23\|shl\[15\] rot_32:L23\|shl\[15\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L23\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L23\|shl\[15\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L23|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[15\] rot_32:L20\|shl\[15\]~_emulated rot_32:L28\|shl\[22\]~1 " "Register \"rot_32:L20\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[15\]~_emulated\" and latch \"rot_32:L28\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[15\] rot_32:L21\|shl\[15\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L21\|shl\[15\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[15\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[14\] rot_32:L31\|shl\[14\]~_emulated rot_32:L26\|shl\[26\]~5 " "Register \"rot_32:L31\|shl\[14\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[14\]~_emulated\" and latch \"rot_32:L26\|shl\[26\]~5\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[14\] rot_32:L28\|shl\[14\]~_emulated rot_32:L26\|shl\[26\]~5 " "Register \"rot_32:L28\|shl\[14\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[14\]~_emulated\" and latch \"rot_32:L26\|shl\[26\]~5\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[14\] rot_32:L29\|shl\[14\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L29\|shl\[14\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[14\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[14\] rot_32:L18\|shl\[14\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L18\|shl\[14\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[14\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[14\] rot_32:L16\|shl\[14\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[14\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[14\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[14\] rot_32:L20\|shl\[14\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L20\|shl\[14\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[14\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L23\|shl\[13\] rot_32:L23\|shl\[13\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L23\|shl\[13\]\" is converted into an equivalent circuit using register \"rot_32:L23\|shl\[13\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L23|shl[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[12\] rot_32:L26\|shl\[12\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[12\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[12\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[12\] rot_32:L27\|shl\[12\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L27\|shl\[12\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[12\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[11\] rot_32:L24\|shl\[11\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L24\|shl\[11\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[11\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[11\] rot_32:L25\|shl\[11\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L25\|shl\[11\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[11\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[11\] rot_32:L28\|shl\[11\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L28\|shl\[11\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[11\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[11\] rot_32:L29\|shl\[11\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L29\|shl\[11\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[11\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[11\] rot_32:L16\|shl\[11\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[11\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[11\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[11\] rot_32:L17\|shl\[11\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L17\|shl\[11\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[11\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[10\] rot_32:L24\|shl\[10\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L24\|shl\[10\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[10\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[10\] rot_32:L25\|shl\[10\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L25\|shl\[10\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[10\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[10\] rot_32:L31\|shl\[10\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L31\|shl\[10\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[10\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[10\] rot_32:L28\|shl\[10\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L28\|shl\[10\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[10\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[10\] rot_32:L29\|shl\[10\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L29\|shl\[10\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[10\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[10\] rot_32:L16\|shl\[10\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[10\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[10\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[10\] rot_32:L17\|shl\[10\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L17\|shl\[10\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[10\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L19\|shl\[9\] rot_32:L19\|shl\[9\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L19\|shl\[9\]\" is converted into an equivalent circuit using register \"rot_32:L19\|shl\[9\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L19|shl[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[9\] rot_32:L20\|shl\[9\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L20\|shl\[9\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[9\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[9\] rot_32:L21\|shl\[9\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L21\|shl\[9\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[9\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[8\] rot_32:L28\|shl\[8\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L28\|shl\[8\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[8\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L19\|shl\[8\] rot_32:L19\|shl\[8\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L19\|shl\[8\]\" is converted into an equivalent circuit using register \"rot_32:L19\|shl\[8\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L19|shl[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[8\] rot_32:L20\|shl\[8\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L20\|shl\[8\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[8\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[8\] rot_32:L21\|shl\[8\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L21\|shl\[8\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[8\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[7\] rot_32:L26\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[7\] rot_32:L27\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L27\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[7\] rot_32:L24\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L24\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[7\] rot_32:L25\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L25\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L30\|shl\[7\] rot_32:L30\|shl\[7\]~_emulated rot_32:L28\|shl\[22\]~1 " "Register \"rot_32:L30\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L30\|shl\[7\]~_emulated\" and latch \"rot_32:L28\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L30|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[7\] rot_32:L31\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L31\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[7\] rot_32:L28\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L28\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[7\] rot_32:L29\|shl\[7\]~_emulated rot_32:L18\|shl\[24\]~9 " "Register \"rot_32:L29\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[7\]~_emulated\" and latch \"rot_32:L18\|shl\[24\]~9\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[7\] rot_32:L18\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L18\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L19\|shl\[7\] rot_32:L19\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L19\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L19\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L19|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[7\] rot_32:L16\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[7\] rot_32:L17\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L17\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[7\] rot_32:L22\|shl\[7\]~_emulated rot_32:L17\|shl\[24\]~3 " "Register \"rot_32:L22\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[7\]~_emulated\" and latch \"rot_32:L17\|shl\[24\]~3\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[7\] rot_32:L20\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L20\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[7\] rot_32:L21\|shl\[7\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L21\|shl\[7\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[7\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[6\] rot_32:L26\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[6\] rot_32:L27\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L27\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[6\] rot_32:L24\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L24\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[6\] rot_32:L25\|shl\[6\]~_emulated rot_32:L18\|shl\[23\]~5 " "Register \"rot_32:L25\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[6\]~_emulated\" and latch \"rot_32:L18\|shl\[23\]~5\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L30\|shl\[6\] rot_32:L30\|shl\[6\]~_emulated rot_32:L25\|shl\[16\]~5 " "Register \"rot_32:L30\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L30\|shl\[6\]~_emulated\" and latch \"rot_32:L25\|shl\[16\]~5\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L30|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[6\] rot_32:L31\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L31\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[6\] rot_32:L28\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L28\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[6\] rot_32:L29\|shl\[6\]~_emulated rot_32:L18\|shl\[24\]~9 " "Register \"rot_32:L29\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[6\]~_emulated\" and latch \"rot_32:L18\|shl\[24\]~9\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[6\] rot_32:L18\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L18\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L19\|shl\[6\] rot_32:L19\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L19\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L19\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L19|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[6\] rot_32:L16\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[6\] rot_32:L17\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L17\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[6\] rot_32:L22\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L20\|shl\[6\] rot_32:L20\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L20\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L20\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L20|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[6\] rot_32:L21\|shl\[6\]~_emulated rot_32:L29\|shl\[22\]~1 " "Register \"rot_32:L21\|shl\[6\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[6\]~_emulated\" and latch \"rot_32:L29\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[5\] rot_32:L26\|shl\[5\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[5\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[5\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[5\] rot_32:L27\|shl\[5\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L27\|shl\[5\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[5\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[5\] rot_32:L29\|shl\[5\]~_emulated rot_32:L29\|shl\[5\]~21 " "Register \"rot_32:L29\|shl\[5\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[5\]~_emulated\" and latch \"rot_32:L29\|shl\[5\]~21\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L26\|shl\[4\] rot_32:L26\|shl\[4\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L26\|shl\[4\]\" is converted into an equivalent circuit using register \"rot_32:L26\|shl\[4\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L26|shl[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L27\|shl\[4\] rot_32:L27\|shl\[4\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L27\|shl\[4\]\" is converted into an equivalent circuit using register \"rot_32:L27\|shl\[4\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L27|shl[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L30\|shl\[4\] rot_32:L30\|shl\[4\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L30\|shl\[4\]\" is converted into an equivalent circuit using register \"rot_32:L30\|shl\[4\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L30|shl[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[4\] rot_32:L31\|shl\[4\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L31\|shl\[4\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[4\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[4\] rot_32:L18\|shl\[4\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L18\|shl\[4\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[4\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L16\|shl\[4\] rot_32:L16\|shl\[4\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L16\|shl\[4\]\" is converted into an equivalent circuit using register \"rot_32:L16\|shl\[4\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L16|shl[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[4\] rot_32:L17\|shl\[4\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L17\|shl\[4\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[4\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L30\|shl\[3\] rot_32:L30\|shl\[3\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L30\|shl\[3\]\" is converted into an equivalent circuit using register \"rot_32:L30\|shl\[3\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L30|shl[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L31\|shl\[3\] rot_32:L31\|shl\[3\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L31\|shl\[3\]\" is converted into an equivalent circuit using register \"rot_32:L31\|shl\[3\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L31|shl[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L18\|shl\[3\] rot_32:L18\|shl\[3\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L18\|shl\[3\]\" is converted into an equivalent circuit using register \"rot_32:L18\|shl\[3\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L18|shl[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L17\|shl\[3\] rot_32:L17\|shl\[3\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L17\|shl\[3\]\" is converted into an equivalent circuit using register \"rot_32:L17\|shl\[3\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L17|shl[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[3\] rot_32:L22\|shl\[3\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[3\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[3\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[3\] rot_32:L21\|shl\[3\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L21\|shl\[3\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[3\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[2\] rot_32:L24\|shl\[2\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L24\|shl\[2\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[2\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[2\] rot_32:L25\|shl\[2\]~_emulated rot_32:L30\|shl\[22\]~1 " "Register \"rot_32:L25\|shl\[2\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[2\]~_emulated\" and latch \"rot_32:L30\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L29\|shl\[2\] rot_32:L29\|shl\[2\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L29\|shl\[2\]\" is converted into an equivalent circuit using register \"rot_32:L29\|shl\[2\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L29|shl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L19\|shl\[2\] rot_32:L19\|shl\[2\]~_emulated rot_32:L29\|shl\[5\]~21 " "Register \"rot_32:L19\|shl\[2\]\" is converted into an equivalent circuit using register \"rot_32:L19\|shl\[2\]~_emulated\" and latch \"rot_32:L29\|shl\[5\]~21\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L19|shl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[2\] rot_32:L22\|shl\[2\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[2\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[2\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[2\] rot_32:L21\|shl\[2\]~_emulated rot_32:L24\|shl\[24\]~1 " "Register \"rot_32:L21\|shl\[2\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[2\]~_emulated\" and latch \"rot_32:L24\|shl\[24\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L24\|shl\[1\] rot_32:L24\|shl\[1\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L24\|shl\[1\]\" is converted into an equivalent circuit using register \"rot_32:L24\|shl\[1\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L24|shl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L25\|shl\[1\] rot_32:L25\|shl\[1\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L25\|shl\[1\]\" is converted into an equivalent circuit using register \"rot_32:L25\|shl\[1\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L25|shl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L28\|shl\[1\] rot_32:L28\|shl\[1\]~_emulated rot_32:L18\|shl\[22\]~1 " "Register \"rot_32:L28\|shl\[1\]\" is converted into an equivalent circuit using register \"rot_32:L28\|shl\[1\]~_emulated\" and latch \"rot_32:L18\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L28|shl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L22\|shl\[1\] rot_32:L22\|shl\[1\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L22\|shl\[1\]\" is converted into an equivalent circuit using register \"rot_32:L22\|shl\[1\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L22|shl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L23\|shl\[1\] rot_32:L23\|shl\[1\]~_emulated rot_32:L18\|shl\[28\]~19 " "Register \"rot_32:L23\|shl\[1\]\" is converted into an equivalent circuit using register \"rot_32:L23\|shl\[1\]~_emulated\" and latch \"rot_32:L18\|shl\[28\]~19\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L23|shl[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "rot_32:L21\|shl\[1\] rot_32:L21\|shl\[1\]~_emulated rot_32:L27\|shl\[22\]~1 " "Register \"rot_32:L21\|shl\[1\]\" is converted into an equivalent circuit using register \"rot_32:L21\|shl\[1\]~_emulated\" and latch \"rot_32:L27\|shl\[22\]~1\"" {  } { { "rot_32.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/rot_32.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1497879071585 "|PROJETO|rot_32:L21|shl[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1497879071585 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879073326 "|PROJETO|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879073326 "|PROJETO|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879073326 "|PROJETO|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879073326 "|PROJETO|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879073326 "|PROJETO|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1497879073326 "|PROJETO|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1497879073326 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1497879074317 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1497879078163 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 24 " "Ignored 24 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1497879079368 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1497879079368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1497879082399 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1497879082399 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497879086608 "|PROJETO|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497879086608 "|PROJETO|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497879086608 "|PROJETO|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497879086608 "|PROJETO|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "PROJETO.vhd" "" { Text "C:/Users/Gustavo/Documents/UFSC/3ª Fase/Circuitos e Técnicas Digitais/PROJETO-EEL5105/Projeto/PROJETO.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1497879086608 "|PROJETO|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1497879086608 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1529 " "Implemented 1529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1497879086668 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1497879086668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1462 " "Implemented 1462 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1497879086668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1497879086668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 243 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 243 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1497879086917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 10:31:26 2017 " "Processing ended: Mon Jun 19 10:31:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1497879086917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1497879086917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1497879086917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1497879086917 ""}
