# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1670 6.4e-05 1024 380 440 273408 24.7882 13.6791 150.806 419.438 608.886 609.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 0.000128 1024 370 530 112640 14.2855 6.8567 73.0916 209.237 303.626 303.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 960 6.4e-05 1024 90 2830 285696 23.8156 13.5148 915.335 419.369 1372.2 1372.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 0.000128 2048 122 1630 105472 29.5413 14.3347 427.377 418.204 889.622 889.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 310 6.4e-05 512 97 290 24576 38.4295 6.7031 8.92272 219.576 273.866 274.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 0.001024 1024 190 3520 15744 0.695776 47.632 26.3228 74.6947 74.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 810 0.001024 2048 220 860 13760 1.37162 21.4936 52.4902 75.3986 75.4548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 570 0.000256 512 80 430 60416 3.41018 1.704 15.586 52.4369 73.2926 73.4184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1970 0.000256 2048 200 470 74496 7.07158 63.1215 209.787 280.024 280.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 730 0.000128 512 180 240 106496 8.42826 3.41123 16.795 104.668 133.485 133.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1670 6.4e-05 1024 380 440 273024 24.8957 13.5393 172.343 418.825 629.768 629.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 0.000128 1024 370 530 112896 14.3051 6.86742 84.211 209.038 314.578 314.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 960 6.4e-05 1024 90 2830 285696 23.8301 13.5219 1100.42 418.763 1556.69 1556.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 0.000128 2048 122 1630 104832 29.6916 14.3681 483.735 417.674 945.625 945.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 310 6.4e-05 512 97 290 9216 39.1606 6.58195 3.66483 204.095 253.733 253.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 0.001024 1024 190 3520 15696 0.694272 58.0854 26.2372 85.0597 85.1145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 810 0.001024 2048 220 860 13752 1.37075 24.6419 52.437 78.4934 78.5463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 570 0.000256 512 80 430 59904 3.3975 1.6937 17.7205 51.9518 74.9203 75.0412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1970 0.000256 2048 200 470 74520 7.11075 72.9182 209.553 289.622 289.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 730 0.000128 512 180 240 103680 8.4808 3.41197 17.6402 103.694 133.405 133.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1670 6.4e-05 1024 380 440 273920 24.7309 13.531 180.626 419.468 638.522 638.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 0.000128 1024 370 530 112640 14.3792 6.86637 87.5541 209.942 318.901 319.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 960 6.4e-05 1024 90 2830 285440 23.7809 13.5766 1143.9 419.396 1600.83 1600.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 0.000128 2048 122 1630 104960 29.7908 14.3708 506.777 420.058 971.158 971.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 310 6.4e-05 512 97 290 20480 38.2588 6.62243 5.10726 206.384 256.612 256.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 0.001024 1024 190 3520 15680 0.710656 60.5513 26.2568 87.5647 87.6122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 810 0.001024 2048 220 860 13760 1.37808 25.841 52.5364 79.7978 79.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 570 0.000256 512 80 430 58880 3.40368 1.68595 18.2997 51.7603 75.3039 75.4342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1970 0.000256 2048 200 470 74480 7.10064 75.9775 209.818 292.94 292.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 730 0.000128 512 180 240 104960 8.5543 3.43546 18.7033 105.022 135.897 136.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1670 6.4e-05 1024 380 440 273408 24.679 13.5066 168.492 418.799 625.646 625.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 0.000128 1024 370 530 112128 14.2567 6.84867 81.0306 208.591 310.892 311.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 960 6.4e-05 1024 90 2830 285696 23.6885 13.4876 1066.34 418.739 1522.42 1522.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 0.000128 2048 122 1630 104448 29.5077 14.3643 470.559 416.926 931.516 931.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 310 6.4e-05 512 97 290 12288 39.1583 6.62301 3.03718 206.397 255.455 255.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 0.001024 1024 190 3520 15648 0.712704 56.234 26.3175 83.3072 83.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 810 0.001024 2048 220 860 13728 1.37421 24.0023 52.4996 77.9199 77.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 570 0.000256 512 80 430 59904 3.35533 1.68765 17.321 51.769 74.291 74.4237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1970 0.000256 2048 200 470 74496 7.0879 70.3898 209.777 287.297 287.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 730 0.000128 512 180 240 104448 8.34854 3.41344 17.2822 103.315 132.546 132.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1670 6.4e-05 1024 380 440 273600 24.8361 13.5504 170.544 419.054 628.15 628.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 0.000128 1024 370 530 112000 14.3626 6.86691 82.3478 208.675 312.411 312.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 960 6.4e-05 1024 90 2830 284800 23.891 13.657 1078.08 418.991 1534.78 1534.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 0.000128 2048 122 1630 104000 29.794 14.3604 474.041 417.106 935.46 935.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 310 6.4e-05 512 97 290 12800 39.2154 6.63757 3.18371 206.398 255.675 255.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 0.001024 1024 190 3520 15700 0.713024 56.5903 26.4349 83.7818 83.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 810 0.001024 2048 220 860 13700 1.36387 24.193 52.4286 78.0282 78.0866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 570 0.000256 512 80 430 59200 3.41254 1.6937 17.2738 51.7718 74.3028 74.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1970 0.000256 2048 200 470 74500 7.08544 71.996 209.799 288.925 288.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 730 0.000128 512 180 240 102400 8.48698 3.42259 17.2142 103.315 132.622 132.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1670 6.4e-05 1024 380 440 272384 24.8313 13.5229 175.736 418.38 632.64 632.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 0.000128 1024 370 530 112896 14.331 6.85901 85.4732 209.424 316.245 316.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 960 6.4e-05 1024 90 2830 284928 23.7709 13.5086 1107.7 418.387 1563.53 1563.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 0.000128 2048 122 1630 105728 29.5992 14.3676 495.206 418.562 957.893 958.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 310 6.4e-05 512 97 290 14336 38.0015 6.56704 3.65037 202.072 250.531 250.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 930 0.001024 1024 190 3520 15680 0.712864 58.5042 26.2736 85.5351 85.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 810 0.001024 2048 220 860 13664 1.36806 25.0778 52.3051 78.7942 78.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 570 0.000256 512 80 430 59136 3.4184 1.69277 17.9524 51.8973 75.1219 75.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1970 0.000256 2048 200 470 74480 7.07178 74.1487 209.693 290.957 291.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 730 0.000128 512 180 240 103936 8.43562 3.4241 18.0881 103.56 133.695 133.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1670 6.4e-05 1024 380 440 272640 24.7321 13.525 175.952 417.511 631.885 632.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 0.000128 1024 370 530 111360 14.4078 6.87136 84.2941 208.994 314.727 314.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 960 6.4e-05 1024 90 2830 284160 23.8094 13.5086 1108.65 417.443 1563.58 1563.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 0.000128 2048 122 1630 103680 29.8769 14.4159 486.24 417.726 948.417 948.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 310 6.4e-05 512 97 290 15360 38.9732 6.63389 3.90461 206.269 256.022 256.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 0.001024 1024 190 3520 15600 0.712704 58.5088 26.1816 85.4459 85.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 810 0.001024 2048 220 860 13680 1.37216 25.1417 52.3903 78.9466 79.0015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 570 0.000256 512 80 430 59520 3.38896 1.68701 18.0904 51.7539 75.076 75.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1970 0.000256 2048 200 470 74400 7.05325 74.0875 209.514 290.699 290.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 730 0.000128 512 180 240 103680 8.42592 3.41862 18.098 103.258 133.386 133.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1670 6.4e-05 1024 380 440 272384 24.7263 13.4996 170.186 418.111 626.688 626.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 0.000128 1024 370 530 112640 14.3036 6.84851 82.6167 209.294 313.218 313.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 960 6.4e-05 1024 90 2830 284672 23.716 13.4884 1076.52 418.039 1531.93 1532.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 0.000128 2048 122 1630 104448 29.7219 14.3764 474.306 418.324 936.887 937.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 310 6.4e-05 512 97 290 16384 39.3712 6.7103 4.00963 209.141 259.47 259.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 0.001024 1024 190 3520 15616 0.713952 56.4126 26.2335 83.4024 83.4499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 810 0.001024 2048 220 860 13696 1.37091 24.193 52.4844 78.0913 78.1463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 570 0.000256 512 80 430 59392 3.4585 1.70573 17.4367 52.4735 75.2276 75.3598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1970 0.000256 2048 200 470 74368 7.04768 71.631 209.5 288.222 288.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 730 0.000128 512 180 240 106496 8.43712 3.4304 18.0144 104.693 134.759 134.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1670 6.4e-05 1024 380 440 270336 24.7086 13.4614 170.084 416.905 625.325 625.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 0.000128 1024 370 530 110592 14.1569 6.81626 81.9317 206.669 309.733 309.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 960 6.4e-05 1024 90 2830 282624 23.7252 13.4468 1075.45 416.84 1529.62 1529.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 0.000128 2048 122 1630 101376 29.6675 14.2644 464.097 413.081 921.27 921.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 310 6.4e-05 512 97 290 0 6.53552 0.005536 198.148 204.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 0.001024 1024 190 3520 15552 7.2303 57.2152 224.383 288.955 84.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 810 0.001024 2048 220 860 13632 1.37235 24.4915 52.5017 78.4088 78.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 570 0.000256 512 80 430 58368 3.43424 1.6855 17.353 51.8386 74.4649 74.5843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1970 0.000256 2048 200 470 74304 7.04915 72.2084 210.119 289.419 289.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 730 0.000128 512 180 240 104448 8.34819 3.39763 17.7895 103.385 133.099 133.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1670 6.4e-05 1024 380 440 272000 24.6851 13.5044 183.943 420.791 643.084 643.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 0.000128 1024 370 530 108800 14.3325 6.87104 86.011 208.449 315.818 315.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 960 6.4e-05 1024 90 2830 281600 23.9555 13.4882 1149.06 420.725 1607.38 1607.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 0.000128 2048 122 1630 102400 29.6101 14.3483 499.524 416.699 960.337 960.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 310 6.4e-05 512 97 290 0 6.62864 0.004544 208.262 214.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 0.001024 1024 190 3520 15600 7.32374 62.0753 234.807 304.33 89.4075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 810 0.001024 2048 220 860 13600 1.36819 26.2455 52.8966 80.5552 80.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 570 0.000256 512 80 430 57600 3.47174 1.68845 18.35 52.3025 75.9652 76.0893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1970 0.000256 2048 200 470 74400 7.08518 77.1768 211.676 295.98 296.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 730 0.000128 512 180 240 102400 8.49248 3.40314 18.7251 104.31 135.114 135.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1670 6.4e-05 1024 380 440 270336 24.8971 13.5028 214.815 417.962 671.344 671.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 0.000128 1024 370 530 110592 14.4938 6.85091 102.816 209.201 333.515 333.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 960 6.4e-05 1024 90 2830 282624 23.8933 13.4877 1344.71 417.964 1800.22 1800.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 0.000128 2048 122 1630 102400 30.0502 14.3345 586.716 418.249 1049.51 1049.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 310 6.4e-05 512 97 290 0 6.53926 0.00464 198.002 204.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 0.001024 1024 190 3520 15360 7.22534 69.3786 224.2 300.926 96.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 810 0.001024 2048 220 860 13568 1.36438 30.095 52.446 83.9464 84.0008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 570 0.000256 512 80 430 57344 3.54918 1.70803 21.4643 52.5169 79.3913 79.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1970 0.000256 2048 200 470 74240 7.05674 90.706 209.337 307.142 307.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 730 0.000128 512 180 240 106496 8.44307 3.41363 23.0148 104.702 139.755 139.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1670 6.4e-05 1024 380 450 274432 24.7133 13.5136 271.867 419.506 729.764 729.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1110 0.000128 1024 370 525 112128 14.4199 6.83408 136.161 209.755 367.325 367.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 960 6.4e-05 1024 90 2835 286208 23.711 13.5821 942.175 419.29 1398.92 1399.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 580 0.000128 2048 122 1635 105984 29.5968 14.3483 420.525 419.448 884.078 884.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 310 6.4e-05 512 97 285 12288 39.6038 6.708 4.58979 209.087 260.229 260.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 930 0.001024 1024 190 3525 15776 0.695552 48.9406 26.3273 76.0051 76.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 810 0.001024 2048 220 870 13728 1.3752 39.5509 52.4943 93.4627 93.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 570 0.000256 512 80 435 59904 3.42278 1.704 15.1825 52.4141 72.8827 73.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1970 0.000256 2048 200 465 74592 7.25782 114.604 209.746 331.651 331.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 730 0.000128 512 180 240 104448 8.53286 3.40774 28.4266 104.637 145.186 145.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1670 6.4e-05 1024 380 450 273920 24.8941 13.5412 267.409 419.094 725.105 725.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1110 0.000128 1024 370 525 112000 14.4612 6.86458 79.3519 209.722 310.556 310.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 960 6.4e-05 1024 90 2835 286080 23.8154 13.5229 954.465 419.027 1410.99 1411.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 580 0.000128 2048 122 1635 105600 29.7697 14.3667 424.944 419.075 888.313 888.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 310 6.4e-05 512 97 285 10240 40.0196 6.73178 3.99168 209.636 260.616 260.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 930 0.001024 1024 190 3525 15760 0.694784 49.748 26.2943 76.7814 76.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 810 0.001024 2048 220 870 13720 1.37216 21.1836 52.4572 75.0548 75.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 570 0.000256 512 80 435 60160 3.45309 1.72851 15.4347 52.5616 73.3321 73.4493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1970 0.000256 2048 200 465 74560 7.05008 62.3081 209.544 278.947 279.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 730 0.000128 512 180 240 104960 8.57168 3.41606 17.2297 104.915 134.314 134.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1670 6.4e-05 1024 380 450 273408 24.7874 13.9575 258.4 418.452 715.758 715.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1110 0.000128 1024 370 525 111360 14.4458 6.85066 78.0097 209.313 308.779 308.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 960 6.4e-05 1024 90 2835 285696 23.7401 13.5224 946.648 418.39 1402.46 1402.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 0.000128 2048 122 1635 105216 29.7034 14.4404 419.879 418.583 882.764 882.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 310 6.4e-05 512 97 285 6144 39.7401 6.61859 2.36854 206.313 255.28 255.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 0.001024 1024 190 3525 15744 0.694272 49.0742 26.2898 76.1003 76.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 810 0.001024 2048 220 870 13728 1.37437 21.0641 52.5055 74.9873 75.0428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 570 0.000256 512 80 435 59136 3.44294 1.69418 15.1225 52.2219 72.6531 72.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1970 0.000256 2048 200 465 74544 7.05152 62.0158 209.543 278.654 278.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 730 0.000128 512 180 240 102912 8.57962 3.40992 16.8141 104.244 133.231 133.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1670 6.4e-05 1024 380 450 273280 24.8152 13.5399 153.882 418.457 610.858 610.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 0.000128 1024 370 525 112000 14.4478 6.85894 73.5558 209.433 304.451 304.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 960 6.4e-05 1024 90 2835 285824 23.7938 13.527 971.716 418.388 1427.58 1427.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 0.000128 2048 122 1635 105728 29.6794 14.414 431.947 418.586 894.787 894.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 310 6.4e-05 512 97 285 7168 39.838 6.64998 2.87027 206.914 256.513 256.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 0.001024 1024 190 3525 15736 0.697056 50.7515 26.2857 77.7777 77.8331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 810 0.001024 2048 220 870 13720 1.37302 21.8161 52.5045 75.7372 75.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 570 0.000256 512 80 435 60032 3.45651 1.70765 15.8682 52.479 73.6668 73.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1970 0.000256 2048 200 465 74536 7.15904 63.263 209.529 279.998 280.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 730 0.000128 512 180 240 103936 8.61802 3.41536 16.6939 104.758 133.669 133.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1670 6.4e-05 1024 380 450 274432 24.6565 13.5375 158.364 419.168 615.897 616.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 0.000128 1024 370 525 111616 14.3604 6.85056 74.8334 209.105 305.311 305.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 960 6.4e-05 1024 90 2835 285696 23.8035 13.5018 944.525 419.158 1401.16 1401.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 0.000128 2048 122 1635 105472 29.5394 14.3645 441.544 417.937 903.546 903.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 310 6.4e-05 512 97 285 8192 40.0742 6.70707 3.07987 208.984 259.09 259.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 0.001024 1024 190 3525 15744 0.696576 49.0742 26.3109 76.1264 76.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 810 0.001024 2048 220 870 13696 1.37523 22.4154 52.4675 76.2997 76.3556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 570 0.000256 512 80 435 59392 3.45187 1.70477 16.0684 52.4029 73.7876 73.9141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1970 0.000256 2048 200 465 74560 7.05734 64.8065 209.625 281.534 281.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 730 0.000128 512 180 240 104448 8.52682 3.42835 16.0879 104.598 132.831 132.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1670 6.4e-05 1024 380 450 274176 24.7243 13.5389 180.358 419.02 637.813 637.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 0.000128 1024 370 525 110592 14.4809 6.87443 83.9484 208.896 314.355 314.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 960 6.4e-05 1024 90 2835 285696 23.8186 13.5308 1122.8 418.889 1579.21 1579.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 0.000128 2048 122 1635 104832 29.6724 14.3644 496.74 417.582 958.514 958.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 15 310 6.4e-05 512 97 285 0 6.58432 0.005664 204.069 210.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 0.001024 1024 190 3525 15696 7.27859 59.2425 230.326 296.97 86.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 810 0.001024 2048 220 870 13680 1.36829 25.5959 52.431 79.4388 79.4952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 570 0.000256 512 80 435 58752 3.45034 1.69421 18.1701 51.9678 75.4375 75.5637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1970 0.000256 2048 200 465 74520 7.0615 73.7532 209.583 290.44 290.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 730 0.000128 512 180 240 101376 8.61062 3.41059 17.8934 103.726 133.822 133.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1670 6.4e-05 1024 380 450 273920 24.7221 13.5246 176.07 419.108 633.591 633.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 0.000128 1024 370 525 111360 14.475 6.86656 82.9181 209.764 314.181 314.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 960 6.4e-05 1024 90 2835 285440 23.7895 13.915 1094.2 419.037 1551.11 1551.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 0.000128 2048 122 1635 104960 29.7969 14.5062 486.355 419.236 950.06 950.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 15 310 6.4e-05 512 97 285 0 6.6233 0.005504 206.119 212.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 0.001024 1024 190 3525 15680 7.31741 57.8472 233.345 298.633 85.8587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 810 0.001024 2048 220 870 13680 1.36806 24.9327 52.4492 78.7926 78.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 570 0.000256 512 80 435 58880 3.40336 1.68608 17.8382 51.7133 74.7951 74.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1970 0.000256 2048 200 465 74480 7.10675 72.1835 209.41 288.746 288.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 730 0.000128 512 180 240 104960 8.56304 3.42013 18.0203 104.93 135.117 135.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1670 6.4e-05 1024 380 450 273408 24.6726 13.5023 188.565 418.845 645.756 645.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 0.000128 1024 370 525 110592 14.3626 6.84451 88.214 208.567 318.147 318.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 960 6.4e-05 1024 90 2835 285696 23.6606 13.4922 1165.65 418.785 1621.75 1621.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 0.000128 2048 122 1635 104448 29.4845 14.3651 515.055 416.908 975.974 976.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 15 310 6.4e-05 512 97 285 0 6.61795 0.005376 206.332 213.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 0.001024 1024 190 3525 15648 7.30947 61.4764 232.576 301.482 88.5044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 810 0.001024 2048 220 870 13632 1.36602 26.6257 52.4204 80.4525 80.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 570 0.000256 512 80 435 58368 3.42672 1.68694 18.8846 51.7775 75.9287 76.0528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1970 0.000256 2048 200 465 74496 7.08803 76.899 209.704 293.738 293.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 730 0.000128 512 180 240 101376 8.51206 3.39744 18.672 103.323 134.089 134.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1670 6.4e-05 1024 380 450 273600 24.8036 13.547 187.137 418.711 644.368 644.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 0.000128 1024 370 525 110400 14.4923 6.86848 87.1637 208.409 317.095 317.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 960 6.4e-05 1024 90 2835 284800 23.8735 13.5416 1154.66 418.646 1610.88 1611.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 0.000128 2048 122 1635 104000 29.7579 14.3776 508.524 416.69 969.512 969.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 15 310 6.4e-05 512 97 285 0 6.63165 0.00448 206.15 212.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 0.001024 1024 190 3525 15700 7.3248 61.0118 232.444 300.904 88.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 810 0.001024 2048 220 870 13600 1.35987 26.1968 52.2908 79.8911 79.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 570 0.000256 512 80 435 57600 3.46598 1.68998 18.5012 51.7323 75.547 75.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1970 0.000256 2048 200 465 74500 7.05475 76.3028 209.533 292.934 292.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 730 0.000128 512 180 240 102400 8.4928 3.40122 18.7603 103.227 134.062 134.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1670 6.4e-05 1024 380 450 272384 24.8315 13.5258 187.327 418.864 644.714 644.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 0.000128 1024 370 525 111104 14.4741 6.85357 88.326 209.567 319.379 319.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 960 6.4e-05 1024 90 2835 284928 23.7614 13.5088 1162.5 418.932 1618.86 1618.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 0.000128 2048 122 1635 105728 29.5693 14.3403 521.828 419.019 984.919 985.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 310 6.4e-05 512 97 285 0 6.57104 0.00576 202.217 208.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 0.001024 1024 190 3525 15680 7.26122 61.4478 229.02 297.854 89.0368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 810 0.001024 2048 220 870 13664 1.37034 26.6989 52.5425 80.6536 80.7078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 570 0.000256 512 80 435 59136 3.41712 1.69309 19.0186 51.9566 76.2352 76.3599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1970 0.000256 2048 200 465 74480 7.04922 76.913 209.703 293.707 293.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 730 0.000128 512 180 240 100352 8.62899 3.39795 18.4602 103.677 134.347 134.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1670 6.4e-05 1024 380 450 272640 24.7196 13.5216 183.679 417.853 639.947 640.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 0.000128 1024 370 525 111360 14.3957 7.0065 86.7702 209.063 317.398 317.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 960 6.4e-05 1024 90 2835 284160 23.7917 13.6151 1140.16 417.844 1595.58 1595.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 0.000128 2048 122 1635 103680 29.8598 14.4086 502.274 418.012 964.719 964.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 15 310 6.4e-05 512 97 285 0 6.63213 0.005472 206.354 213.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 0.001024 1024 190 3525 15600 7.3223 59.8504 232.564 299.86 86.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 810 0.001024 2048 220 870 13560 1.36173 25.9584 52.3676 79.7325 79.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 570 0.000256 512 80 435 57600 3.4663 1.68934 18.1858 51.7948 75.2888 75.4135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1970 0.000256 2048 200 465 74400 7.0503 75.2882 209.511 291.889 291.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 730 0.000128 512 180 240 99840 8.6407 3.40173 18.0575 103.344 133.63 133.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1670 6.4e-05 1024 380 450 272384 24.6993 14.4683 175.989 417.858 633.181 633.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 0.000128 1024 370 525 110592 14.4829 6.85078 82.6163 209.176 313.28 313.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 960 6.4e-05 1024 90 2835 284672 23.7068 13.4886 1095.05 417.858 1550.27 1550.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 0.000128 2048 122 1635 104448 29.7103 14.3324 485.456 418.151 947.809 947.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1670 6.4e-05 1024 380 450 270336 24.7098 13.4633 205.591 416.478 660.409 660.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 0.000128 1024 370 525 107520 14.4179 6.81779 94.7396 206.424 322.553 322.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 960 6.4e-05 1024 90 2835 282624 23.7083 14.3575 1269.38 416.414 1724.02 1724.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 0.000128 2048 122 1635 101376 29.6217 14.3388 550.467 412.545 1007.14 1007.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1670 6.4e-05 1024 380 450 272000 24.6826 13.5004 207.043 416.698 662.088 662.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 0.000128 1024 370 525 108800 14.3238 6.83622 95.4411 206.39 323.148 323.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 960 6.4e-05 1024 90 2835 281600 23.9308 13.4881 1269.06 416.694 1723.33 1723.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 0.000128 2048 122 1635 102400 29.6042 14.4001 555.425 412.61 1012.2 1012.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 310 6.4e-05 512 97 285 0 6.6313 0.004256 206.211 212.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 0.001024 1024 190 3525 15600 7.32352 68.0619 232.503 308.016 95.1392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 810 0.001024 2048 220 870 13400 1.35578 28.8087 52.0234 82.2307 82.2876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 570 0.000256 512 80 435 57600 3.46566 1.68755 20.8442 51.792 77.9441 78.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1970 0.000256 2048 200 465 74400 7.06653 84.714 209.528 301.351 301.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 730 0.000128 512 180 240 102400 8.50381 3.40256 21.0798 103.295 136.464 136.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1670 6.4e-05 1024 380 450 270336 24.8813 13.504 187.413 418.371 644.335 644.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 0.000128 1024 370 525 110592 14.5031 6.85213 88.7089 209.419 319.638 319.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 960 6.4e-05 1024 90 2835 282624 23.8816 13.5273 1158.46 418.383 1614.41 1614.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 0.000128 2048 122 1635 102400 30.0385 14.36 509.063 418.708 972.33 972.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1670 6.4e-05 1024 380 440 271872 24.946 13.5955 259.024 419.056 716.792 716.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1110 0.000128 1024 370 540 112640 14.3988 6.83021 131.248 209.604 362.246 362.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 960 6.4e-05 1024 90 2840 286208 23.6878 13.5025 892.95 418.99 1349.3 1349.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 580 0.000128 2048 122 1640 104960 29.8233 14.4531 394.753 440.319 879.515 879.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 310 6.4e-05 512 97 300 16384 39.2849 6.70726 5.95635 216.505 268.689 268.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 930 0.001024 1024 190 3520 15776 0.694048 46.4959 26.4713 73.7091 73.7662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 810 0.001024 2048 220 860 13792 1.37213 19.9067 52.4472 73.7685 73.8243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 570 0.000256 512 80 440 59392 3.44096 1.70134 14.4383 52.3743 72.1131 72.2403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1970 0.000256 2048 200 480 74464 7.05696 116.658 209.744 333.505 333.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 730 0.000128 512 180 240 101376 8.69878 3.40922 26.6711 104.557 143.52 143.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1670 6.4e-05 1024 380 440 271360 25.1241 13.6035 272.868 419.459 731.223 731.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1110 0.000128 1024 370 540 112640 14.4168 6.86518 86.0709 209.884 317.394 317.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 960 6.4e-05 1024 90 2840 286080 23.8083 13.5275 1007.89 419.581 1464.98 1465.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 580 0.000128 2048 122 1640 104960 29.8618 14.4302 446.869 419.522 910.847 910.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 310 6.4e-05 512 97 300 15360 39.6511 6.73181 6.26931 209.812 262.704 262.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 930 0.001024 1024 190 3520 15760 0.694592 52.6602 26.3129 79.713 79.7696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 810 0.001024 2048 220 860 13800 1.37386 22.3846 52.5423 76.3449 76.4006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 570 0.000256 512 80 440 59520 3.47632 1.72928 16.4166 52.5963 74.3708 74.4839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1970 0.000256 2048 200 480 74480 7.06765 68.1308 209.815 285.058 285.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 730 0.000128 512 180 240 101120 8.7977 3.4225 18.09 105.004 135.499 135.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1670 6.4e-05 1024 380 440 271104 24.8896 13.523 146.952 418.804 604.341 604.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 0.000128 1024 370 540 112128 14.3839 6.8592 71.9252 209.56 302.887 303.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 960 6.4e-05 1024 90 2840 285696 23.7274 14.1178 936.103 418.656 1392.77 1392.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 0.000128 2048 122 1640 104448 29.8118 14.3556 413.168 418.851 876.349 876.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 310 6.4e-05 512 97 300 12288 39.1861 6.62118 4.44064 206.364 256.844 257.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 0.001024 1024 190 3520 15744 0.696896 48.761 26.2984 75.8019 75.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 810 0.001024 2048 220 860 13776 1.37053 20.8644 52.4921 74.7691 74.8254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 570 0.000256 512 80 440 59136 3.4384 1.6937 15.1764 52.2471 72.7089 72.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1970 0.000256 2048 200 480 74448 7.04717 62.3524 209.82 279.262 279.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 730 0.000128 512 180 240 99840 8.75254 3.41139 15.6567 104.313 132.315 132.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1670 6.4e-05 1024 380 440 270592 25.0769 13.5373 151.59 418.792 609.168 609.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 0.000128 1024 370 540 112000 14.4421 6.85875 73.5219 209.59 304.572 304.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 960 6.4e-05 1024 90 2840 285824 23.7701 13.8035 951.765 418.72 1408.22 1408.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 0.000128 2048 122 1640 104832 29.844 14.3733 421.442 418.874 884.698 884.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 310 6.4e-05 512 97 300 14336 39.1782 6.64576 5.59027 207.088 258.744 258.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 930 0.001024 1024 190 3520 15736 0.694752 49.8909 26.3022 76.9317 76.9884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 810 0.001024 2048 220 860 13776 1.37261 21.5081 52.5212 75.446 75.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 570 0.000256 512 80 440 59136 3.48058 1.70947 15.598 52.5231 73.4672 73.5928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1970 0.000256 2048 200 480 74424 7.05078 64.4013 209.698 281.197 281.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 730 0.000128 512 180 240 100352 8.81962 3.42112 15.3496 104.844 132.619 132.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1670 6.4e-05 1024 380 440 271360 24.9609 13.5154 152.578 419.093 610.317 610.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 0.000128 1024 370 540 111616 14.3663 6.85466 73.7461 209.144 304.277 304.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 960 6.4e-05 1024 90 2840 285696 23.7707 13.4984 911.076 419.02 1367.53 1367.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 0.000128 2048 122 1640 104448 29.7159 14.3503 424.616 417.851 886.698 886.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 310 6.4e-05 512 97 300 16384 39.3515 6.7072 3.77082 208.952 259.027 259.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 0.001024 1024 190 3520 15744 0.712704 47.1716 26.3008 74.2316 74.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 810 0.001024 2048 220 860 13760 1.3688 21.7283 52.4537 75.594 75.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 570 0.000256 512 80 440 59392 3.45258 1.70643 15.7426 52.3932 73.4529 73.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1970 0.000256 2048 200 480 74432 7.07174 65.1133 209.682 281.911 281.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 730 0.000128 512 180 240 100352 8.76131 3.42998 15.3574 104.583 132.32 132.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1670 6.4e-05 1024 380 440 270720 25.1051 13.6458 188.52 418.933 646.365 646.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 0.000128 1024 370 540 111744 14.3832 6.86448 91.3508 208.799 321.552 321.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 960 6.4e-05 1024 90 2840 285696 23.8127 13.5252 1181.36 418.866 1637.73 1637.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 0.000128 2048 122 1640 103680 29.8485 14.355 518.009 417.601 979.97 980.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 310 6.4e-05 512 97 300 9216 39.1235 6.58541 2.74045 204.153 252.835 253.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 0.001024 1024 190 3520 15696 0.711072 62.3616 26.3003 89.4165 89.4607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 810 0.001024 2048 220 860 13752 1.36563 26.5789 52.4449 80.4322 80.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 570 0.000256 512 80 440 58752 3.44864 1.69226 19.2595 51.9687 76.5204 76.6496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1970 0.000256 2048 200 480 74448 7.0689 80.1063 209.616 296.834 296.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 730 0.000128 512 180 240 99072 8.73786 3.42672 18.8463 103.722 134.919 135.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1670 6.4e-05 1024 380 440 269568 24.9334 13.5334 131.614 417.83 588.076 588.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 0.000128 1024 370 540 110592 14.2725 6.83821 63.1348 207.514 291.916 292.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 960 6.4e-05 1024 90 2840 283392 23.7821 13.5025 816.654 417.755 1271.86 1271.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 0.000128 2048 122 1640 101376 29.8484 14.2884 353.525 415.034 812.85 812.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 18 20 310 6.4e-05 512 97 300 0 6.54138 0.012288 198.099 204.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 0.001024 1024 190 3520 15552 7.2336 43.1048 224.426 274.882 70.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 810 0.001024 2048 220 860 13680 1.36826 18.6588 52.4939 72.5634 72.6182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 570 0.000256 512 80 440 57600 3.40077 1.67171 13.3972 51.2822 69.9008 70.0249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1970 0.000256 2048 200 480 74304 7.0921 55.9882 209.592 272.716 272.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 730 0.000128 512 180 240 96768 8.67136 3.38349 14.466 102.307 129.014 129.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1670 6.4e-05 1024 380 440 271360 24.951 13.5667 180.844 419.51 639.037 639.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 0.000128 1024 370 540 112640 14.3852 6.86746 88.1259 210.03 319.564 319.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 960 6.4e-05 1024 90 2840 285440 23.7808 13.5193 1134.8 419.447 1591.71 1591.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 0.000128 2048 122 1640 104960 29.781 14.3826 504.31 419.673 968.306 968.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 310 6.4e-05 512 97 300 10240 39.393 6.62218 2.94163 206.47 255.668 255.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 0.001024 1024 190 3520 15680 0.712704 60.177 26.2596 87.1913 87.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 810 0.001024 2048 220 860 13760 1.37162 25.7618 52.5412 79.7179 79.7722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 570 0.000256 512 80 440 57600 3.4513 1.68646 18.3027 51.7654 75.3609 75.4975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1970 0.000256 2048 200 480 74400 7.05232 77.0028 209.828 293.928 293.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 730 0.000128 512 180 240 99840 8.85178 3.43472 18.1965 105.032 135.701 135.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1670 6.4e-05 1024 380 440 271360 24.9326 13.5171 127.588 419.62 585.822 585.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 0.000128 1024 370 540 110080 14.1762 6.82413 60.4513 206.53 288.136 288.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 960 6.4e-05 1024 90 2840 284160 23.8707 13.5082 789.662 419.547 1246.75 1246.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 0.000128 2048 122 1640 102400 29.428 14.336 345.192 412.892 802.006 802.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 20 20 310 6.4e-05 512 97 300 0 6.61181 0.011168 206.387 213.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 0.001024 1024 190 3520 15520 7.30317 41.5451 232.542 281.513 68.4787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 810 0.001024 2048 220 860 13600 1.35987 17.8241 52.3259 71.5535 71.6092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 570 0.000256 512 80 440 56320 3.50458 1.68378 12.7286 51.817 69.8862 70.0129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1970 0.000256 2048 200 480 74240 7.04928 54.0137 209.488 270.595 270.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 730 0.000128 512 180 240 97280 8.74835 3.3952 12.7766 103.366 128.466 128.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1670 6.4e-05 1024 380 440 270336 24.9709 14.2069 168.813 418.445 626.601 626.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 0.000128 1024 370 540 110592 14.3616 6.84646 81.0882 208.419 310.871 310.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 960 6.4e-05 1024 90 2840 285696 23.6583 13.4885 1063.56 418.449 1519.31 1519.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 0.000128 2048 122 1640 102912 29.7651 14.3129 463.245 416.561 924.036 924.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 310 6.4e-05 512 97 300 12288 39.1337 6.61392 3.28922 206.224 255.495 255.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 0.001024 1024 190 3520 15648 0.711392 56.064 26.2114 83.0323 83.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 810 0.001024 2048 220 860 13728 1.36806 24.1225 52.4441 77.9765 78.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 570 0.000256 512 80 440 58368 3.41914 1.68374 17.3814 51.724 74.3622 74.4918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1970 0.000256 2048 200 480 74400 7.06691 71.893 209.676 288.68 288.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 730 0.000128 512 180 240 98304 8.67898 3.41293 16.7798 103.223 132.275 132.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1670 6.4e-05 1024 380 440 267264 25.0198 13.6239 120.766 416.522 576.097 576.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 0.000128 1024 370 540 107520 14.4092 6.81731 56.7552 206.381 284.523 284.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 960 6.4e-05 1024 90 2840 282624 23.7116 13.4456 751.882 416.444 1205.65 1205.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 0.000128 2048 122 1640 101376 29.625 14.39 327.74 412.596 784.515 784.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 310 6.4e-05 512 97 300 0 6.54474 0.005408 197.963 204.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 0.001024 1024 190 3520 15552 7.23494 40.0028 224.177 271.543 67.0044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 810 0.001024 2048 220 860 13632 1.36461 17.2554 52.4453 71.1074 71.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 570 0.000256 512 80 440 58368 3.4303 1.68493 12.5592 51.7902 69.6166 69.7426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1970 0.000256 2048 200 480 74304 7.08976 51.9103 209.551 268.595 268.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 730 0.000128 512 180 240 98304 8.70829 3.40355 12.2978 103.296 127.893 128.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1670 6.4e-05 1024 380 440 270400 25.1571 13.5902 177.352 418.706 634.974 635.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 0.000128 1024 370 540 112000 14.3536 6.86509 86.4231 208.507 316.314 316.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 960 6.4e-05 1024 90 2840 284800 23.8636 13.5434 1109.7 418.646 1565.92 1566.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 0.000128 2048 122 1640 104000 29.795 14.3583 491.329 416.748 952.394 952.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 310 6.4e-05 512 97 300 12800 39.2046 6.63594 3.56224 206.224 255.86 256.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 0.001024 1024 190 3520 15700 0.713664 58.9477 26.2901 85.9967 86.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 810 0.001024 2048 220 860 13700 1.36634 25.2436 52.3878 79.0415 79.0999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 570 0.000256 512 80 440 57600 3.46304 1.68899 17.9879 51.7277 75.0264 75.1587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1970 0.000256 2048 200 480 74400 7.05331 75.8413 209.692 292.629 292.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 730 0.000128 512 180 240 99200 8.67606 3.42678 17.8438 103.229 133.358 133.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1670 6.4e-05 1024 380 440 268800 24.9757 13.5066 125.12 417.039 580.806 580.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 0.000128 1024 370 540 108800 14.3119 6.84051 58.935 206.558 286.801 286.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 960 6.4e-05 1024 90 2840 281600 23.9259 13.4926 773.353 416.969 1227.91 1228.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 0.000128 2048 122 1640 102400 29.5874 14.4119 341.405 412.953 798.516 798.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 310 6.4e-05 512 97 300 0 6.63171 0.00432 206.375 213.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 0.001024 1024 190 3520 15600 7.32579 41.2127 232.688 281.351 68.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 810 0.001024 2048 220 860 13600 1.36304 17.6844 52.4242 71.5124 71.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 570 0.000256 512 80 440 57600 3.46794 1.69165 12.8522 51.8383 70.0047 70.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1970 0.000256 2048 200 480 74200 7.07821 53.3829 209.458 269.963 270.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 730 0.000128 512 180 240 96000 8.86413 3.40918 12.386 103.382 128.225 128.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1670 6.4e-05 1024 380 440 270592 24.9932 13.523 228.327 418.371 685.38 685.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 0.000128 1024 370 540 111104 14.4636 6.85277 109.407 209.312 340.192 340.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 960 6.4e-05 1024 90 2840 284928 23.7534 13.509 1411.77 418.299 1867.49 1867.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 0.000128 2048 122 1640 103936 29.8516 14.3782 624.691 418.457 1087.54 1087.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 310 6.4e-05 512 97 300 0 6.56922 0.004864 201.98 208.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 930 0.001024 1024 190 3520 15680 7.26144 74.6483 228.248 310.281 101.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 810 0.001024 2048 220 860 13664 1.36397 31.9506 52.3034 85.6601 85.7146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 570 0.000256 512 80 440 57344 3.47875 1.6937 22.8875 51.8987 80.1147 80.2386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1970 0.000256 2048 200 480 74368 7.05936 96.4631 209.454 313.02 313.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 730 0.000128 512 180 240 96768 8.83174 3.3999 22.2516 103.555 138.223 138.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1670 6.4e-05 1024 380 440 268800 25.1709 13.5151 147.012 419.022 604.888 605.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 0.000128 1024 370 540 107520 14.469 7.20877 68.4958 207.309 297.633 297.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 960 6.4e-05 1024 90 2840 283136 23.9053 13.5025 915.867 418.953 1372.39 1372.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 0.000128 2048 122 1640 100352 29.9089 14.4589 395.158 414.443 854.123 854.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1670 6.4e-05 1024 380 440 268800 25.0743 14.0145 215.952 417.764 672.97 673.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 0.000128 1024 370 540 111360 14.4068 6.86646 104.863 209.014 335.314 335.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 960 6.4e-05 1024 90 2840 284160 23.7874 13.5121 1349.88 417.935 1805.27 1805.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 0.000128 2048 122 1640 103680 29.8567 14.3688 595.863 417.858 1058.11 1058.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 20 310 6.4e-05 512 97 300 0 6.63475 0.00608 206.303 213.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 0.001024 1024 190 3520 15600 7.32493 71.0229 232.502 310.974 98.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 810 0.001024 2048 220 860 13680 1.36336 30.5715 52.4228 84.4012 84.4565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 570 0.000256 512 80 440 57600 3.46326 1.68749 22.1433 51.7789 79.2279 79.3543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1970 0.000256 2048 200 480 74400 7.07443 92.3054 209.77 309.193 309.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 730 0.000128 512 180 240 96000 8.85437 3.40218 21.2068 103.314 136.963 137.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1670 6.4e-05 1024 380 440 268800 25.0251 13.5159 146.881 417.61 603.2 603.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 0.000128 1024 370 540 107520 14.4196 7.48656 69.0076 206.445 297.513 297.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 960 6.4e-05 1024 90 2840 284160 23.741 13.5068 914.237 417.544 1369.19 1369.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 0.000128 2048 122 1640 99840 29.9171 14.2746 391.386 412.721 848.456 848.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 310 6.4e-05 512 97 300 0 6.62557 0.006144 206.236 212.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 0.001024 1024 190 3520 15360 7.31574 47.5047 232.254 287.195 74.3031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 810 0.001024 2048 220 860 13440 1.35578 20.5271 52.0598 73.9863 74.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 570 0.000256 512 80 440 57600 3.46512 1.68931 15.1181 51.8239 72.2474 72.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1970 0.000256 2048 200 480 74160 7.0431 62.8474 209.352 279.286 279.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 730 0.000128 512 180 240 92160 9.06816 3.40173 14.0125 103.326 129.987 130.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1670 6.4e-05 1024 380 440 270336 24.8735 13.5045 209.824 418.198 666.564 666.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 0.000128 1024 370 540 110592 14.4707 6.84861 100.858 209.308 331.643 331.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 960 6.4e-05 1024 90 2840 284672 23.6962 13.4881 1308.99 418.187 1764.52 1764.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 0.000128 2048 122 1640 104448 29.7023 14.3486 582.155 418.309 1044.68 1044.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 310 6.4e-05 512 97 300 16384 39.354 6.70339 5.22234 209.189 260.708 260.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 0.001024 1024 190 3520 15616 0.710272 68.7658 26.2554 95.7739 95.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 810 0.001024 2048 220 860 13696 1.36573 29.6119 52.5025 83.5235 83.5793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 570 0.000256 512 80 440 59392 3.45632 1.70394 22.0436 52.4845 79.8409 79.9744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1970 0.000256 2048 200 480 74368 7.05325 89.4579 209.748 306.302 306.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 730 0.000128 512 180 240 98304 8.88592 3.42835 21.2069 104.721 138.426 138.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1670 6.4e-05 1024 380 440 270336 24.8922 13.5086 142.577 418.034 599.178 599.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 0.000128 1024 370 540 110592 14.503 6.85002 68.2679 209.241 299.016 299.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 960 6.4e-05 1024 90 2840 282624 23.9001 13.521 875.886 417.965 1331.44 1331.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 0.000128 2048 122 1640 102400 30.0354 14.3566 386.59 418.311 849.452 849.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 310 6.4e-05 512 97 300 0 6.5367 0.004128 198.04 204.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 0.001024 1024 190 3520 15360 7.22611 45.8321 224.246 277.429 72.8221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 810 0.001024 2048 220 860 13568 1.36534 19.9496 52.4513 73.8094 73.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 570 0.000256 512 80 440 57344 3.54435 1.70448 14.5263 52.528 72.4629 72.5888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1970 0.000256 2048 200 480 74240 7.04893 60.9239 209.572 277.589 277.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 730 0.000128 512 180 240 98304 8.90531 3.41104 14.4255 104.72 131.65 131.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1670 6.4e-05 1024 380 440 267264 24.9967 13.4643 181.169 416.463 636.259 636.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 0.000128 1024 370 540 107520 14.4125 6.81971 85.7895 206.461 313.638 313.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 960 6.4e-05 1024 90 2840 282624 23.7166 13.5641 1133.49 416.4 1587.33 1587.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 0.000128 2048 122 1640 101376 29.6466 14.2807 496.551 412.614 953.253 953.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 310 6.4e-05 512 97 300 0 6.53379 0.005376 197.936 204.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 0.001024 1024 190 3520 15552 7.2264 59.9423 224.144 291.433 86.9351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 810 0.001024 2048 220 860 13632 1.36445 25.7567 52.439 79.6008 79.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 570 0.000256 512 80 440 58368 3.43258 1.68182 18.8181 51.7909 75.8781 76.0025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1970 0.000256 2048 200 480 74304 7.04717 77.8937 209.52 294.505 294.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 730 0.000128 512 180 240 98304 8.69805 3.39654 18.4376 103.883 134.598 134.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1670 6.4e-05 1024 380 440 264192 24.8419 13.3451 127.2 413.055 578.611 578.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 0.000128 1024 370 540 104448 14.6705 6.82803 58.436 206.836 286.924 287.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 960 6.4e-05 1024 90 2840 276480 23.8419 13.3293 784.268 412.98 1234.58 1234.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 0.000128 2048 122 1640 98304 30.2263 14.3097 339.1 413.566 797.365 797.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 310 6.4e-05 512 97 300 0 6.53926 0.004704 198.287 204.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 0.001024 1024 190 3520 15360 7.23133 41.5108 224.523 273.386 68.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 810 0.001024 2048 220 860 13440 1.36608 18.1369 52.4939 72.038 72.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 570 0.000256 512 80 440 55296 3.33805 1.62848 12.9022 49.9058 67.9296 68.0562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1970 0.000256 2048 200 480 74112 16.0734 55.4829 209.743 281.347 281.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 730 0.000128 512 180 240 86016 8.86605 3.3488 11.8788 99.3987 123.671 123.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1670 6.4e-05 1024 380 440 268800 24.9684 13.5063 190.372 416.766 645.777 645.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 0.000128 1024 370 540 108800 14.3288 6.83107 89.9948 206.522 317.837 317.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 960 6.4e-05 1024 90 2840 281600 23.9365 13.4899 1180.88 416.703 1635.17 1635.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 0.000128 2048 122 1640 102400 29.5932 14.3109 517.798 412.672 974.535 974.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 310 6.4e-05 512 97 300 0 6.63552 0.0056 206.239 212.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 0.001024 1024 190 3520 15600 7.32774 63.1234 232.532 303.107 90.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 810 0.001024 2048 220 860 13600 1.36397 26.6219 52.3894 80.4173 80.4741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 570 0.000256 512 80 440 57600 3.4727 1.68787 19.3884 51.818 76.5441 76.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1970 0.000256 2048 200 480 74200 7.06266 81.0372 209.321 297.464 297.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 730 0.000128 512 180 240 96000 8.85245 3.40262 18.6883 103.314 134.442 134.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1670 6.4e-05 1024 380 440 262400 25.0313 13.3615 132.051 412.987 583.599 583.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 0.000128 1024 370 540 108800 14.3346 6.83008 63.5026 206.811 291.635 291.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 960 6.4e-05 1024 90 2840 275200 23.9867 13.3989 829.168 412.912 1279.63 1279.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 0.000128 2048 122 1640 102400 29.5588 14.2975 367.786 413.521 825.328 825.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 310 6.4e-05 512 97 300 0 6.62938 0.00512 206.499 213.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 0.001024 1024 190 3520 15200 7.31898 44.0512 232.536 284.037 70.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 810 0.001024 2048 220 860 13200 1.35466 18.2374 51.8828 71.5174 71.5773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 570 0.000256 512 80 440 57600 3.47798 1.69398 14.0334 51.9838 71.3486 71.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1970 0.000256 2048 200 480 74000 7.05059 57.3647 209.443 273.903 273.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 730 0.000128 512 180 240 89600 9.21248 3.39763 12.8407 103.507 129.141 129.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1670 6.4e-05 1024 380 456 271872 24.9429 13.5291 255.64 419.119 713.392 713.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1110 0.000128 1024 370 528 111104 14.5228 6.83411 125.976 209.639 357.127 357.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 960 6.4e-05 1024 90 2832 285696 23.7344 13.4983 880.278 419.12 1336.79 1336.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 580 0.000128 2048 122 1632 105472 29.6666 14.3524 391.779 419.285 855.237 855.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1670 6.4e-05 1024 380 456 272000 25.0625 13.7998 246.672 419.063 704.769 704.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1110 0.000128 1024 370 528 110720 14.5907 6.8624 77.1617 209.607 308.385 308.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 960 6.4e-05 1024 90 2832 286080 23.8085 13.525 934.149 419.091 1390.74 1390.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 580 0.000128 2048 122 1632 104960 29.866 14.372 413.934 419.043 877.375 877.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1670 6.4e-05 1024 380 456 271104 24.895 13.5217 148.393 418.702 605.678 605.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 0.000128 1024 370 528 110592 14.5183 6.85869 69.7701 209.539 300.847 300.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 960 6.4e-05 1024 90 2832 284928 23.7777 13.6512 918.056 418.624 1374.27 1374.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 0.000128 2048 122 1632 105216 29.6597 14.3548 409.219 418.931 872.322 872.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1670 6.4e-05 1024 380 456 270336 25.0633 13.5228 232.003 418.799 689.558 689.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1110 0.000128 1024 370 528 109056 14.5105 6.8457 54.4476 208.541 284.498 284.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 960 6.4e-05 1024 90 2832 284160 23.7994 13.4955 592.491 418.732 1048.68 1048.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 580 0.000128 2048 122 1632 104448 29.4966 14.4532 262.209 416.892 723.21 723.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1670 6.4e-05 1024 380 456 271488 24.9294 13.5414 172.961 418.466 630.065 630.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 0.000128 1024 370 528 110208 14.5835 6.86662 80.425 209.426 311.461 311.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 960 6.4e-05 1024 90 2832 284928 23.8466 13.5276 1057.71 418.558 1513.81 1513.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 0.000128 2048 122 1632 104832 29.8139 14.4056 472.407 418.605 935.394 935.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1670 6.4e-05 1024 380 456 270592 24.9915 13.5312 110.884 418.91 568.478 568.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 0.000128 1024 370 528 109312 14.6144 6.85261 51.025 209.532 282.179 282.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 960 6.4e-05 1024 90 2832 284928 23.7568 14.2129 670.082 418.739 1126.95 1127.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 0.000128 2048 122 1632 103936 29.8531 14.377 295.835 418.893 759.114 759.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1670 6.4e-05 1024 380 456 271360 24.9323 13.5141 167.34 419.019 624.97 625.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 0.000128 1024 370 528 110592 14.4498 6.8505 78.4144 209.019 308.89 309.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 960 6.4e-05 1024 90 2832 285696 23.7621 13.9694 974.775 418.919 1431.58 1431.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 0.000128 2048 122 1632 104448 29.6739 14.3404 455.124 417.826 917.126 917.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1670 6.4e-05 1024 380 456 270336 24.8926 13.507 112.721 418.153 569.445 569.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 0.000128 1024 370 528 110592 14.4692 7.44173 52.4619 209.214 283.743 283.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 960 6.4e-05 1024 90 2832 284672 23.6953 13.4814 629.212 418.085 1084.64 1084.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 0.000128 2048 122 1632 104448 29.7039 14.3325 302.72 420.141 767.065 767.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1670 6.4e-05 1024 380 456 271872 24.9391 13.535 183.177 419.332 641.146 641.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 0.000128 1024 370 528 110592 14.4851 6.86326 85.6236 209.087 316.217 316.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 960 6.4e-05 1024 90 2832 285696 23.7995 13.7912 1126.6 419.268 1583.62 1583.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 0.000128 2048 122 1632 104832 29.6854 14.4295 501.923 417.992 964.191 964.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1670 6.4e-05 1024 380 456 269568 24.9159 13.5045 127.825 417.402 583.815 583.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 0.000128 1024 370 528 108288 14.4637 6.83827 58.707 207.3 287.467 287.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 960 6.4e-05 1024 90 2832 283392 23.7912 13.4909 784.146 417.334 1238.92 1239.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 0.000128 2048 122 1632 103680 29.4879 14.3088 346.702 414.447 805.103 805.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1670 6.4e-05 1024 380 456 271360 24.9722 13.5328 172.688 419.172 630.528 630.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 0.000128 1024 370 528 110080 14.5797 6.86746 80.8139 209.794 312.214 312.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 960 6.4e-05 1024 90 2832 285440 23.7881 13.5127 1069.43 419.147 1526.03 1526.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 0.000128 2048 122 1632 104960 29.7858 14.3961 475.204 419.336 938.881 939.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1670 6.4e-05 1024 380 456 271360 24.941 13.6151 125.109 419.173 583.003 583.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 0.000128 1024 370 528 107520 14.3976 6.82368 56.7886 206.349 284.516 284.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 960 6.4e-05 1024 90 2832 284160 23.8514 13.5022 762.301 419.303 1219.12 1219.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 0.000128 2048 122 1632 102400 29.4544 14.268 333.378 412.46 789.72 789.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1670 6.4e-05 1024 380 456 270336 24.9737 13.5113 224.213 418.437 681.3 681.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 0.000128 1024 370 528 109056 14.5072 6.84029 103.744 208.31 333.56 333.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 960 6.4e-05 1024 90 2832 284160 23.7755 15.0168 1365.96 418.571 1823.48 1823.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 0.000128 2048 122 1632 104448 29.458 14.338 607.942 416.437 1068.34 1068.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1670 6.4e-05 1024 380 456 267264 25.03 13.4653 141.196 416.734 596.591 596.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 0.000128 1024 370 528 107520 14.4056 7.35917 65.246 206.386 293.555 293.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 960 6.4e-05 1024 90 2832 282624 23.7135 13.5212 868.544 416.446 1322.39 1322.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 0.000128 2048 122 1632 101376 29.6266 14.293 377.517 412.683 834.281 834.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1670 6.4e-05 1024 380 456 270400 25.148 13.5484 219.341 418.612 676.817 676.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 0.000128 1024 370 528 108800 14.6086 6.87514 101.199 208.351 331.185 331.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 960 6.4e-05 1024 90 2832 284800 23.8587 13.5352 1345.9 418.542 1802 1802.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 0.000128 2048 122 1632 104000 29.7756 14.3587 594.439 416.6 1055.33 1055.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1670 6.4e-05 1024 380 456 268800 24.9715 13.5058 148.279 416.774 603.696 603.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 0.000128 1024 370 528 105600 14.6053 6.83994 66.6607 206.383 294.644 294.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 960 6.4e-05 1024 90 2832 281600 23.9316 13.4897 901.533 416.61 1355.72 1355.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 0.000128 2048 122 1632 102400 29.5999 14.3198 398.082 412.599 854.761 854.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1670 6.4e-05 1024 380 456 270592 24.9923 13.5229 214.235 418.785 671.699 671.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 0.000128 1024 370 528 109312 14.6072 6.85875 99.7338 209.519 330.874 330.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 960 6.4e-05 1024 90 2832 284928 23.744 13.5145 1314.18 418.721 1770.32 1770.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 0.000128 2048 122 1632 103936 29.8446 14.3647 582.037 418.882 1045.28 1045.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1670 6.4e-05 1024 380 456 268800 25.1606 13.5224 141.863 418.62 599.339 599.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 0.000128 1024 370 528 107520 14.4727 6.84083 64.8964 207.109 293.475 293.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 960 6.4e-05 1024 90 2832 283136 23.8998 13.4963 868.408 418.576 1324.54 1324.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 0.000128 2048 122 1632 100352 29.9216 14.5364 373.477 414.122 832.214 832.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1670 6.4e-05 1024 380 456 270720 24.881 13.521 209.608 417.355 665.531 665.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 0.000128 1024 370 528 109440 14.5906 6.86342 97.3137 208.81 327.745 327.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 960 6.4e-05 1024 90 2832 284160 23.7949 13.5106 1283.73 417.36 1738.55 1738.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 0.000128 2048 122 1632 103680 29.8562 14.3708 562.769 417.448 1024.6 1024.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1670 6.4e-05 1024 380 456 268800 25.039 13.5086 135.569 417.919 592.206 592.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 0.000128 1024 370 528 107520 14.4405 6.82598 61.937 206.599 289.963 290.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 960 6.4e-05 1024 90 2832 284160 23.7302 13.5 829.09 417.851 1284.34 1284.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 0.000128 2048 122 1632 99840 29.9143 14.3294 351.666 413.094 809.169 809.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1670 6.4e-05 1024 380 456 270336 24.874 13.5834 200.229 418.156 657.004 657.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 0.000128 1024 370 528 110592 14.477 6.84986 94.1055 209.218 324.804 324.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 960 6.4e-05 1024 90 2832 284672 23.6894 13.4853 1229.01 418.094 1684.44 1684.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 0.000128 2048 122 1632 104448 29.7009 14.3298 543.197 418.257 1005.64 1005.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1670 6.4e-05 1024 380 456 270336 24.9135 13.5055 134.286 418.324 591.197 591.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 0.000128 1024 370 528 110592 14.4941 6.85008 62.9616 209.382 293.852 293.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 960 6.4e-05 1024 90 2832 282624 23.8981 13.4919 820.362 418.248 1276.16 1276.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 0.000128 2048 122 1632 102400 30.0694 14.334 359.972 418.653 823.2 823.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1670 6.4e-05 1024 380 450 270336 25.129 13.6602 287.493 419.048 745.493 745.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1110 0.000128 1024 370 525 109568 14.6263 6.83386 135.364 209.629 366.612 366.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 960 6.4e-05 1024 90 2850 285696 23.7457 14.6964 1002.57 418.985 1460.15 1460.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 580 0.000128 2048 122 1650 104960 29.7522 14.3895 447.049 419.085 910.434 910.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1670 6.4e-05 1024 380 450 270080 25.2693 13.6477 234.638 419.068 692.788 692.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1110 0.000128 1024 370 525 109440 14.682 6.86589 72.4171 209.614 303.739 303.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 960 6.4e-05 1024 90 2850 285440 23.8657 13.5294 898.112 419.005 1354.67 1354.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 580 0.000128 2048 122 1650 104960 29.8915 14.4896 401.733 419.151 865.422 865.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1670 6.4e-05 1024 380 450 270080 25.2253 13.8658 218.769 419.188 677.213 677.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1110 0.000128 1024 370 525 108800 14.7434 6.87504 120.462 209.698 351.935 352.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 960 6.4e-05 1024 90 2850 285440 23.792 13.5174 581.724 419.111 1038.31 1038.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 580 0.000128 2048 122 1650 104960 29.7828 14.4471 259.91 419.332 723.627 723.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1670 6.4e-05 1024 380 450 269568 25.1644 13.5209 152.551 418.285 609.683 609.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 0.000128 1024 370 525 109056 14.6379 6.85875 69.9728 209.349 300.978 301.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 960 6.4e-05 1024 90 2850 284928 23.7963 13.5106 954.728 418.214 1410.41 1410.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 0.000128 2048 122 1650 104448 29.7935 14.3542 425.356 418.455 888.12 888.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1670 6.4e-05 1024 380 450 268800 25.2244 13.5128 230.37 418.842 688.117 688.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1110 0.000128 1024 370 525 107520 14.6253 6.84442 54.4178 208.506 284.552 284.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 960 6.4e-05 1024 90 2850 284160 23.7992 13.4922 615.843 418.776 1072.07 1072.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 580 0.000128 2048 122 1650 102912 29.7919 14.336 270.698 416.933 731.915 732.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1670 6.4e-05 1024 380 450 269696 25.1822 13.5361 165.655 418.793 623.333 623.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 0.000128 1024 370 525 109312 14.6502 6.8648 75.9701 209.582 307.218 307.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 960 6.4e-05 1024 90 2850 284928 23.8416 13.5285 1018.83 418.755 1475.12 1475.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 0.000128 2048 122 1650 104832 29.7904 14.4117 460.113 418.901 923.376 923.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1670 6.4e-05 1024 380 450 268800 25.2042 13.5253 106.562 418.487 563.941 564.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 0.000128 1024 370 525 109312 14.609 6.86746 48.6923 209.367 279.693 279.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 960 6.4e-05 1024 90 2850 284928 23.7569 13.5045 647.779 418.406 1103.6 1103.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 0.000128 2048 122 1650 103936 29.8337 14.3733 287.509 418.656 750.532 750.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1670 6.4e-05 1024 380 450 270336 25.092 13.5127 173.299 419.446 631.522 631.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 0.000128 1024 370 525 108544 14.6139 6.89789 78.5479 209.233 309.452 309.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 960 6.4e-05 1024 90 2850 285696 23.7484 13.5025 1019.2 419.383 1476 1476.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 0.000128 2048 122 1650 104448 29.6707 14.3342 474.036 418.261 936.468 936.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1670 6.4e-05 1024 380 450 268288 25.1804 13.5099 115.313 418.123 572.29 572.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 0.000128 1024 370 525 108544 14.631 6.8465 52.5304 209.196 283.363 283.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 960 6.4e-05 1024 90 2850 284672 23.6969 13.489 652.193 418.048 1107.59 1107.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 0.000128 2048 122 1650 104448 29.6996 14.3477 314.699 418.23 777.133 777.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1670 6.4e-05 1024 380 450 269568 25.247 13.5368 181.424 418.945 639.323 639.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 0.000128 1024 370 525 108288 14.6731 6.86614 82.7606 208.797 313.256 313.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 960 6.4e-05 1024 90 2850 285696 23.7981 13.5234 1130.77 418.873 1587.12 1587.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 0.000128 2048 122 1650 103680 29.859 14.3708 496.318 417.479 958.186 958.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1670 6.4e-05 1024 380 450 267264 25.1476 13.5107 130.113 417.551 586.49 586.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 0.000128 1024 370 525 105984 14.6441 6.84237 58.2388 207.375 287.252 287.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 960 6.4e-05 1024 90 2850 283392 23.7811 13.7808 806.521 417.462 1261.71 1261.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 0.000128 2048 122 1650 101376 29.8375 14.2895 349.776 414.578 808.64 808.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1670 6.4e-05 1024 380 450 270080 25.1139 13.5293 176.864 419.462 635.134 635.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 0.000128 1024 370 525 108800 14.6721 6.86912 81.2042 209.941 312.843 312.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 960 6.4e-05 1024 90 2850 285440 23.7749 13.5179 1098.15 419.399 1555 1555.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 0.000128 2048 122 1650 104960 29.7919 14.4771 491.399 419.627 955.457 955.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1670 6.4e-05 1024 380 450 268800 25.1719 14.5121 124.77 419.57 584.189 584.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 0.000128 1024 370 525 104960 14.5757 6.82582 55.1653 206.512 283.234 283.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 960 6.4e-05 1024 90 2850 284160 23.8582 13.5015 768.581 419.503 1225.61 1225.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 0.000128 2048 122 1650 102400 29.4511 14.3777 338.241 412.891 795.118 795.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1670 6.4e-05 1024 380 450 268800 25.1576 13.5102 216.127 418.448 673.405 673.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 0.000128 1024 370 525 107520 14.6029 6.84378 98.1575 208.315 328.074 328.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 960 6.4e-05 1024 90 2850 284160 23.7914 13.5007 1331.52 418.391 1787.37 1787.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 0.000128 2048 122 1650 102912 29.7454 14.3732 586.451 416.462 1047.19 1047.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1670 6.4e-05 1024 380 450 267264 25.0199 13.4676 143.844 416.902 599.394 599.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 0.000128 1024 370 525 104448 14.6417 6.82067 63.3824 206.577 291.579 291.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 960 6.4e-05 1024 90 2850 282624 23.7002 13.4447 885.874 416.834 1340.01 1340.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 0.000128 2048 122 1650 101376 29.6436 14.3789 389.055 413.048 846.279 846.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1670 6.4e-05 1024 380 450 268800 25.2705 13.5505 215.239 418.718 672.944 673.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 0.000128 1024 370 525 108800 14.6053 6.9593 98.8794 208.4 328.998 329.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 960 6.4e-05 1024 90 2850 284800 23.868 13.5318 1331.68 418.654 1787.89 1788.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 0.000128 2048 122 1650 104000 29.7887 14.3582 592.201 416.643 1053.15 1053.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1670 6.4e-05 1024 380 450 265600 25.247 13.5045 144.494 416.698 600.112 600.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 0.000128 1024 370 525 105600 14.6089 6.83722 64.8615 206.424 292.887 293.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 960 6.4e-05 1024 90 2850 281600 23.9396 13.9953 883.694 416.631 1338.42 1338.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 0.000128 2048 122 1650 102400 29.598 14.3648 394.145 412.692 850.96 851.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1670 6.4e-05 1024 380 450 268800 25.2036 13.5241 210.49 418.358 667.74 667.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 0.000128 1024 370 525 109312 14.6037 6.85709 96.9316 209.513 328.064 328.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 960 6.4e-05 1024 90 2850 284928 23.7696 13.5127 1301.9 418.296 1757.65 1757.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 0.000128 2048 122 1650 103936 29.8528 14.3774 575.121 418.445 1037.96 1038.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1670 6.4e-05 1024 380 450 268800 25.1645 13.5254 138.778 418.516 596.154 596.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 0.000128 1024 370 525 107520 14.4776 6.8424 62.8957 207.06 291.434 291.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 960 6.4e-05 1024 90 2850 283136 23.9054 13.5352 848.654 418.443 1304.7 1304.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 0.000128 2048 122 1650 100352 29.9268 14.3094 366.031 413.997 824.425 824.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1670 6.4e-05 1024 380 450 268800 25.0773 13.5453 204.362 418.087 661.236 661.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 0.000128 1024 370 525 107520 14.7119 6.86285 92.4484 209.057 323.237 323.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 960 6.4e-05 1024 90 2850 284160 23.7723 13.511 1257.42 417.789 1712.65 1712.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 0.000128 2048 122 1650 103680 29.8636 14.3605 555.995 417.974 1018.36 1018.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1670 6.4e-05 1024 380 450 268800 25.0332 14.8508 134.916 417.965 592.934 593.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 0.000128 1024 370 525 103680 14.7212 6.82598 58.8889 206.618 287.21 287.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 960 6.4e-05 1024 90 2850 284160 23.7209 13.5127 833.196 417.921 1288.51 1288.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 0.000128 2048 122 1650 99840 29.9332 14.2684 356.177 413.146 813.687 813.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1670 6.4e-05 1024 380 450 268288 25.1708 13.5005 194.669 418.191 651.701 651.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 0.000128 1024 370 525 108544 14.6327 6.8511 89.3426 209.238 320.222 320.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 960 6.4e-05 1024 90 2850 284672 23.6896 13.4858 1201.69 418.196 1657.22 1657.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 0.000128 2048 122 1650 104448 29.7165 14.4056 536.553 418.297 999.133 999.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1670 6.4e-05 1024 380 450 266240 25.2118 13.5004 135.262 418.366 592.502 592.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 0.000128 1024 370 525 106496 14.8046 6.85331 61.2075 209.392 292.412 292.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 960 6.4e-05 1024 90 2850 282624 23.8915 13.4867 839.975 418.257 1295.77 1295.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 0.000128 2048 122 1650 102400 30.0504 14.336 372.127 418.664 835.334 835.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1670 6.4e-05 1024 380 448 269312 25.2397 13.5173 223.885 419.049 681.859 681.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1110 0.000128 1024 370 544 110592 14.568 6.85574 122.63 209.6 353.818 353.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 960 6.4e-05 1024 90 2848 285696 23.7439 13.4993 878.965 418.98 1335.36 1335.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 580 0.000128 2048 122 1632 104448 29.8175 14.3418 386.145 419.155 849.627 849.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1670 6.4e-05 1024 380 448 269312 25.3034 13.5209 233.325 419.493 691.815 691.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1110 0.000128 1024 370 544 109568 14.5753 6.82803 120.564 209.231 351.361 351.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 960 6.4e-05 1024 90 2848 285696 23.7795 13.4963 565.502 419.422 1022.37 1022.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 580 0.000128 2048 122 1632 103424 29.8932 14.4216 246.432 418.236 709.148 709.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1670 6.4e-05 1024 380 448 269440 25.3416 13.57 234.342 419.11 692.535 692.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1110 0.000128 1024 370 544 110720 14.5975 6.864 76.1204 209.634 307.379 307.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 960 6.4e-05 1024 90 2848 286080 23.7964 13.5459 900.117 419.05 1356.68 1356.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 0.000128 2048 122 1632 104320 29.9601 14.4001 392.997 419.186 856.706 856.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1670 6.4e-05 1024 380 448 268800 25.2639 13.528 218.42 419.459 676.835 676.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1110 0.000128 1024 370 544 110080 14.5819 6.86944 54.1165 209.838 285.567 285.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 960 6.4e-05 1024 90 2848 285440 23.7989 13.5148 578.406 419.392 1035.28 1035.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 580 0.000128 2048 122 1632 103680 29.9087 14.357 250.896 419.669 714.989 715.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1670 6.4e-05 1024 380 448 268800 25.2114 13.5557 156.918 418.358 614.213 614.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 0.000128 1024 370 544 109824 14.5756 6.8607 75.1474 209.372 306.114 306.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 960 6.4e-05 1024 90 2848 284928 23.7808 13.6458 965.531 418.285 1421.41 1421.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 0.000128 2048 122 1632 104448 29.7881 14.4056 426.95 418.468 889.774 889.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1670 6.4e-05 1024 380 448 268800 25.218 13.5029 236.073 418.833 693.793 693.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1110 0.000128 1024 370 544 109056 14.5085 6.84688 59.0906 208.564 289.166 289.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 960 6.4e-05 1024 90 2848 284160 23.796 13.4945 623.532 418.774 1079.75 1079.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 0.000128 2048 122 1632 102912 29.7686 14.35 270.76 416.94 731.973 732.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1670 6.4e-05 1024 380 448 268800 25.2832 13.5434 156.571 418.713 614.276 614.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 0.000128 1024 370 544 110208 14.5773 6.86698 74.7513 209.541 305.893 306.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 960 6.4e-05 1024 90 2848 284928 23.845 13.5243 958.067 418.647 1414.25 1414.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 0.000128 2048 122 1632 103936 29.9415 14.4241 418.978 418.842 882.343 882.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1670 6.4e-05 1024 380 448 268800 25.2182 13.5233 101.341 418.82 559.076 559.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 0.000128 1024 370 544 109312 14.6034 6.85923 47.8615 209.538 279.016 279.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 960 6.4e-05 1024 90 2848 284928 23.7653 13.5086 611.617 418.747 1067.8 1067.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 0.000128 2048 122 1632 103936 29.8791 14.3544 268.547 418.904 731.849 731.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1670 6.4e-05 1024 380 448 268800 25.3356 13.5586 222.812 418.548 680.419 680.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1110 0.000128 1024 370 544 110208 14.6011 6.86538 50.6514 209.498 281.77 281.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 960 6.4e-05 1024 90 2848 284928 23.8188 13.5322 503.488 418.472 959.468 959.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 0.000128 2048 122 1632 102144 30.2368 14.3669 217.066 418.759 680.58 680.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1670 6.4e-05 1024 380 448 269312 25.1814 13.5137 158.359 419.089 616.304 616.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 0.000128 1024 370 544 109568 14.5267 6.8504 75.2603 209.063 305.855 305.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 960 6.4e-05 1024 90 2848 285696 23.764 13.8916 931.516 419.017 1388.35 1388.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 0.000128 2048 122 1632 103424 29.8485 14.3621 421.44 417.855 883.663 883.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1670 6.4e-05 1024 380 448 268288 25.1863 13.8923 107.701 418.117 565.06 565.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 0.000128 1024 370 544 108544 14.6328 7.00768 50.4785 209.195 281.469 281.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 960 6.4e-05 1024 90 2848 284672 23.6997 13.6131 597.105 418.039 1052.61 1052.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 0.000128 2048 122 1632 102400 29.9919 14.3892 282.487 418.208 745.232 745.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1670 6.4e-05 1024 380 448 267264 25.014 14.3363 89.7814 416.904 546.195 546.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 0.000128 1024 370 544 107520 14.4072 6.81994 42.0028 206.57 269.956 270.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 960 6.4e-05 1024 90 2848 282624 23.7172 13.4492 495.929 416.839 950.096 950.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 0.000128 2048 122 1632 101376 29.6132 14.3171 233.164 413.028 690.281 690.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1670 6.4e-05 1024 380 448 269568 25.2522 13.5416 227.349 419.326 685.643 685.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 0.000128 1024 370 544 109440 14.5893 6.8649 107.466 208.989 338.065 338.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 960 6.4e-05 1024 90 2848 285696 23.8 13.5229 1383.43 419.262 1840.19 1840.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 0.000128 2048 122 1632 103680 29.8574 14.3892 604.588 417.812 1066.81 1066.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1670 6.4e-05 1024 380 448 267264 25.1463 13.5107 141.303 417.523 597.655 597.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 0.000128 1024 370 544 108288 14.4796 6.84646 66.9471 207.348 295.78 295.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 960 6.4e-05 1024 90 2848 283392 23.7823 13.7439 870.652 417.416 1325.76 1325.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 0.000128 2048 122 1632 101376 29.8395 14.3974 373.031 414.514 831.944 832.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1670 6.4e-05 1024 380 448 266112 25.2979 13.5345 116.512 417.58 573.091 573.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 0.000128 1024 370 544 107136 14.7563 6.86656 54.6516 208.99 285.419 285.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 960 6.4e-05 1024 90 2848 283392 23.8635 13.5107 721.757 417.506 1176.8 1176.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 0.000128 2048 122 1632 103680 29.8885 14.3624 314.828 417.899 777.144 777.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1670 6.4e-05 1024 380 448 268800 25.2161 15.2131 209.373 419.109 669.085 669.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 0.000128 1024 370 544 110080 14.589 6.86336 100.287 209.66 331.554 331.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 960 6.4e-05 1024 90 2848 285440 23.78 14.148 1286.79 419.099 1743.98 1744.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 0.000128 2048 122 1632 103680 29.9159 14.3565 562.176 419.143 1025.75 1025.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1670 6.4e-05 1024 380 448 268800 25.154 14.0262 141.928 419.265 600.541 600.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 0.000128 1024 370 544 107520 14.4044 6.82358 66.2664 206.358 294.009 294.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 960 6.4e-05 1024 90 2848 284160 23.8605 13.4955 858.558 419.196 1315.27 1315.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 0.000128 2048 122 1632 99840 29.8669 14.2602 366.784 412.625 823.687 823.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1670 6.4e-05 1024 380 448 264960 25.3051 13.5273 116.959 417.607 573.562 573.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 0.000128 1024 370 544 107520 14.4363 6.82931 55.4208 206.443 283.288 283.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 960 6.4e-05 1024 90 2848 284160 23.7343 13.4988 721.079 417.54 1176.02 1176.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 0.000128 2048 122 1632 99840 29.9148 14.3032 306.32 412.718 763.414 763.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1670 6.4e-05 1024 380 448 268800 25.1484 13.5086 199.916 418.736 657.472 657.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 0.000128 1024 370 544 109056 14.5027 6.8456 94.895 208.493 324.893 325.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 960 6.4e-05 1024 90 2848 284160 23.78 13.9633 1222.24 418.735 1678.88 1679.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 0.000128 2048 122 1632 102912 29.7478 14.3561 530.616 416.737 991.618 991.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1670 6.4e-05 1024 380 448 267264 24.9922 13.4608 129.154 416.527 584.297 584.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 0.000128 1024 370 544 107520 14.3997 6.81171 60.6084 206.378 288.354 288.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 960 6.4e-05 1024 90 2848 282624 23.6943 13.4484 788.082 416.448 1241.83 1241.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 0.000128 2048 122 1632 101376 29.6382 14.447 339.522 412.67 796.436 796.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1670 6.4e-05 1024 380 448 262656 25.1444 13.3836 111.439 414.877 565.012 565.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 0.000128 1024 370 544 105984 14.318 6.80269 52.6221 204.587 278.482 278.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 960 6.4e-05 1024 90 2848 281088 23.6153 13.3714 682.858 414.809 1134.82 1134.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 0.000128 2048 122 1632 96768 29.996 14.1786 283.957 409.1 737.394 737.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1670 6.4e-05 1024 380 448 268800 25.261 13.5455 197.044 418.692 654.705 654.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 0.000128 1024 370 544 108800 14.6073 6.87309 92.7415 208.4 322.778 322.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 960 6.4e-05 1024 90 2848 284800 23.8674 13.5412 1204.65 418.625 1660.84 1660.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 0.000128 2048 122 1632 102400 29.991 14.3811 520.095 416.609 981.23 981.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1670 6.4e-05 1024 380 448 265600 25.2514 14.0472 134.378 417.012 590.854 590.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 0.000128 1024 370 544 105600 14.6105 6.83581 62.3778 206.541 290.523 290.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 960 6.4e-05 1024 90 2848 281600 23.9314 13.4923 825.641 416.956 1280.18 1280.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 0.000128 2048 122 1632 99200 30.0938 14.3278 351.374 412.976 808.929 809.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1670 6.4e-05 1024 380 448 268800 25.2845 14.0917 114.277 418.97 572.79 572.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 0.000128 1024 370 544 105600 14.6312 6.85466 52.4813 206.519 280.643 280.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 960 6.4e-05 1024 90 2848 283200 24.0655 13.5349 691.889 418.896 1148.55 1148.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 0.000128 2048 122 1632 100800 29.8959 14.3862 297.124 412.867 754.427 754.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1670 6.4e-05 1024 380 448 268800 25.1968 13.5209 189.453 418.541 646.876 647.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 0.000128 1024 370 544 109312 14.6258 6.85994 90.5679 209.402 321.613 321.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 960 6.4e-05 1024 90 2848 284928 23.762 13.5108 1164.94 418.481 1620.86 1620.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 0.000128 2048 122 1632 103936 29.8555 14.3544 512.434 418.618 975.419 975.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1670 6.4e-05 1024 380 448 268800 25.1816 13.521 132.28 418.973 590.118 590.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 0.000128 1024 370 544 107520 14.4729 6.83213 61.8306 207.278 290.566 290.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 960 6.4e-05 1024 90 2848 283136 23.8965 13.4963 807.829 418.896 1264.27 1264.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 0.000128 2048 122 1632 100352 29.9017 14.2868 346.908 414.45 805.726 805.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1670 6.4e-05 1024 380 448 268800 25.1929 13.5212 110.17 418.762 567.812 567.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 0.000128 1024 370 544 107520 14.7905 6.86246 51.9728 209.658 283.442 283.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 960 6.4e-05 1024 90 2848 284928 23.7746 13.5069 672.63 418.681 1128.75 1128.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 0.000128 2048 122 1632 102144 30.2024 14.3626 291.042 419.145 754.905 755.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1670 6.4e-05 1024 380 448 266880 25.2273 13.5174 184.193 417.387 640.489 640.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 0.000128 1024 370 544 109440 14.5929 6.86285 88.5942 208.834 319.038 319.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 960 6.4e-05 1024 90 2848 284160 23.7857 13.5047 1129.86 417.326 1584.63 1584.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 0.000128 2048 122 1632 103680 29.8708 14.372 500.108 417.48 961.991 962.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1670 6.4e-05 1024 380 448 264960 25.3064 13.5858 133.074 418.012 590.139 590.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 0.000128 1024 370 544 107520 14.4242 6.82726 63.0699 206.642 291.118 291.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 960 6.4e-05 1024 90 2848 284160 23.7407 13.697 819.949 417.917 1275.47 1275.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 0.000128 2048 122 1632 99840 29.9294 14.2834 348.716 417.691 821.726 821.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1670 6.4e-05 1024 380 448 264960 25.394 13.5251 109.301 417.785 566.175 566.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 0.000128 1024 370 544 109440 14.6128 6.86899 52.902 209.182 283.725 283.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 960 6.4e-05 1024 90 2848 282240 23.9858 13.5229 672.711 417.705 1128.09 1128.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 0.000128 2048 122 1632 103680 29.9612 14.4118 298.643 418.192 761.372 761.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1670 6.4e-05 1024 380 448 268288 25.1679 13.5006 188.083 418.143 645.06 645.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 0.000128 1024 370 544 108544 14.6366 6.85149 89.1628 209.228 320.037 320.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 960 6.4e-05 1024 90 2848 284672 23.6933 13.4872 1154.84 418.085 1610.27 1610.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 0.000128 2048 122 1632 102400 30.0073 14.4541 499.048 418.299 961.968 962.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1670 6.4e-05 1024 380 448 266240 25.2217 13.5003 127.057 417.978 583.914 584.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 0.000128 1024 370 544 106496 14.8092 6.85056 59.4777 209.208 290.504 290.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 960 6.4e-05 1024 90 2848 282624 23.8929 13.6217 779.12 417.929 1234.72 1234.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 0.000128 2048 122 1632 102400 30.0505 14.3342 338.151 418.331 801.028 801.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1670 6.4e-05 1024 380 448 264192 24.8498 13.3428 113.019 412.672 564.05 564.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 0.000128 1024 370 544 104448 14.6685 6.82397 51.9645 206.631 280.243 280.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 960 6.4e-05 1024 90 2848 276480 23.8402 13.327 681.265 412.572 1131.16 1131.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 0.000128 2048 122 1632 98304 30.1548 14.3868 294.065 413.096 751.861 751.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1670 6.4e-05 1024 380 440 270848 25.0552 13.5066 226.963 419.437 685.132 685.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1110 0.000128 1024 370 560 112128 14.4168 6.85738 127.561 209.796 358.793 358.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 960 6.4e-05 1024 90 2840 285696 23.73 13.4984 890.995 419.383 1347.78 1347.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 580 0.000128 2048 122 1640 103936 29.8633 14.4896 391.127 419.524 855.168 855.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1670 6.4e-05 1024 380 440 270336 25.1942 13.7114 236.79 419.396 695.262 695.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1110 0.000128 1024 370 560 111616 14.4135 6.82394 125.91 209.185 356.497 356.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 960 6.4e-05 1024 90 2840 285696 23.7578 15.358 574.279 419.326 1032.88 1033.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 580 0.000128 2048 122 1640 103424 29.8578 14.395 249.941 418.043 712.404 712.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1670 6.4e-05 1024 380 440 270720 25.1981 13.5435 263.459 419.416 721.785 721.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1110 0.000128 1024 370 560 112000 14.4542 6.8649 88.042 209.789 319.306 319.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 960 6.4e-05 1024 90 2840 285440 23.8372 13.5328 1000.54 419.442 1457.51 1457.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 0.000128 2048 122 1640 103680 29.9742 14.3872 444.923 419.391 908.839 908.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1670 6.4e-05 1024 380 440 270080 25.1845 13.5973 240.975 419.425 699.348 699.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1110 0.000128 1024 370 560 111360 14.4807 6.86397 62.8741 209.87 294.247 294.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 960 6.4e-05 1024 90 2840 285440 23.7806 13.525 647.505 419.357 1104.33 1104.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 580 0.000128 2048 122 1640 103680 29.8991 14.4261 282.971 419.559 747.013 747.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1670 6.4e-05 1024 380 440 268800 25.1641 13.5229 238.494 417.863 695.216 695.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1110 0.000128 1024 370 560 111360 14.4511 6.8608 144.301 209.13 374.905 375.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 960 6.4e-05 1024 90 2840 284160 23.7951 13.5117 528.969 417.772 984.212 984.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 580 0.000128 2048 122 1640 101760 30.154 14.3729 227.874 417.932 690.493 690.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1670 6.4e-05 1024 380 440 270336 25.0102 13.5296 151.224 418.28 608.21 608.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 0.000128 1024 370 560 111360 14.428 6.85875 73.9796 209.334 304.759 304.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 960 6.4e-05 1024 90 2840 284928 23.7769 13.5128 933.988 418.222 1389.66 1389.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 0.000128 2048 122 1640 103680 29.9018 14.3537 407.998 418.394 870.809 870.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1670 6.4e-05 1024 380 440 270336 24.9809 13.5104 100.429 418.522 557.605 557.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 0.000128 1024 370 560 110592 14.3643 6.84214 48.5508 208.347 278.261 278.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 960 6.4e-05 1024 90 2840 284160 23.7828 13.6071 608.615 418.445 1064.61 1064.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 0.000128 2048 122 1640 102912 29.7722 14.3171 266.838 416.514 727.607 727.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1670 6.4e-05 1024 380 440 269568 24.9808 13.6724 210.603 417.877 667.297 667.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1110 0.000128 1024 370 560 108288 14.4618 6.8649 49.1825 207.538 278.207 278.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 960 6.4e-05 1024 90 2840 283392 23.7903 15.2713 502.494 417.812 959.521 959.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 580 0.000128 2048 122 1640 101376 29.8462 14.4798 216.235 415.028 675.749 675.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1670 6.4e-05 1024 380 440 270592 25.0523 13.5371 222.224 418.791 679.766 679.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 0.000128 1024 370 560 111104 14.4944 6.85878 107.898 209.484 338.891 339.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 960 6.4e-05 1024 90 2840 284928 23.8363 13.5229 1352.85 418.725 1809.1 1809.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 0.000128 2048 122 1640 103936 29.9304 14.4411 587.45 418.803 1050.79 1050.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1670 6.4e-05 1024 380 440 270592 25.0071 13.5306 139.317 418.896 596.919 597.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 0.000128 1024 370 560 111104 14.4635 6.85875 67.5253 209.559 298.561 298.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 960 6.4e-05 1024 90 2840 284928 23.7628 13.5099 845.466 418.792 1301.7 1301.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 0.000128 2048 122 1640 103936 29.8583 14.3517 371.194 418.952 834.511 834.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1670 6.4e-05 1024 380 440 268800 25.262 13.756 113.439 418.594 571.212 571.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 0.000128 1024 370 560 110208 14.5899 6.86582 55.2734 209.465 286.349 286.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 960 6.4e-05 1024 90 2840 284928 23.8476 13.5349 688.44 418.523 1144.51 1144.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 0.000128 2048 122 1640 102144 30.2407 14.361 297.372 418.853 760.99 761.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1670 6.4e-05 1024 380 440 270336 25.0869 14.082 205.946 419.494 664.783 664.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 0.000128 1024 370 560 111616 14.349 6.84672 100.974 209.151 331.478 331.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 960 6.4e-05 1024 90 2840 285696 23.7244 13.4959 1240.47 419.427 1697.28 1697.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 0.000128 2048 122 1640 103424 29.8173 14.3579 544.324 418.171 1006.83 1006.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1670 6.4e-05 1024 380 440 268288 25.1881 13.4986 130.826 417.913 587.594 587.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 0.000128 1024 370 560 110592 14.4681 6.85261 63.0272 209.027 293.53 293.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 960 6.4e-05 1024 90 2840 284672 23.6877 13.4861 758.792 417.703 1213.83 1213.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 0.000128 2048 122 1640 102400 30.0225 14.33 345.767 417.88 808.163 808.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1670 6.4e-05 1024 380 440 267264 25.0303 13.4586 105.847 416.866 561.37 561.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 0.000128 1024 370 560 107520 14.4037 6.82394 50.5623 206.581 278.529 278.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 960 6.4e-05 1024 90 2840 282624 23.7253 13.4487 618.089 416.788 1072.21 1072.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 0.000128 2048 122 1640 101376 29.6298 14.273 277.837 412.935 734.84 734.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1670 6.4e-05 1024 380 440 270720 25.0861 13.5396 209.933 418.858 667.586 667.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 0.000128 1024 370 560 110592 14.4779 6.86394 101.488 208.752 331.741 331.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 960 6.4e-05 1024 90 2840 284544 23.8754 13.527 1281.6 418.796 1737.96 1738.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 0.000128 2048 122 1640 102528 30.0374 14.3585 552.36 417.346 1014.26 1014.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1670 6.4e-05 1024 380 440 269568 24.9431 13.5086 136.584 417.838 593.038 593.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 0.000128 1024 370 560 108288 14.4789 6.83827 64.7365 207.518 293.731 293.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 960 6.4e-05 1024 90 2840 283392 23.7888 13.4861 828.055 417.763 1283.25 1283.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 0.000128 2048 122 1640 101376 29.8477 14.2859 357.146 414.933 816.374 816.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1670 6.4e-05 1024 380 440 269568 25.026 13.5202 119.919 417.643 576.275 576.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 0.000128 1024 370 560 110592 14.4921 6.86282 58.2635 209.023 288.8 288.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 960 6.4e-05 1024 90 2840 283392 23.8551 13.7555 727.883 417.737 1183.39 1183.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 0.000128 2048 122 1640 100224 30.444 14.4712 311.496 417.872 774.439 774.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1670 6.4e-05 1024 380 440 267264 24.7479 13.3857 106.05 414.654 558.997 559.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 0.000128 1024 370 560 105984 14.3096 6.81386 50.061 204.508 275.848 275.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 960 6.4e-05 1024 90 2840 281088 23.6091 13.5051 643.41 414.575 1095.26 1095.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 0.000128 2048 122 1640 96768 29.9971 14.3336 268.181 408.855 721.524 721.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1670 6.4e-05 1024 380 440 270080 25.1246 13.91 196.435 419.101 654.735 654.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 0.000128 1024 370 560 111360 14.4766 6.86294 95.7307 209.658 326.89 327.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 960 6.4e-05 1024 90 2840 285440 23.7718 13.5882 1200 419.096 1656.62 1656.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 0.000128 2048 122 1640 103680 29.8885 14.3511 526.025 419.136 989.56 989.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1670 6.4e-05 1024 380 440 268800 25.173 13.6977 132.549 419.605 591.194 591.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 0.000128 1024 370 560 107520 14.3988 6.82323 62.7768 206.534 290.691 290.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 960 6.4e-05 1024 90 2840 284160 23.8628 13.6935 811.08 419.536 1268.35 1268.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 0.000128 2048 122 1640 99840 29.8648 14.2757 345.228 413.243 802.771 802.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1670 6.4e-05 1024 380 440 268800 25.046 13.5118 111.616 417.906 568.241 568.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 0.000128 1024 370 560 107520 14.4143 6.83277 52.901 206.591 280.893 281.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 960 6.4e-05 1024 90 2840 284160 23.745 13.5004 682.182 417.827 1137.41 1137.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 0.000128 2048 122 1640 99840 29.9263 14.3258 290.354 413.113 747.88 748.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1670 6.4e-05 1024 380 440 261120 25.1417 13.3468 104.509 412.644 555.812 555.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 0.000128 1024 370 560 107520 14.425 6.82918 51.5635 206.586 279.562 279.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 960 6.4e-05 1024 90 2840 276480 23.8401 13.3325 640.942 412.594 1090.88 1091.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 0.000128 2048 122 1640 97280 30.3113 14.2701 280.44 413.077 738.264 738.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1670 6.4e-05 1024 380 440 270336 24.9756 15.7204 184.313 418.806 643.981 644.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 0.000128 1024 370 560 110592 14.3676 8.10029 89.2975 208.489 320.411 320.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 960 6.4e-05 1024 90 2840 284160 23.7698 13.4945 1113.24 418.775 1569.44 1569.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 0.000128 2048 122 1640 102912 29.7526 14.3367 490.204 416.8 951.251 951.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1670 6.4e-05 1024 380 440 267264 25.0285 13.6356 130.353 416.524 585.709 585.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 0.000128 1024 370 560 107520 14.4071 6.82899 62.3593 206.383 290.138 290.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 960 6.4e-05 1024 90 2840 282624 23.7181 13.7503 794.538 416.455 1248.63 1248.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 0.000128 2048 122 1640 101376 29.6514 14.2758 346.327 412.632 803.045 803.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1670 6.4e-05 1024 380 440 267264 24.7373 13.3818 108.158 414.895 561.343 561.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 0.000128 1024 370 560 105984 14.3096 6.7977 51.1256 204.603 276.986 277.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 960 6.4e-05 1024 90 2840 281088 23.6172 13.7888 653.884 414.82 1106.27 1106.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 0.000128 2048 122 1640 96768 29.9785 14.233 272.769 409.082 726.224 726.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1670 6.4e-05 1024 380 440 264192 24.8533 13.3351 101.315 412.659 552.325 552.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 0.000128 1024 370 560 104448 14.6821 6.82394 47.1317 206.64 275.432 275.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 960 6.4e-05 1024 90 2840 276480 23.8425 13.4676 606.329 412.578 1056.37 1056.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 0.000128 2048 122 1640 98304 30.1689 14.4467 261.55 413.169 719.492 719.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1670 6.4e-05 1024 380 440 270400 25.1212 13.5492 191.527 419.061 649.422 649.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 0.000128 1024 370 560 110400 14.4836 6.8681 93.1041 208.581 323.191 323.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 960 6.4e-05 1024 90 2840 284800 23.8583 13.5351 1169.59 418.995 1626.13 1626.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 0.000128 2048 122 1640 102400 29.9799 14.3811 506.645 417.389 968.549 968.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1670 6.4e-05 1024 380 440 268800 24.9907 13.5035 130.729 417.052 586.439 586.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 0.000128 1024 370 560 108800 14.3286 6.83213 62.0333 206.564 289.914 290.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 960 6.4e-05 1024 90 2840 281600 23.9361 13.4891 790.062 416.983 1244.63 1244.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 0.000128 2048 122 1640 99200 30.0719 14.2971 335.966 413.049 793.543 793.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1670 6.4e-05 1024 380 440 268800 25.2893 13.5455 112.556 419.366 570.916 571.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 0.000128 1024 370 560 105600 14.6367 6.84422 52.6438 206.722 281.001 281.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 960 6.4e-05 1024 90 2840 283200 24.0498 13.619 685.122 419.304 1142.25 1142.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 0.000128 2048 122 1640 100800 29.9055 14.2969 295.794 413.314 753.467 753.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1670 6.4e-05 1024 380 440 262400 25.0303 13.354 102.408 412.606 553.563 553.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 0.000128 1024 370 560 108800 14.3393 6.8344 50.2013 206.655 278.186 278.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 960 6.4e-05 1024 90 2840 275200 23.9966 13.341 613.191 412.532 1063.23 1063.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 580 0.000128 2048 122 1640 96000 30.5689 14.2793 260.556 413.071 718.634 718.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1670 6.4e-05 1024 380 480 267264 25.26 13.6413 260.097 419.66 718.832 718.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1110 0.000128 1024 370 528 109568 14.6216 6.85507 133.004 209.801 364.442 364.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 960 6.4e-05 1024 90 2832 284672 23.7941 13.5142 965.356 419.467 1422.3 1422.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 580 0.000128 2048 122 1632 104448 29.7752 14.3544 427.616 419.42 891.327 891.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1670 6.4e-05 1024 380 480 267264 25.3133 13.517 269.699 419.401 728.114 728.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1110 0.000128 1024 370 528 108544 14.6431 6.8312 130.49 209.141 361.26 361.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 960 6.4e-05 1024 90 2832 284672 23.8377 13.4984 620.444 419.41 1077.35 1077.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 580 0.000128 2048 122 1632 103424 29.8189 14.3324 272.739 418.214 735.262 735.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1670 6.4e-05 1024 380 480 265728 25.3528 15.4355 266.84 418.794 726.598 726.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1110 0.000128 1024 370 528 107520 14.6477 6.82765 130.847 208.486 360.964 361.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 960 6.4e-05 1024 90 2832 284160 23.7803 13.4986 511.71 418.817 967.963 968.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 580 0.000128 2048 122 1632 102912 29.761 14.3498 224.992 416.964 686.224 686.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1670 6.4e-05 1024 380 480 267520 25.3799 13.5456 247.404 419.069 705.572 705.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1110 0.000128 1024 370 528 109440 14.6859 6.86835 77.3981 209.637 308.751 308.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 960 6.4e-05 1024 90 2832 284800 23.9126 13.5354 932.453 419.009 1389.08 1389.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 0.000128 2048 122 1632 104320 29.9396 14.363 413.264 419.107 876.835 876.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1670 6.4e-05 1024 380 480 267520 25.3148 13.5338 229.357 419.059 687.44 687.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1110 0.000128 1024 370 528 108800 14.6781 6.86413 55.9268 209.634 287.261 287.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 960 6.4e-05 1024 90 2832 284160 23.9196 13.5165 609.362 418.992 1065.95 1066.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 580 0.000128 2048 122 1632 103680 29.9118 14.3731 269.896 419.203 733.544 733.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1670 6.4e-05 1024 380 480 264960 25.4337 13.5807 225.169 417.797 682.149 682.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1110 0.000128 1024 370 528 107520 14.7143 6.86733 47.3975 209.026 278.165 278.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 960 6.4e-05 1024 90 2832 282240 23.9639 13.5077 497.933 417.736 953.297 953.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 580 0.000128 2048 122 1632 103680 29.8885 14.4093 220.36 417.95 682.766 682.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1670 6.4e-05 1024 380 480 266496 25.2641 13.8483 225.079 418.342 682.7 682.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 0.000128 1024 370 528 109056 14.619 6.86227 101.092 209.289 332.021 332.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 960 6.4e-05 1024 90 2832 284160 23.8146 13.5762 1315.24 418.275 1771.07 1771.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 0.000128 2048 122 1632 103680 29.8943 14.3673 571.98 418.339 1034.74 1034.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1670 6.4e-05 1024 380 480 265728 25.2911 13.513 140.211 418.508 597.695 597.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 0.000128 1024 370 528 107520 14.6168 6.84451 62.5267 208.341 292.492 292.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 960 6.4e-05 1024 90 2832 284160 23.7792 13.5474 821.015 418.437 1276.94 1277.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 0.000128 2048 122 1632 102912 29.768 14.3217 358.56 416.599 819.407 819.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1670 6.4e-05 1024 380 480 264960 25.3004 13.5068 314.675 417.492 771.139 771.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1110 0.000128 1024 370 528 105984 14.6385 6.84304 66.0934 207.347 295.078 295.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 960 6.4e-05 1024 90 2832 283392 23.7913 13.4937 664.474 417.425 1119.35 1119.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 0.000128 2048 122 1632 101376 29.8533 14.3659 286.164 414.617 745.156 745.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1670 6.4e-05 1024 380 480 264192 25.2651 13.4637 295.075 416.91 750.877 751.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1110 0.000128 1024 370 528 104448 14.6437 6.82019 57.4659 206.577 285.665 285.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 960 6.4e-05 1024 90 2832 282624 23.7279 14.1113 560.047 416.908 1014.95 1015.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 580 0.000128 2048 122 1632 101376 29.6425 14.2993 242.628 413.07 699.795 699.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1670 6.4e-05 1024 380 480 267008 25.2991 13.5386 209.149 418.749 666.9 667.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 0.000128 1024 370 528 109312 14.6411 6.86182 93.9025 209.462 325.023 325.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 960 6.4e-05 1024 90 2832 284032 23.8782 13.5348 1216.53 418.677 1672.79 1672.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 0.000128 2048 122 1632 103936 29.9346 14.4155 530.392 418.755 993.652 993.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1670 6.4e-05 1024 380 480 267008 25.2461 13.5268 132.542 418.783 590.259 590.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 0.000128 1024 370 528 109312 14.6176 6.85408 59.1511 209.512 290.287 290.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 960 6.4e-05 1024 90 2832 283136 23.9307 13.5089 763.708 418.704 1220.01 1220.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 0.000128 2048 122 1632 103936 29.8595 14.3569 337.057 418.855 800.285 800.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1670 6.4e-05 1024 380 480 266112 25.3675 13.5408 108.556 418.89 566.521 566.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 0.000128 1024 370 528 107520 14.7931 6.86474 48.1335 209.609 279.559 279.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 960 6.4e-05 1024 90 2832 282240 24.0864 13.5228 623.273 418.817 1079.86 1079.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 0.000128 2048 122 1632 102144 30.2233 14.4458 271.755 419.111 735.691 735.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1670 6.4e-05 1024 380 480 265216 25.3753 13.7175 270.861 418.978 729.096 729.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 0.000128 1024 370 528 107520 14.49 6.83798 53.3955 207.285 282.166 282.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 960 6.4e-05 1024 90 2832 283136 23.8949 13.4984 565.259 419.129 1025.71 1025.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 0.000128 2048 122 1632 100352 29.9511 14.2988 242.164 423.85 713.807 713.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1670 6.4e-05 1024 380 480 267264 25.2397 13.5232 201.531 419.155 659.615 659.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 0.000128 1024 370 528 108544 14.6263 6.85638 90.137 208.988 320.767 320.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 960 6.4e-05 1024 90 2832 284672 23.8318 13.5127 1145.98 419.093 1602.58 1602.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 0.000128 2048 122 1632 103424 29.8311 14.4115 511.162 417.798 973.367 973.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1670 6.4e-05 1024 380 480 266240 25.2224 13.7934 130.223 417.865 587.276 587.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 0.000128 1024 370 528 108544 14.642 7.03053 58.3638 209.072 289.273 289.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 960 6.4e-05 1024 90 2832 282624 23.8908 13.5844 722.376 417.788 1177.81 1177.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 0.000128 2048 122 1632 102400 30.037 14.362 329.799 418.064 792.429 792.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1670 6.4e-05 1024 380 480 264192 25.239 13.5226 108.914 416.442 564.278 564.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 0.000128 1024 370 528 104448 14.6556 6.8208 46.8793 206.325 274.836 274.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 960 6.4e-05 1024 90 2832 282624 23.7224 13.9672 587.457 416.335 1041.65 1041.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 0.000128 2048 122 1632 101376 29.6322 14.2705 274.35 412.488 730.901 731.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1670 6.4e-05 1024 380 480 266240 25.2456 13.5004 96.6008 418.068 553.587 553.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 0.000128 1024 370 528 106496 14.8175 6.85283 42.72 209.245 273.793 273.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 960 6.4e-05 1024 90 2832 282624 23.9125 13.4902 520.063 417.964 975.592 975.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 0.000128 2048 122 1632 102400 30.078 14.5755 245.52 418.371 708.701 708.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1670 6.4e-05 1024 380 480 267264 25.2934 13.5373 194.394 419.278 652.669 652.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 0.000128 1024 370 528 108288 14.6648 6.86934 87.1054 208.97 317.763 317.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 960 6.4e-05 1024 90 2832 284544 23.879 13.5238 1132.39 419.28 1589.23 1589.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 0.000128 2048 122 1632 103680 29.8473 14.4294 501.184 417.764 963.38 963.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1670 6.4e-05 1024 380 480 264960 25.2842 13.5085 135.641 417.468 592.064 592.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 0.000128 1024 370 528 105984 14.6365 6.84458 60.0483 207.337 289.023 289.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 960 6.4e-05 1024 90 2832 283392 23.7766 13.9368 791.497 417.408 1246.77 1246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 0.000128 2048 122 1632 101376 29.8468 14.5129 342.772 414.514 801.807 801.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1670 6.4e-05 1024 380 480 266112 25.3108 13.8957 115.474 417.886 572.734 572.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 0.000128 1024 370 528 107136 14.7558 6.87568 51.5041 209.141 282.429 282.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 960 6.4e-05 1024 90 2832 283392 23.8697 13.5085 670.94 417.813 1126.29 1126.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 0.000128 2048 122 1632 103680 29.8985 14.4722 297.863 418.24 760.635 760.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1670 6.4e-05 1024 380 480 262656 25.1462 13.3837 113.955 414.589 567.241 567.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 0.000128 1024 370 528 101376 14.6997 6.80074 48.8758 204.453 274.988 275.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 960 6.4e-05 1024 90 2832 281088 23.6208 13.3752 664.266 414.516 1115.94 1116.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 0.000128 2048 122 1632 96768 29.9942 14.1936 279.324 408.849 732.523 732.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1670 6.4e-05 1024 380 480 267520 25.2452 13.5265 193.052 419.117 651.1 651.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 0.000128 1024 370 528 108800 14.6773 6.86285 86.4235 209.664 317.78 317.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 960 6.4e-05 1024 90 2832 284160 23.9058 13.5188 1114.61 419.04 1571.23 1571.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 0.000128 2048 122 1632 103680 29.8978 14.4511 498.273 419.236 962.02 962.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1670 6.4e-05 1024 380 480 266240 25.3192 13.5107 137.898 419.531 596.422 596.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 0.000128 1024 370 528 104960 14.5777 6.82192 60.2656 206.488 288.312 288.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 960 6.4e-05 1024 90 2832 284160 23.864 13.4989 804.931 419.485 1261.94 1262.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 0.000128 2048 122 1632 99840 29.8396 14.2807 345.983 412.858 803.116 803.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1670 6.4e-05 1024 380 480 264960 25.2949 13.5121 114.669 418.035 571.675 571.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 0.000128 1024 370 528 103680 14.7197 6.83008 49.1658 206.636 277.509 277.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 960 6.4e-05 1024 90 2832 280320 24.0755 13.4969 659.5 417.929 1115.16 1115.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 0.000128 2048 122 1632 99840 29.9293 14.3397 284.667 413.179 742.275 742.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1670 6.4e-05 1024 380 480 261120 25.1595 13.341 105.581 412.919 557.168 557.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 0.000128 1024 370 528 102400 14.849 6.96749 45.7124 206.705 274.391 274.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 960 6.4e-05 1024 90 2832 276480 23.8279 13.4584 608.108 412.81 1058.37 1058.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 0.000128 2048 122 1632 97280 30.3313 14.259 260.358 413.303 718.41 718.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1670 6.4e-05 1024 380 450 265728 25.3705 13.5116 253.176 419.133 711.357 711.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1110 0.000128 1024 370 550 108544 14.6934 6.85875 133.843 209.627 365.179 365.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 960 6.4e-05 1024 90 2850 284672 23.7996 13.4922 994.486 419.041 1450.98 1451.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 580 0.000128 2048 122 1650 104448 29.7645 14.4208 451.289 419.14 914.773 914.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1670 6.4e-05 1024 380 450 265216 25.4683 13.5148 261.242 419.092 719.487 719.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1110 0.000128 1024 370 550 107520 14.7232 6.82822 131.791 209.046 362.548 362.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 960 6.4e-05 1024 90 2850 284672 23.8303 13.6212 645.004 419.029 1101.65 1101.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 580 0.000128 2048 122 1650 103424 29.8555 14.3516 283.056 417.946 745.365 745.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1670 6.4e-05 1024 380 450 264192 25.4771 13.6336 259.819 418.457 717.55 717.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1110 0.000128 1024 370 550 107520 14.6556 6.82182 132.175 208.313 362.124 362.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 960 6.4e-05 1024 90 2850 284160 23.7752 13.5236 529.304 418.475 985.242 985.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 580 0.000128 2048 122 1650 102912 29.7525 14.342 231.726 416.585 692.559 692.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1670 6.4e-05 1024 380 450 265600 25.5229 13.5434 231.011 419.373 689.613 689.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1110 0.000128 1024 370 550 108800 14.7235 6.90701 78.0231 209.765 309.575 309.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 960 6.4e-05 1024 90 2850 284800 23.9144 13.5276 942.407 419.303 1399.32 1399.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 0.000128 2048 122 1650 104320 29.9573 14.4153 417.609 419.501 881.64 881.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1670 6.4e-05 1024 380 450 264960 25.4985 13.5404 214.933 419.411 673.548 673.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1110 0.000128 1024 370 550 108800 14.6825 6.86288 56.0365 209.811 287.549 287.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 960 6.4e-05 1024 90 2850 284160 23.9006 13.5169 603.583 419.342 1060.5 1060.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 580 0.000128 2048 122 1650 103680 29.9102 14.348 267.162 419.539 731.119 731.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1670 6.4e-05 1024 380 450 263040 25.5881 13.5196 208.507 417.837 665.62 665.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1110 0.000128 1024 370 550 107520 14.7064 6.94874 48.2438 209.05 279.105 279.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 960 6.4e-05 1024 90 2850 282240 23.9728 13.5107 502.753 417.773 958.172 958.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 580 0.000128 2048 122 1650 103680 29.8914 14.3647 223.469 418.004 685.888 686.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1670 6.4e-05 1024 380 450 263680 25.5725 14.105 230.685 419.578 690.109 690.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1110 0.000128 1024 370 550 104960 14.6426 6.80314 117.1 206.511 345.223 345.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 960 6.4e-05 1024 90 2850 284160 23.8536 13.4984 434.617 419.509 891.639 891.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 580 0.000128 2048 122 1650 99840 29.8959 14.2804 185.454 412.916 642.709 642.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1670 6.4e-05 1024 380 450 264960 25.3985 13.525 212.735 418.405 670.23 670.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 0.000128 1024 370 550 108288 14.6685 6.85949 99.4804 209.283 330.449 330.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 960 6.4e-05 1024 90 2850 284160 23.8238 13.5127 1296.58 418.338 1752.41 1752.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 0.000128 2048 122 1650 104448 29.754 14.3752 569.822 418.393 1032.51 1032.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1670 6.4e-05 1024 380 450 264192 25.4015 13.5066 131.478 418.85 589.406 589.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 0.000128 1024 370 550 107520 14.6115 6.84013 61.2932 208.511 291.41 291.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 960 6.4e-05 1024 90 2850 284160 23.7822 13.4998 801.004 418.776 1257.22 1257.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 0.000128 2048 122 1650 102912 29.7585 14.3518 351.485 426.329 826.665 826.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1670 6.4e-05 1024 380 450 262656 25.4953 13.5066 285.366 417.489 742.019 742.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1110 0.000128 1024 370 550 105984 14.6388 6.84208 65.2553 207.352 294.243 294.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 960 6.4e-05 1024 90 2850 283392 23.7844 13.4942 653.28 417.488 1108.21 1108.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 0.000128 2048 122 1650 101376 29.8347 14.2947 282.626 414.618 741.53 741.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1670 6.4e-05 1024 380 450 261120 25.4496 13.4636 266.305 416.509 721.888 722.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1110 0.000128 1024 370 550 104448 14.64 6.81779 57.1859 206.38 285.18 285.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 960 6.4e-05 1024 90 2850 282624 23.7252 13.4441 555.481 416.535 1009.34 1009.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 580 0.000128 2048 122 1650 101376 29.6314 14.2991 241.032 412.643 697.759 697.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1670 6.4e-05 1024 380 450 265216 25.4345 13.5387 197.057 418.467 654.66 654.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 0.000128 1024 370 550 108416 14.701 6.8608 92.127 209.32 323.165 323.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 960 6.4e-05 1024 90 2850 284032 23.8837 13.5245 1194.89 418.397 1650.85 1650.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 0.000128 2048 122 1650 103936 29.9256 14.4097 520.558 418.499 983.55 983.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1670 6.4e-05 1024 380 450 265216 25.3813 13.5242 125.065 418.461 582.603 582.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 0.000128 1024 370 550 107520 14.7484 6.85491 58.0489 209.359 289.165 289.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 960 6.4e-05 1024 90 2850 283136 23.9404 13.523 752.395 418.391 1208.42 1208.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 0.000128 2048 122 1650 103936 29.857 14.3585 332.753 418.549 795.674 795.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1670 6.4e-05 1024 380 450 263424 25.5732 14.1942 102.109 418.938 560.984 561.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 0.000128 1024 370 550 107520 14.7998 6.89766 47.5054 209.635 278.99 279.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 960 6.4e-05 1024 90 2850 282240 24.0845 14.0761 612.27 418.866 1069.45 1069.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 0.000128 2048 122 1650 102144 30.2271 14.3725 267.876 419.134 731.767 731.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1670 6.4e-05 1024 380 450 265216 25.3794 13.5162 92.5611 418.681 550.302 550.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 0.000128 1024 370 550 103936 14.7629 6.83747 50.7908 207.141 279.691 279.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 960 6.4e-05 1024 90 2850 283136 23.9032 13.4994 553.006 418.605 1009.18 1009.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 0.000128 2048 122 1650 100352 29.9199 14.2852 238.136 414.165 696.666 696.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1670 6.4e-05 1024 380 450 265216 25.3923 13.5105 192.648 419.089 650.809 650.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 0.000128 1024 370 550 107520 14.6849 6.85568 89.2698 208.96 319.932 320.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 960 6.4e-05 1024 90 2850 284672 23.826 13.4975 1152.44 419.058 1608.99 1609.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 0.000128 2048 122 1650 103424 29.8393 14.3811 514.957 417.733 977.074 977.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1670 6.4e-05 1024 380 450 264192 25.3813 13.5025 125.081 418.236 582.367 582.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 0.000128 1024 370 550 106496 14.774 6.85088 57.9194 209.24 288.945 289.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 960 6.4e-05 1024 90 2850 282624 23.8754 13.482 737.357 418.134 1193.01 1193.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 0.000128 2048 122 1650 102400 30.0226 14.3319 332.442 418.576 795.538 795.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1670 6.4e-05 1024 380 450 261120 25.4531 13.4615 105.075 416.894 561.05 561.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 0.000128 1024 370 550 104448 14.6548 6.82771 47.6523 206.556 275.848 275.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 960 6.4e-05 1024 90 2850 282624 23.7208 13.4492 608.147 416.795 1062.27 1062.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 0.000128 2048 122 1650 101376 29.6464 14.352 279.128 412.926 736.218 736.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1670 6.4e-05 1024 380 450 262144 25.5208 13.5051 93.679 418.288 551.167 551.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 0.000128 1024 370 550 106496 14.8152 6.85056 43.9645 209.37 275.158 275.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 960 6.4e-05 1024 90 2850 282624 23.8913 13.4921 530.708 418.216 986.471 986.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 0.000128 2048 122 1650 102400 30.0382 14.3493 250.053 418.565 713.171 713.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1670 6.4e-05 1024 380 450 264960 25.4764 13.5383 196.146 419.277 654.596 654.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 0.000128 1024 370 550 107136 14.7384 6.86701 90.8276 208.966 321.557 321.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 960 6.4e-05 1024 90 2850 284544 23.8721 13.5261 1190.68 419.282 1647.52 1647.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 0.000128 2048 122 1650 103680 29.8516 14.3731 527.89 417.764 990.04 990.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1670 6.4e-05 1024 380 450 262656 25.4492 13.5364 138.244 417.413 594.806 594.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 0.000128 1024 370 550 105984 14.6408 6.83827 64.0377 207.494 293.169 293.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 960 6.4e-05 1024 90 2850 283392 23.7847 13.5308 844.11 417.346 1298.93 1299.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 0.000128 2048 122 1650 101376 29.8382 14.2885 368.003 414.461 826.751 826.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1670 6.4e-05 1024 380 450 262656 25.529 15.9219 114.346 417.471 573.434 573.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 0.000128 1024 370 550 107136 14.7568 6.86851 53.4805 209.097 284.359 284.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 960 6.4e-05 1024 90 2850 283392 23.8486 13.5106 698.747 417.401 1153.67 1153.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 0.000128 2048 122 1650 103680 29.9235 14.4118 310.362 417.781 772.637 772.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1670 6.4e-05 1024 380 450 258048 25.4469 13.3938 108.195 414.889 562.086 562.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 0.000128 1024 370 550 101376 14.6843 6.79872 48.8921 204.599 275.126 275.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 960 6.4e-05 1024 90 2850 281088 23.6276 13.3645 658.461 414.961 1110.57 1110.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 0.000128 2048 122 1650 96768 29.9713 14.2404 278.159 409.107 731.637 731.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1670 6.4e-05 1024 380 450 259200 25.7832 14.1644 99.2074 418.073 557.392 557.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 0.000128 1024 370 550 103680 15.0726 6.86912 46.532 209.33 277.961 278.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 960 6.4e-05 1024 90 2850 282240 23.9982 13.6948 606.766 417.999 1062.63 1062.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 580 0.000128 2048 122 1650 103680 29.9409 14.4215 271.448 418.481 734.447 734.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1670 6.4e-05 1024 380 450 264960 25.4373 13.5295 188.995 419.388 647.517 647.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 0.000128 1024 370 550 108800 14.6791 6.90995 89.4377 209.697 320.88 320.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 960 6.4e-05 1024 90 2850 284160 23.9005 13.5155 1155.96 419.117 1612.65 1612.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 0.000128 2048 122 1650 103680 29.8924 14.3631 511.405 419.218 975.036 975.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1670 6.4e-05 1024 380 450 263680 25.4814 13.5458 131.508 419.281 589.98 590.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 0.000128 1024 370 550 104960 14.6 6.8225 60.3037 206.361 288.244 288.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 960 6.4e-05 1024 90 2850 284160 23.8591 13.5005 798.45 419.201 1255.17 1255.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 0.000128 2048 122 1650 99840 29.8573 14.2989 340.761 412.613 797.688 797.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1670 6.4e-05 1024 380 450 261120 25.5901 13.7261 109.181 417.962 566.622 566.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 0.000128 1024 370 550 103680 14.7261 6.82922 49.9814 206.618 278.31 278.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 960 6.4e-05 1024 90 2850 280320 24.0821 13.4946 665.834 417.885 1121.46 1121.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 0.000128 2048 122 1650 99840 29.9241 14.2878 288.646 413.065 746.08 746.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1670 6.4e-05 1024 380 450 256000 25.4737 13.3448 99.766 412.609 551.36 551.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 0.000128 1024 370 550 102400 14.8537 6.82067 46.0612 206.566 274.459 274.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 960 6.4e-05 1024 90 2850 276480 23.8411 13.3243 606.747 412.535 1056.62 1056.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 580 0.000128 2048 122 1650 97280 30.3201 14.2663 262.389 413.027 720.164 720.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1670 6.4e-05 1024 380 450 256000 25.4999 13.9203 94.7093 413.016 547.314 547.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 0.000128 1024 370 550 102400 14.871 6.84646 44.0771 206.83 272.786 272.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 960 6.4e-05 1024 90 2850 275200 23.9997 13.3427 578.619 412.948 1029.07 1029.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 0.000128 2048 122 1650 96000 30.5933 14.2768 248.433 413.553 707.023 707.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1670 6.4e-05 1024 380 480 270848 25.0456 13.5138 240.9 419.055 698.682 698.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1110 0.000128 1024 370 540 102400 15.1926 6.86054 115.422 209.601 347.237 347.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 960 6.4e-05 1024 90 2880 285696 23.7247 13.4967 942.099 418.992 1398.48 1398.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 580 0.000128 2048 122 1680 103936 29.8574 14.3931 417.309 419.027 880.749 880.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1670 6.4e-05 1024 380 480 270336 25.2058 13.765 225.895 419.444 684.479 684.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1110 0.000128 1024 370 540 101376 15.2156 6.85146 113.814 209.13 345.167 345.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 960 6.4e-05 1024 90 2880 285696 23.7284 13.4983 618.264 419.461 1075.12 1075.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 580 0.000128 2048 122 1680 103424 29.8254 14.3342 272.379 418.093 734.787 734.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1670 6.4e-05 1024 380 480 270336 25.0681 13.5336 246.268 418.75 703.793 703.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1110 0.000128 1024 370 540 101376 15.1331 6.82291 114.807 208.463 345.389 345.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 960 6.4e-05 1024 90 2880 284160 23.7837 13.5009 501.913 418.681 958.041 958.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 580 0.000128 2048 122 1680 102912 29.753 14.4294 219.49 416.807 680.639 680.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1670 6.4e-05 1024 380 480 268288 25.2749 14.1962 240.902 417.816 698.358 698.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1110 0.000128 1024 370 540 100352 15.3252 6.83008 112.211 209.135 343.657 343.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 960 6.4e-05 1024 90 2880 284672 23.7038 13.493 434.636 417.745 889.741 889.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 580 0.000128 2048 122 1680 102400 30.0409 14.3971 190.445 418.021 653.058 653.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1670 6.4e-05 1024 380 480 270720 25.1351 13.5385 347.94 419.406 806.189 806.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1110 0.000128 1024 370 540 102400 15.2066 6.86746 105.342 209.781 337.358 337.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 960 6.4e-05 1024 90 2880 285440 23.8406 13.5258 1316.71 419.34 1773.59 1773.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 0.000128 2048 122 1680 103680 29.9795 14.3852 575.472 419.428 1039.43 1039.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1670 6.4e-05 1024 380 480 270080 25.1615 13.525 314.554 419.512 772.914 773.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1110 0.000128 1024 370 540 102400 15.189 6.86637 73.5508 209.86 305.621 305.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 960 6.4e-05 1024 90 2880 285440 23.7741 13.5308 813.521 419.441 1270.43 1270.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 580 0.000128 2048 122 1680 103680 29.9041 14.376 359.035 419.626 823.103 823.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1670 6.4e-05 1024 380 480 268800 25.1149 13.5182 311.918 417.451 768.165 768.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1110 0.000128 1024 370 540 101760 15.1889 6.86618 61.614 208.855 292.681 292.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 960 6.4e-05 1024 90 2880 284160 23.7945 13.5174 663.072 417.383 1117.92 1118.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 580 0.000128 2048 122 1680 101760 30.1608 14.4118 288.502 417.797 751.032 751.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1670 6.4e-05 1024 380 480 268800 25.1882 13.5127 288.293 419.223 746.381 746.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1110 0.000128 1024 370 540 99840 14.9891 6.91174 151.436 206.34 379.833 379.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 960 6.4e-05 1024 90 2880 284160 23.8763 13.569 562.519 419.276 1019.41 1019.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 580 0.000128 2048 122 1680 99840 29.8552 14.2874 239.595 412.787 696.681 696.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1670 6.4e-05 1024 380 480 270336 24.9948 13.5221 203.87 418.787 661.343 661.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 0.000128 1024 370 540 102144 15.1528 6.8624 87.8332 209.475 319.477 319.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 960 6.4e-05 1024 90 2880 284928 23.7511 13.7207 1209.55 418.714 1665.9 1666.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 0.000128 2048 122 1680 103680 29.8781 14.4606 526.151 418.78 989.429 989.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1670 6.4e-05 1024 380 480 270336 24.9826 13.5355 128.944 418.452 586.077 586.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 0.000128 1024 370 540 101376 15.0876 6.8449 54.6729 208.512 285.272 285.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 960 6.4e-05 1024 90 2880 284160 23.7839 13.7002 756.608 418.375 1212.62 1212.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 0.000128 2048 122 1680 102912 29.7578 14.3548 329.396 416.54 790.206 790.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1670 6.4e-05 1024 380 480 269568 24.9376 14.0081 104.783 417.877 561.765 561.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 0.000128 1024 370 540 99072 15.1948 6.86675 44.5783 207.542 274.333 274.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 960 6.4e-05 1024 90 2880 283392 23.7761 13.6239 615.22 417.807 1070.58 1070.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 0.000128 2048 122 1680 101376 29.8312 14.3117 267.121 414.921 726.343 726.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1670 6.4e-05 1024 380 480 267264 25.0619 13.4656 255.408 416.569 710.675 710.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1110 0.000128 1024 370 540 98304 15.1349 6.82477 52.5558 206.473 281.142 281.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 960 6.4e-05 1024 90 2880 282624 23.7214 13.4595 553.264 416.504 1007.11 1007.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 580 0.000128 2048 122 1680 101376 29.6331 14.3176 241.588 412.73 698.429 698.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1670 6.4e-05 1024 380 480 268800 25.0786 13.5163 269.723 417.802 726.286 726.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1110 0.000128 1024 370 540 99840 15.041 6.82598 47.7948 206.524 276.348 276.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 960 6.4e-05 1024 90 2880 284160 23.7494 13.5039 483.743 417.541 938.701 938.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 580 0.000128 2048 122 1680 99840 29.9282 14.3237 206.381 412.773 663.563 663.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1670 6.4e-05 1024 380 480 270592 25.0346 13.5393 194.483 418.705 651.929 652.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 0.000128 1024 370 540 102144 15.1934 6.86285 83.7898 209.448 315.453 315.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 960 6.4e-05 1024 90 2880 284928 23.8283 13.5257 1146.2 418.638 1602.35 1602.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 0.000128 2048 122 1680 103936 29.9287 14.5781 504.493 418.71 967.87 967.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1670 6.4e-05 1024 380 480 270592 24.9814 13.5332 123.938 418.471 581.086 581.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 0.000128 1024 370 540 102144 15.1611 6.85277 53.2954 209.364 284.825 284.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 960 6.4e-05 1024 90 2880 284928 23.7597 13.5086 727.725 418.401 1183.55 1183.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 0.000128 2048 122 1680 103936 29.8628 14.358 322.112 418.691 785.184 785.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1670 6.4e-05 1024 380 480 268800 25.2873 13.5414 104.624 418.94 562.56 562.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 0.000128 1024 370 540 102144 15.2166 6.86435 45.3109 209.636 277.178 277.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 960 6.4e-05 1024 90 2880 284928 23.825 13.6701 610.049 418.864 1066.56 1066.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 0.000128 2048 122 1680 102144 30.2182 14.4322 265.485 419.091 729.387 729.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1670 6.4e-05 1024 380 480 268800 25.184 13.5163 91.7473 418.53 549.141 549.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 0.000128 1024 370 540 100352 15.0284 6.83235 39.4095 207.062 268.488 268.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 960 6.4e-05 1024 90 2880 283136 23.9024 13.5115 532.324 418.456 988.353 988.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 0.000128 2048 122 1680 100352 29.9129 14.2854 230.756 414.014 689.126 689.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1670 6.4e-05 1024 380 480 264320 25.2869 13.4287 246.401 415.151 700.428 700.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1110 0.000128 1024 370 540 98560 14.9933 6.81338 46.54 204.814 273.321 273.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 960 6.4e-05 1024 90 2880 282240 23.6926 13.419 471.027 415.087 923.384 923.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 0.000128 2048 122 1680 98560 29.922 14.2549 200.38 409.523 654.239 654.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1670 6.4e-05 1024 380 480 270336 25.0863 13.5225 185.288 419.631 643.689 643.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 0.000128 1024 370 540 101376 15.1741 6.84966 78.9136 209.133 310.233 310.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 960 6.4e-05 1024 90 2880 285696 23.7394 13.5003 1063.13 419.377 1519.91 1520.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 0.000128 2048 122 1680 103424 29.8489 14.3381 479.718 418.082 942.153 942.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1670 6.4e-05 1024 380 480 268288 25.1955 13.5007 124.625 417.803 581.29 581.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 0.000128 1024 370 540 100352 15.2835 6.85024 53.1831 209.037 284.509 284.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 960 6.4e-05 1024 90 2880 284672 23.6931 13.4841 697.801 417.731 1152.87 1153.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 0.000128 2048 122 1680 102400 30.0108 14.4815 323.445 417.991 786.083 786.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1670 6.4e-05 1024 380 480 267264 25.0205 13.4594 103.811 416.904 559.357 559.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 0.000128 1024 370 540 98304 15.1277 6.81741 43.5632 206.572 272.233 272.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 960 6.4e-05 1024 90 2880 282624 23.7143 13.4443 572.278 416.833 1026.43 1026.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 0.000128 2048 122 1680 101376 29.6278 14.3333 266.77 412.974 723.861 723.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1670 6.4e-05 1024 380 480 266240 25.2405 13.5047 96.1424 418.169 553.22 553.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 0.000128 1024 370 540 98304 15.4652 6.8536 40.569 209.21 272.255 272.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 960 6.4e-05 1024 90 2880 282624 23.8822 13.4885 512.826 417.91 968.265 968.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 0.000128 2048 122 1680 102400 30.0302 14.3378 250.047 418.258 712.831 712.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1670 6.4e-05 1024 380 480 261120 25.142 13.3447 85.4826 412.912 537.044 537.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 0.000128 1024 370 540 97280 15.2287 6.81536 37.3246 206.719 266.245 266.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 960 6.4e-05 1024 90 2880 276480 23.8421 13.357 460.357 413.032 910.745 910.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 0.000128 2048 122 1680 97280 30.3247 14.3351 218.5 413.281 676.597 676.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1670 6.4e-05 1024 380 448 268800 25.2292 13.5071 221.878 419.404 680.186 680.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1110 0.000128 1024 370 576 103424 15.0579 6.85261 78.1984 209.773 310.038 310.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 960 6.4e-05 1024 90 2880 285184 23.7546 13.51 929.42 419.529 1386.38 1386.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 580 0.000128 2048 122 1664 103936 29.8525 14.347 407.091 419.48 870.929 871.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1670 6.4e-05 1024 380 448 268288 25.2839 13.5089 205.872 419.104 663.939 664.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1110 0.000128 1024 370 576 102400 15.1395 6.848 118.947 208.989 350.088 350.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 960 6.4e-05 1024 90 2880 284672 23.8502 13.5307 596.183 419.231 1052.97 1053.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 580 0.000128 2048 122 1664 103424 29.843 14.377 261 417.853 723.234 723.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1670 6.4e-05 1024 380 448 267264 25.2884 13.6915 225.223 418.844 683.218 683.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1110 0.000128 1024 370 576 101376 15.167 6.82813 117.774 208.511 348.445 348.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 960 6.4e-05 1024 90 2880 284160 23.7879 14.0349 494.31 418.778 951.074 951.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 580 0.000128 2048 122 1664 102912 29.7571 14.3071 214.794 416.901 675.911 676.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1670 6.4e-05 1024 380 448 266240 25.3439 13.5004 221.607 417.849 678.473 678.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1110 0.000128 1024 370 576 102400 15.1652 6.83146 118.189 209.062 349.406 349.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 960 6.4e-05 1024 90 2880 282624 23.8838 13.5994 423.09 417.78 878.509 878.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 580 0.000128 2048 122 1664 102400 30.0156 14.3753 185.401 418.01 647.956 648.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1670 6.4e-05 1024 380 448 268800 25.2875 13.5445 316.465 419.06 774.524 774.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 0.000128 1024 370 576 103680 15.0975 6.86694 104.155 209.608 335.883 336.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 960 6.4e-05 1024 90 2880 285440 23.8104 13.56 1261.13 418.995 1717.65 1717.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 0.000128 2048 122 1664 103680 29.968 14.3693 549.721 419.054 1013.27 1013.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1670 6.4e-05 1024 380 448 268800 25.2461 13.5302 283.539 419.411 741.885 742.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1110 0.000128 1024 370 576 103680 15.062 6.86694 73.8548 209.809 305.745 305.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 960 6.4e-05 1024 90 2880 285440 23.7648 13.5148 773.052 419.424 1229.91 1230.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 580 0.000128 2048 122 1664 103680 29.9018 14.3909 336.704 419.505 800.656 800.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1670 6.4e-05 1024 380 448 266880 25.271 13.5242 280.198 417.796 746.686 746.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1110 0.000128 1024 370 576 101760 15.1737 6.86285 61.0947 209.03 292.315 292.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 960 6.4e-05 1024 90 2880 284160 23.8012 13.5089 633.186 440.23 1110.89 1111.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 580 0.000128 2048 122 1664 101760 30.1448 14.3973 273.72 422.013 740.431 740.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1670 6.4e-05 1024 380 448 268800 25.1989 13.6376 259.613 419.523 718.139 718.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1110 0.000128 1024 370 576 99840 14.9937 7.71789 56.5857 206.545 285.999 286.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 960 6.4e-05 1024 90 2880 284160 23.8669 13.5066 544.739 419.464 1001.73 1001.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 580 0.000128 2048 122 1664 99840 29.8426 14.2996 230.413 412.852 687.562 687.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1670 6.4e-05 1024 380 448 265600 25.2757 13.4973 319.338 417.092 775.37 775.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1110 0.000128 1024 370 576 99200 15.1245 6.81709 164.227 206.583 392.906 393.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 960 6.4e-05 1024 90 2880 281600 23.9481 13.4902 493.168 417.082 947.851 947.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 580 0.000128 2048 122 1664 99200 30.0994 14.4109 209.953 413.002 667.625 667.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1670 6.4e-05 1024 380 448 268032 25.2092 13.5227 189.962 418.733 647.596 647.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 0.000128 1024 370 576 102912 15.0877 6.86422 90.29 209.456 321.849 321.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 960 6.4e-05 1024 90 2880 284928 23.7554 13.5271 1169.86 418.667 1625.97 1626.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 0.000128 2048 122 1664 103680 29.8713 14.3607 505.391 418.728 968.511 968.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1670 6.4e-05 1024 380 448 267264 25.187 13.5068 119.207 418.802 576.867 576.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 0.000128 1024 370 576 101376 15.0918 6.84598 55.6196 208.482 286.197 286.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 960 6.4e-05 1024 90 2880 284160 23.7832 14.625 730.395 418.736 1187.71 1187.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 0.000128 2048 122 1664 102912 29.7721 14.3132 314.319 416.899 775.46 775.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1670 6.4e-05 1024 380 448 267264 25.1498 13.7952 97.1571 417.831 554.104 554.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 0.000128 1024 370 576 101376 14.9965 6.848 45.8414 207.517 275.363 275.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 960 6.4e-05 1024 90 2880 283392 23.7829 13.4904 592.415 417.759 1047.61 1047.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 0.000128 2048 122 1664 101376 29.8506 14.2847 255.206 414.87 714.368 714.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1670 6.4e-05 1024 380 448 264192 25.273 13.4595 228.177 420.51 687.582 687.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1110 0.000128 1024 370 576 98304 15.1314 6.81901 51.8325 208.36 282.3 282.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 960 6.4e-05 1024 90 2880 282624 23.7179 13.4492 524.753 420.479 982.562 982.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 0.000128 2048 122 1664 101376 29.6219 14.2805 227.434 416.547 688.045 688.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1670 6.4e-05 1024 380 448 264960 25.3166 13.6596 240.665 417.602 697.413 697.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1110 0.000128 1024 370 576 99840 15.0188 6.83213 47.7094 206.501 276.222 276.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 960 6.4e-05 1024 90 2880 284160 23.7426 13.5107 466.658 417.537 921.613 921.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 580 0.000128 2048 122 1664 99840 29.9431 14.3176 197.585 412.791 654.8 654.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1670 6.4e-05 1024 380 448 267904 25.2862 13.5401 177.646 418.39 635.023 635.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 0.000128 1024 370 576 103040 15.1225 7.29626 85.0036 209.397 316.972 317.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 960 6.4e-05 1024 90 2880 284928 23.8191 13.5181 1088.82 418.321 1544.64 1544.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 0.000128 2048 122 1664 103040 30.0564 14.379 474.022 418.521 937.136 937.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1670 6.4e-05 1024 380 448 267008 25.2459 13.5232 113.279 418.474 570.688 570.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 0.000128 1024 370 576 102144 15.1832 6.8608 53.7592 209.361 285.318 285.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 960 6.4e-05 1024 90 2880 284928 23.7588 13.5168 688.872 418.411 1144.72 1144.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 0.000128 2048 122 1664 102144 30.1401 14.4036 298.145 418.559 761.411 761.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1670 6.4e-05 1024 380 448 266112 25.3855 13.5519 95.9069 418.614 553.626 553.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 0.000128 1024 370 576 102144 15.2276 6.8584 45.7894 209.471 277.503 277.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 960 6.4e-05 1024 90 2880 284928 23.8196 13.5305 584.796 418.536 1040.85 1040.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 0.000128 2048 122 1664 102144 30.2133 14.3708 252.537 418.765 716.04 716.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1670 6.4e-05 1024 380 448 265216 25.3676 13.515 84.7991 418.97 542.812 542.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 0.000128 1024 370 576 100352 15.0336 6.8384 40.0049 207.281 269.317 269.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 960 6.4e-05 1024 90 2880 283136 23.8963 13.4967 511.263 418.898 967.721 967.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 0.000128 2048 122 1664 100352 29.9315 14.577 218.41 414.394 677.476 677.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1670 6.4e-05 1024 380 448 264320 25.2695 13.4355 75.112 415.156 529.137 529.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 0.000128 1024 370 576 98560 14.9961 6.82445 35.1544 204.82 261.952 262.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 960 6.4e-05 1024 90 2880 282240 23.7073 13.4243 452.667 415.118 905.079 905.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 0.000128 2048 122 1664 98560 29.918 14.246 191.129 409.466 644.922 645.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1670 6.4e-05 1024 380 448 268288 25.1861 13.5205 176.347 419.099 634.32 634.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 0.000128 1024 370 576 102400 15.0799 6.84691 83.5798 209.066 314.727 314.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 960 6.4e-05 1024 90 2880 284672 23.8278 13.9981 1046.87 419.032 1503.89 1504.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 0.000128 2048 122 1664 103424 29.852 14.3828 470.738 417.845 932.981 933.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1670 6.4e-05 1024 380 448 266240 25.227 13.5043 118.202 418.119 575.219 575.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 0.000128 1024 370 576 102400 15.1048 6.86339 56.1229 209.194 287.443 287.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 960 6.4e-05 1024 90 2880 282624 23.8941 13.486 673.425 418.046 1129.02 1129.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 0.000128 2048 122 1664 102400 30.0214 14.377 313.267 418.23 776.053 776.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1670 6.4e-05 1024 380 448 264192 25.2525 13.4664 97.6876 416.928 553.5 553.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 0.000128 1024 370 576 98304 15.1275 6.81536 44.9214 206.587 273.606 273.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 960 6.4e-05 1024 90 2880 282624 23.7182 13.4438 554.275 416.855 1008.45 1008.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 0.000128 2048 122 1664 101376 29.621 14.2724 257.955 413.01 715.016 715.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1670 6.4e-05 1024 380 448 266240 25.2419 13.5044 90.4238 418.04 547.371 547.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 0.000128 1024 370 576 102400 15.124 6.85312 43.0356 209.244 274.412 274.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 960 6.4e-05 1024 90 2880 282624 23.8934 13.4897 497.382 417.968 952.89 953.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 580 0.000128 2048 122 1664 102400 30.05 14.5081 241.805 418.377 704.9 705.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1670 6.4e-05 1024 380 448 261120 25.1563 13.3451 81.3807 412.564 532.615 532.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 0.000128 1024 370 576 97280 15.2268 6.82419 38.3866 206.549 267.143 267.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 960 6.4e-05 1024 90 2880 276480 23.8322 13.3269 447.622 412.496 897.441 897.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 0.000128 2048 122 1664 97280 30.3365 14.2677 212.654 412.922 670.341 670.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1670 6.4e-05 1024 380 448 258048 25.3287 13.3456 77.196 412.658 528.691 528.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 0.000128 1024 370 576 98304 15.1637 6.82189 36.779 206.634 265.547 265.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 960 6.4e-05 1024 90 2880 276480 23.8466 13.3395 412.963 412.585 862.889 863.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 580 0.000128 2048 122 1664 98304 30.1688 14.2659 202.931 413.158 660.679 660.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1670 6.4e-05 1024 380 512 267264 25.3581 14.0431 295.671 419.38 754.623 754.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1110 0.000128 1024 370 640 98560 15.5528 6.84032 124.756 209.761 357.066 357.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 960 6.4e-05 1024 90 2944 283904 23.9024 13.514 929.945 419.314 1386.84 1386.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 580 0.000128 2048 122 1664 100608 30.5779 14.3509 650.058 419.817 1114.97 1115.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1670 6.4e-05 1024 380 512 267264 25.2907 13.525 271.751 419.038 729.772 729.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1110 0.000128 1024 370 640 98304 15.483 6.89798 90.3791 209.592 322.509 322.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 960 6.4e-05 1024 90 2944 283648 23.8876 13.5025 1060.26 419.033 1516.84 1516.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 580 0.000128 2048 122 1664 100352 30.4574 14.3417 442.198 419.074 906.228 906.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1670 6.4e-05 1024 380 512 267264 25.3024 13.5209 249.275 419.137 707.405 707.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1110 0.000128 1024 370 640 97280 15.5558 6.848 127.14 208.955 358.659 358.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 960 6.4e-05 1024 90 2944 283648 23.9265 14.202 687.391 419.034 1144.71 1144.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 580 0.000128 2048 122 1664 99328 30.5589 14.3626 285.092 417.826 748.005 748.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1670 6.4e-05 1024 380 512 265728 25.373 13.5153 241.24 418.839 699.136 699.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1110 0.000128 1024 370 640 96768 15.5308 6.84422 126.664 208.506 357.702 357.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 960 6.4e-05 1024 90 2944 282624 23.9323 13.5844 555.346 418.779 1011.8 1011.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 580 0.000128 2048 122 1664 98304 30.4715 14.3237 228.474 416.935 690.357 690.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1670 6.4e-05 1024 380 512 266240 25.3026 13.5025 237.685 417.833 694.496 694.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1110 0.000128 1024 370 640 96256 15.6642 6.85261 125.463 209.038 357.184 357.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 960 6.4e-05 1024 90 2944 282624 23.8945 13.5275 496.853 417.747 952.185 952.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 580 0.000128 2048 122 1664 98304 30.6671 14.6678 205.285 417.992 668.778 668.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1670 6.4e-05 1024 380 512 266240 25.3831 13.5172 273.553 419.566 732.187 732.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1110 0.000128 1024 370 640 94720 15.474 6.80502 124.275 206.506 353.219 353.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 960 6.4e-05 1024 90 2944 281600 24.0891 13.4963 454.433 419.504 911.682 911.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 580 0.000128 2048 122 1664 97280 30.2447 14.2631 187.497 412.945 645.111 645.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1670 6.4e-05 1024 380 512 264192 25.3306 13.4676 267.539 416.43 722.938 723.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1110 0.000128 1024 370 640 95232 15.4353 6.80291 124.394 206.348 353.143 353.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 960 6.4e-05 1024 90 2944 279552 24.0085 13.4472 416.769 416.369 870.753 870.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 580 0.000128 2048 122 1664 95232 30.6886 14.2656 168.955 412.566 626.632 626.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1670 6.4e-05 1024 380 512 265216 25.4446 13.512 269.492 418.617 727.235 727.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1110 0.000128 1024 370 640 93184 15.6524 6.81501 121.252 207.109 350.992 351.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 960 6.4e-05 1024 90 2944 283136 23.9171 13.5434 397.625 418.631 853.881 854.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 580 0.000128 2048 122 1664 96768 30.5176 14.4576 161.286 414.129 620.555 620.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1670 6.4e-05 1024 380 512 266240 25.3152 13.4998 269.682 417.887 726.556 726.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1110 0.000128 1024 370 640 94208 15.8403 6.83184 122.64 209.169 354.64 354.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 960 6.4e-05 1024 90 2944 282624 23.8924 13.4881 377.504 417.831 832.876 833.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 580 0.000128 2048 122 1664 98304 30.7335 14.3734 158.3 418.241 621.805 621.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1670 6.4e-05 1024 380 480 268800 25.2628 13.5168 268.661 419.017 726.627 726.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1110 0.000128 1024 370 540 100352 15.0933 6.81331 113.587 207.306 342.965 343.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 960 6.4e-05 1024 90 2880 283136 23.901 13.5025 359.094 418.957 815.618 815.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 580 0.000128 2048 122 1680 100352 30.0159 14.2804 658.91 414.5 1117.87 1118.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1670 6.4e-05 1024 380 448 265216 25.4585 13.5118 248.552 419.015 706.702 706.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1110 0.000128 1024 370 576 100352 15.0834 6.81984 116.227 207.403 345.692 345.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 960 6.4e-05 1024 90 2880 283136 23.8919 13.5025 352.479 418.952 808.982 809.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 580 0.000128 2048 122 1664 100352 30.0224 14.5101 636.789 414.522 1096 1096.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1670 6.4e-05 1024 380 450 259840 25.6074 13.4302 258.216 415.394 712.812 712.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1110 0.000128 1024 370 550 103040 14.6956 6.80131 117.471 204.928 344.058 344.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 960 6.4e-05 1024 90 2850 277760 24.0981 14.1885 350.811 415.324 804.583 804.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 580 0.000128 2048 122 1650 98560 30.0435 14.2294 655.829 409.736 1110 1110.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1670 6.4e-05 1024 380 480 264320 25.3212 13.6356 273.589 415.484 728.192 728.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1110 0.000128 1024 370 528 103040 14.6924 6.80234 117.06 204.976 343.687 343.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 960 6.4e-05 1024 90 2832 277760 24.0813 13.434 348.227 415.449 801.344 801.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 580 0.000128 2048 122 1632 98560 30.0165 14.2669 652.707 409.839 1106.99 1107.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1670 6.4e-05 1024 380 448 268288 25.3245 13.5107 253.943 418.205 711.146 711.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1110 0.000128 1024 370 544 108544 14.6806 6.83408 119.62 209.239 350.528 350.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 960 6.4e-05 1024 90 2848 284672 23.6882 13.486 406.85 418.138 862.315 862.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 580 0.000128 2048 122 1632 102400 30.166 14.3859 653.677 418.366 1116.76 1116.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1670 6.4e-05 1024 380 448 261120 25.1501 13.3366 342.125 413.085 793.864 793.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1110 0.000128 1024 370 544 107520 14.4451 6.80346 161.259 206.913 389.573 389.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 960 6.4e-05 1024 90 2848 276480 23.8342 13.3323 602.433 413.071 1052.83 1052.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 580 0.000128 2048 122 1632 99840 29.9389 14.2652 262.687 413.795 720.844 720.975
