\doxysection{stm32f407xx.\+h}
\hypertarget{stm32f407xx_8h_source}{}\label{stm32f407xx_8h_source}\index{Inc/stm32f407xx.h@{Inc/stm32f407xx.h}}
\mbox{\hyperlink{stm32f407xx_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00033}00033\ \textcolor{preprocessor}{\#ifndef\ \_\_STM32F407xx\_H}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00034}00034\ \textcolor{preprocessor}{\#define\ \_\_STM32F407xx\_H}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00036}00036\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00037}00037\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00038}00038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00047}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{00047}}\ \textcolor{preprocessor}{\#define\ \_\_CM4\_REV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00048}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{00048}}\ \textcolor{preprocessor}{\#define\ \_\_MPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00049}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{00049}}\ \textcolor{preprocessor}{\#define\ \_\_NVIC\_PRIO\_BITS\ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00050}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{00050}}\ \textcolor{preprocessor}{\#define\ \_\_Vendor\_SysTickConfig\ \ \ \ 0U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00051}\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{00051}}\ \textcolor{preprocessor}{\#define\ \_\_FPU\_PRESENT\ \ \ \ \ \ \ \ \ \ \ \ \ 1U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00065}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{00065}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00066}00066\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00067}00067\ \textcolor{comment}{\ \ /******\ \ Cortex-\/M4\ Processor\ Exceptions\ Numbers\ ****************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00068}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{00068}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{NonMaskableInt\_IRQn}}\ \ \ \ \ \ \ \ \ =\ -\/14,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00069}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{00069}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{MemoryManagement\_IRQn}}\ \ \ \ \ \ \ =\ -\/12,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00070}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{00070}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{BusFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/11,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00071}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{00071}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{UsageFault\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/10,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00072}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{00072}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/5,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00073}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{00073}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{DebugMonitor\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ -\/4,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00074}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{00074}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{PendSV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/2,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00075}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{00075}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ -\/1,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00076}00076\ \textcolor{comment}{\ \ /******\ \ STM32\ specific\ Interrupt\ Numbers\ **********************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00077}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{00077}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00078}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{00078}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 1,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00079}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{00079}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\_STAMP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 2,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00080}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{00080}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\_WKUP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 3,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00081}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{00081}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 4,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00082}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{00082}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 5,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00083}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{00083}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 6,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00084}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{00084}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 7,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00085}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{00085}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 8,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00086}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{00086}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 9,\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00087}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{00087}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 10,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00088}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{00088}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\_Stream0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 11,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00089}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{00089}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\_Stream1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 12,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00090}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{00090}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\_Stream2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 13,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00091}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{00091}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\_Stream3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 14,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00092}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{00092}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\_Stream4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 15,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00093}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{00093}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\_Stream5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 16,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00094}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{00094}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\_Stream6\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 17,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00095}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{00095}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 18,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00096}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{00096}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\_TX\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 19,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00097}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{00097}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\_RX0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 20,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00098}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{00098}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\_RX1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 21,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00099}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{00099}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\_SCE\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 22,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00100}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{00100}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\_5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 23,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00101}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{00101}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\_BRK\_TIM9\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 24,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00102}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{00102}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{TIM1\_UP\_TIM10\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 25,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00103}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{00103}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\_TRG\_COM\_TIM11\_IRQn}}\ \ \ \ \ =\ 26,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00104}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{00104}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 27,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00105}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{00105}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 28,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00106}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{00106}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 29,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00107}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{00107}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 30,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00108}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{00108}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2C1\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 31,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00109}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{00109}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2C1\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 32,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00110}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{00110}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2C2\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 33,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00111}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{00111}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2C2\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 34,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00112}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{00112}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 35,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00113}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{00113}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 36,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00114}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{00114}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 37,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00115}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{00115}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 38,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00116}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{00116}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 39,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00117}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{00117}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\_10\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 40,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00118}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{00118}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\_Alarm\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 41,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00119}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{00119}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\_FS\_WKUP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ =\ 42,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00120}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{00120}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{TIM8\_BRK\_TIM12\_IRQn}}\ \ \ \ \ \ \ \ \ =\ 43,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00121}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{00121}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{TIM8\_UP\_TIM13\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 44,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00122}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{00122}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{TIM8\_TRG\_COM\_TIM14\_IRQn}}\ \ \ \ \ =\ 45,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00123}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{00123}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\_CC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 46,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00124}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{00124}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\_Stream7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 47,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00125}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{00125}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 48,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00126}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{00126}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{SDIO\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 49,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00127}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{00127}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 50,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00128}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{00128}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 51,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00129}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{00129}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 52,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00130}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{00130}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 53,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00131}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{00131}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\_DAC\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 54,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00132}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{00132}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 55,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00133}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{00133}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\_Stream0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 56,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00134}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{00134}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\_Stream1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 57,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00135}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{00135}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\_Stream2\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 58,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00136}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{00136}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\_Stream3\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 59,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00137}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{00137}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\_Stream4\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 60,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00138}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{00138}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{ETH\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 61,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00139}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{00139}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{ETH\_WKUP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 62,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00140}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4}{00140}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4}{CAN2\_TX\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 63,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00141}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a}{00141}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a}{CAN2\_RX0\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 64,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00142}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a}{00142}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a}{CAN2\_RX1\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 65,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00143}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd}{00143}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd}{CAN2\_SCE\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 66,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00144}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{00144}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\_FS\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 67,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00145}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{00145}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\_Stream5\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 68,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00146}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{00146}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\_Stream6\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 69,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00147}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{00147}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\_Stream7\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ =\ 70,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00148}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{00148}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 71,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00149}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{00149}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2C3\_EV\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 72,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00150}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{00150}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2C3\_ER\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 73,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00151}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080}{00151}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080}{OTG\_HS\_EP1\_OUT\_IRQn}}\ \ \ \ \ \ \ \ \ =\ 74,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00152}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047}{00152}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047}{OTG\_HS\_EP1\_IN\_IRQn}}\ \ \ \ \ \ \ \ \ \ =\ 75,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00153}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267}{00153}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267}{OTG\_HS\_WKUP\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ =\ 76,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00154}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0}{00154}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0}{OTG\_HS\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 77,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00155}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8}{00155}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8}{DCMI\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 78,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00156}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{00156}}\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 80,\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00157}00157\ \ \ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\_IRQn}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ 81\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00158}\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{00158}}\ \}\ \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00159}00159\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00160}00160\ \textcolor{preprocessor}{\#define\ \ HASH\_RNG\_IRQn\ \ \ \ \ \ RNG\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00161}00161\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00166}00166\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{core__cm4_8h}{core\_cm4.h}}"{}}\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Cortex-\/M4\ processor\ and\ core\ peripherals\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00167}00167\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{system__stm32f4xx_8h}{system\_stm32f4xx.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00168}00168\ \textcolor{preprocessor}{\#include\ <stdint.h>}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00178}\mbox{\hyperlink{struct_a_d_c___type_def}{00178}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00179}00179\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00180}\mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00180}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00181}\mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{00181}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00182}\mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{00182}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00183}\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{00183}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00184}\mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{00184}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00185}\mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{00185}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{JOFR1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00186}\mbox{\hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{00186}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{JOFR2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00187}\mbox{\hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{00187}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{JOFR3}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00188}\mbox{\hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{00188}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{JOFR4}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00189}\mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{00189}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00190}\mbox{\hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{00190}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{LTR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00191}\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{00191}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00192}\mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{00192}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00193}\mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{00193}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00194}\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{00194}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00195}\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{00195}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00196}\mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{00196}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{JDR2}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00197}\mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{00197}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{JDR3}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00198}\mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{00198}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{JDR4}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00199}\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00199}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00200}00200\ \}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00201}00201\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00202}\mbox{\hyperlink{struct_a_d_c___common___type_def}{00202}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00203}00203\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00204}\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{00204}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00205}\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{00205}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00206}\mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{00206}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00208}00208\ \}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00210}00210\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00215}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{00215}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00216}00216\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00217}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a6921aa1c578a7d17c6e0eb33a73b6630}{00217}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a6921aa1c578a7d17c6e0eb33a73b6630}{TIR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00218}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aed87bed042dd9523ce086119a3bab0ea}{00218}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aed87bed042dd9523ce086119a3bab0ea}{TDTR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00219}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aded1359e1a32512910bff534d57ade68}{00219}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_aded1359e1a32512910bff534d57ade68}{TDLR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00220}\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a90f7c1cf22683459c632d6040366eddf}{00220}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def_a90f7c1cf22683459c632d6040366eddf}{TDHR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00221}00221\ \}\ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\_TxMailBox\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00222}00222\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00227}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{00227}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00228}00228\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00229}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{00229}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a0acc8eb90b17bef5b9e03c7ddaacfb0b}{RIR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00230}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{00230}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a9563d8a88d0db403b8357331bea83a2e}{RDTR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00231}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{00231}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_ae1c569688eedd49219cd505b9c22121b}{RDLR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00232}\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{00232}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def_a7f11f42ba9d3bc5cd4a4f5ea0214608e}{RDHR}};\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00233}00233\ \}\ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\_FIFOMailBox\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00234}00234\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00239}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{00239}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00240}00240\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00241}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a92036953ac673803fe001d843fea508b}{00241}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a92036953ac673803fe001d843fea508b}{FR1}};\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00242}\mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a7f7d80b45b7574463d7030fc8a464582}{00242}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_a_n___filter_register___type_def_a7f7d80b45b7574463d7030fc8a464582}{FR2}};\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00243}00243\ \}\ \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\_FilterRegister\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00244}00244\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00249}\mbox{\hyperlink{struct_c_a_n___type_def}{00249}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00250}00250\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00251}\mbox{\hyperlink{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{00251}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{MCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00252}\mbox{\hyperlink{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}{00252}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}{MSR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00253}\mbox{\hyperlink{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}{00253}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}{TSR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00254}\mbox{\hyperlink{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}{00254}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}{RF0R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00255}\mbox{\hyperlink{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}{00255}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}{RF1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00256}\mbox{\hyperlink{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{00256}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00257}\mbox{\hyperlink{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}{00257}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}{ESR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00258}\mbox{\hyperlink{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}{00258}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}{BTR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00259}\mbox{\hyperlink{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}{00259}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RESERVED0[88];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00260}\mbox{\hyperlink{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}{00260}}\ \ \ \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\_TxMailBox\_TypeDef}}\ \ \ \ \ \ sTxMailBox[3];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00261}\mbox{\hyperlink{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}{00261}}\ \ \ \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\_FIFOMailBox\_TypeDef}}\ \ \ \ sFIFOMailBox[2];\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00262}\mbox{\hyperlink{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}{00262}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RESERVED1[12];\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00263}\mbox{\hyperlink{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}{00263}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}{FMR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00264}\mbox{\hyperlink{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}{00264}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}{FM1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00265}\mbox{\hyperlink{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00265}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00266}\mbox{\hyperlink{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}{00266}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}{FS1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00267}\mbox{\hyperlink{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}{00267}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00268}\mbox{\hyperlink{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}{00268}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}{FFA1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00269}\mbox{\hyperlink{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}{00269}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00270}\mbox{\hyperlink{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}{00270}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}{FA1R}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00271}\mbox{\hyperlink{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}{00271}}\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RESERVED5[8];\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00272}\mbox{\hyperlink{struct_c_a_n___type_def_a31bd74513e6e599319702ad34113bf59}{00272}}\ \ \ \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\_FilterRegister\_TypeDef}}\ sFilterRegister[28];\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00273}00273\ \}\ \mbox{\hyperlink{struct_c_a_n___type_def}{CAN\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00274}00274\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00279}\mbox{\hyperlink{struct_c_r_c___type_def}{00279}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00280}00280\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00281}\mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00281}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00282}\mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{00282}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint8\_t\ \ \mbox{\hyperlink{struct_c_r_c___type_def_a601d7b0ba761c987db359b2d7173b7e0}{IDR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00283}\mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{00283}}\ \ \ uint8\_t\ \ \ \ \ \ \ \mbox{\hyperlink{struct_c_r_c___type_def_aa7d2bd5481ee985778c410a7e5826b71}{RESERVED0}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00284}\mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{00284}}\ \ \ uint16\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_c_r_c___type_def_a8249a3955aace28d92109b391311eb30}{RESERVED1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00285}\mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00285}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_c_r_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00286}00286\ \}\ \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00292}\mbox{\hyperlink{struct_d_a_c___type_def}{00292}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00293}00293\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00294}\mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00294}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00295}\mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{00295}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}{SWTRIGR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00296}\mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{00296}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}{DHR12R1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00297}\mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{00297}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}{DHR12L1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00298}\mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{00298}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}{DHR8R1}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00299}\mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{00299}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}{DHR12R2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00300}\mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{00300}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}{DHR12L2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00301}\mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{00301}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}{DHR8R2}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00302}\mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{00302}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}{DHR12RD}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00303}\mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{00303}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}{DHR12LD}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00304}\mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{00304}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}{DHR8RD}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00305}\mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{00305}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}{DOR1}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00306}\mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{00306}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}{DOR2}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00307}\mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00307}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00308}00308\ \}\ \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00309}00309\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00314}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{00314}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00315}00315\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00316}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{00316}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00317}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00317}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00318}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{00318}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{APB1FZ}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00319}\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{00319}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{APB2FZ}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00320}00320\ \}\ \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00321}00321\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00326}\mbox{\hyperlink{struct_d_c_m_i___type_def}{00326}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00327}00327\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00328}\mbox{\hyperlink{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00328}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00329}\mbox{\hyperlink{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00329}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00330}\mbox{\hyperlink{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{00330}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_aa196fddf0ba7d6e3ce29bdb04eb38b94}{RISR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00331}\mbox{\hyperlink{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{00331}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00332}\mbox{\hyperlink{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}{00332}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_a524e134cec519206cb41d0545e382978}{MISR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00333}\mbox{\hyperlink{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00333}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00334}\mbox{\hyperlink{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}{00334}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_a9cc4ec74be864c929261e0810f2fd7f0}{ESCR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00335}\mbox{\hyperlink{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}{00335}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_af751d49ef824c1636c78822ecae066f4}{ESUR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00336}\mbox{\hyperlink{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}{00336}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_a919b70dd8762e44263a02dfbafc7b8ce}{CWSTRTR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00337}\mbox{\hyperlink{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}{00337}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_aa3ccc5d081bbee3c61ae9aa5e0c83af9}{CWSIZER}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00338}\mbox{\hyperlink{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00338}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_c_m_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00339}00339\ \}\ \mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00340}00340\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00345}\mbox{\hyperlink{struct_d_m_a___stream___type_def}{00345}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00346}00346\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00347}\mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00347}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00348}\mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{00348}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{NDTR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00349}\mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{00349}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{PAR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00350}\mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{00350}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0AR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00351}\mbox{\hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{00351}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{M1AR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00352}\mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{00352}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00353}00353\ \}\ \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\_Stream\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00354}00354\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00355}\mbox{\hyperlink{struct_d_m_a___type_def}{00355}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00356}00356\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00357}\mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{00357}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_a5cdef358e9e95b570358e1f6a3a7f492}{LISR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00358}\mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{00358}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_a6fe40f7ac1a18c2726b328b5ec02b262}{HISR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00359}\mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{00359}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_ac4f7bf4cb172024bfc940c00167cd04e}{LIFCR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00360}\mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{00360}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_d_m_a___type_def_ac55c27aeea4107813c1e7da3fcf46961}{HIFCR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00361}00361\ \}\ \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00362}00362\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00367}\mbox{\hyperlink{struct_e_t_h___type_def}{00367}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00368}00368\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00369}00369\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACCR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00370}00370\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACFFR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00371}00371\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACHTHR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00372}00372\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACHTLR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00373}00373\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACMIIAR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00374}00374\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACMIIDR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00375}00375\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACFCR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00376}00376\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACVLANTR;\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ \ \ \ 8\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00377}00377\ \ \ uint32\_t\ \ \ \ \ \ RESERVED0[2];}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00378}00378\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACRWUFFR;\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ \ \ 11\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00379}00379\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACPMTCSR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00380}00380\ \ \ uint32\_t\ \ \ \ \ \ RESERVED1;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00381}00381\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACDBGR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00382}00382\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACSR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ \ \ 15\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00383}00383\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACIMR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00384}00384\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACA0HR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00385}00385\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACA0LR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00386}00386\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACA1HR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00387}00387\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACA1LR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00388}00388\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACA2HR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00389}00389\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACA2LR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00390}00390\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACA3HR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00391}00391\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MACA3LR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ \ \ 24\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00392}00392\ \ \ uint32\_t\ \ \ \ \ \ RESERVED2[40];}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00393}00393\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCCR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ \ \ 65\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00394}00394\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCRIR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00395}00395\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCTIR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00396}00396\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCRIMR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00397}00397\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCTIMR;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ \ \ 69\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00398}00398\ \ \ uint32\_t\ \ \ \ \ \ RESERVED3[14];}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00399}00399\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCTGFSCCR;\ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ \ \ 84\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00400}00400\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCTGFMSCCR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00401}00401\ \ \ uint32\_t\ \ \ \ \ \ RESERVED4[5];}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00402}00402\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCTGFCR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00403}00403\ \ \ uint32\_t\ \ \ \ \ \ RESERVED5[10];}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00404}00404\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCRFCECR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00405}00405\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCRFAECR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00406}00406\ \ \ uint32\_t\ \ \ \ \ \ RESERVED6[10];}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00407}00407\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ MMCRGUFCR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00408}00408\ \ \ uint32\_t\ \ \ \ \ \ RESERVED7[334];}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00409}00409\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPTSCR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00410}00410\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPSSIR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00411}00411\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPTSHR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00412}00412\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPTSLR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00413}00413\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPTSHUR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00414}00414\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPTSLUR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00415}00415\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPTSAR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00416}00416\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPTTHR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00417}00417\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPTTLR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00418}00418\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ RESERVED8;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00419}00419\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ PTPTSSR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00420}00420\ \ \ uint32\_t\ \ \ \ \ \ RESERVED9[565];}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00421}00421\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMABMR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00422}00422\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMATPDR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00423}00423\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMARPDR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00424}00424\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMARDLAR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00425}00425\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMATDLAR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00426}00426\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMASR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00427}00427\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMAOMR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00428}00428\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMAIER;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00429}00429\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMAMFBOCR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00430}00430\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMARSWTR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00431}00431\ \ \ uint32\_t\ \ \ \ \ \ RESERVED10[8];}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00432}00432\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMACHTDR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00433}00433\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMACHRDR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00434}00434\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMACHTBAR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00435}00435\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DMACHRBAR;}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00436}00436\ \}\ \mbox{\hyperlink{struct_e_t_h___type_def}{ETH\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00437}00437\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00442}\mbox{\hyperlink{struct_e_x_t_i___type_def}{00442}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00443}00443\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00444}\mbox{\hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{00444}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_ae845b86e973b4bf8a33c447c261633f6}{IMR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00445}\mbox{\hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{00445}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a6034c7458d8e6030f6dacecf0f1a3a89}{EMR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00446}\mbox{\hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{00446}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a0d952a17455687d6e9053730d028fa1d}{RTSR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00447}\mbox{\hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{00447}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_aa0f7c828c46ae6f6bc9f66f11720bbe6}{FTSR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00448}\mbox{\hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{00448}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_a9eae93b6cc13d4d25e12f2224e2369c9}{SWIER}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00449}\mbox{\hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{00449}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_e_x_t_i___type_def_af8d25514079514d38c104402f46470af}{PR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00450}00450\ \}\ \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00451}00451\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00456}\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{00456}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00457}00457\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00458}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{00458}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00459}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{00459}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00460}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{00460}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00461}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00461}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00462}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00462}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00463}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{00463}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{OPTCR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00464}\mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{00464}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{OPTCR1}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00465}00465\ \}\ \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00466}00466\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00467}00467\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00468}00468\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00473}\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{00473}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00474}00474\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00475}\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79}{00475}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BTCR[8];\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00476}00476\ \}\ \mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\_Bank1\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00477}00477\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00482}\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{00482}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00483}00483\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00484}\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def_a20f13b79c0f8670af319af0c5ebd5c91}{00484}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ BWTR[7];\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00485}00485\ \}\ \mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\_Bank1E\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00486}00486\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00491}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{00491}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00492}00492\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00493}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{00493}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ab0cb1d704ee64c62ad5be55522a2683a}{PCR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00494}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}{00494}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a89623ee198737b29dc0a803310605a83}{SR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00495}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{00495}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a2e5a7a96de68a6612affa6df8c309c3d}{PMEM2}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00496}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}{00496}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a9c1bc909ec5ed32df45444488ea6668b}{PATT2}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00497}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}{00497}}\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00498}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{00498}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a05a47a1664adc7a3db3fa3e83fe883b4}{ECCR2}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00499}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}{00499}}\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_ac4ac04e673b5b8320d53f7b0947db902}{RESERVED1}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00500}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00500}}\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00501}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}{00501}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a73861fa74b83973fa1b5f92735c042ef}{PCR3}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00502}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}{00502}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af30c34f7c606cb9416a413ec5fa36491}{SR3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00503}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}{00503}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_aba8981e4f06cfb3db7d9959242052f80}{PMEM3}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00504}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{00504}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_aba03fea9c1bb2242d963e29f1b94d25e}{PATT3}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00505}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}{00505}}\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00506}\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{00506}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def_a6062be7dc144c07e01c303cb49d69ce2}{ECCR3}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00507}00507\ \}\ \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\_Bank2\_3\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00508}00508\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00513}\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{00513}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00514}00514\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00515}\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}{00515}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}{PCR4}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00516}\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}{00516}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}{SR4}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00517}\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}{00517}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}{PMEM4}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00518}\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}{00518}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}{PATT4}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00519}\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}{00519}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}{PIO4}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00520}00520\ \}\ \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\_Bank4\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00521}00521\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00526}\mbox{\hyperlink{struct_g_p_i_o___type_def}{00526}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00527}00527\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00528}\mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{00528}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{MODER}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00529}\mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{00529}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{OTYPER}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00530}\mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{00530}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00531}\mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{00531}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00532}\mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{00532}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00533}\mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{00533}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{ODR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00534}\mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{00534}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_ac25dd6b9e3d55e17589195b461c5ec80}{BSRR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00535}\mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{00535}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00536}\mbox{\hyperlink{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}{00536}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ AFR[2];\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00537}00537\ \}\ \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00538}00538\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00543}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{00543}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00544}00544\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00545}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{00545}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_ab36c409d0a009e3ce5a89ac55d3ff194}{MEMRMP}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00546}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{00546}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a2130abf1fefb63ce4c4b138fd8c9822a}{PMC}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00547}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a52f7bf8003ba69d66a4e86dea6eeab65}{00547}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ EXTICR[4];\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00548}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_afaf27b66c1edc60064db3fa6e693fb59}{00548}}\ \ \ uint32\_t\ \ \ \ \ \ RESERVED[2];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00549}\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{00549}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def_a08ddbac546fa9928256654d31255c8c3}{CMPCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00550}00550\ \}\ \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00551}00551\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00556}\mbox{\hyperlink{struct_i2_c___type_def}{00556}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00557}00557\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00558}\mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{00558}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00559}\mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{00559}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00560}\mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{00560}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00561}\mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{00561}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00562}\mbox{\hyperlink{struct_i2_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00562}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00563}\mbox{\hyperlink{struct_i2_c___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{00563}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{SR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00564}\mbox{\hyperlink{struct_i2_c___type_def_a89623ee198737b29dc0a803310605a83}{00564}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a89623ee198737b29dc0a803310605a83}{SR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00565}\mbox{\hyperlink{struct_i2_c___type_def_a5e1322e27c40bf91d172f9673f205c97}{00565}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00566}\mbox{\hyperlink{struct_i2_c___type_def_a5d5764c0ec44b661da957e6343f9e7b5}{00566}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i2_c___type_def_a5d5764c0ec44b661da957e6343f9e7b5}{TRISE}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00567}00567\ \}\ \mbox{\hyperlink{struct_i2_c___type_def}{I2C\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00568}00568\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00573}\mbox{\hyperlink{struct_i_w_d_g___type_def}{00573}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00574}00574\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00575}\mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{00575}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a2f692354bde770f2a5e3e1b294ec064b}{KR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00576}\mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{00576}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_af8d25514079514d38c104402f46470af}{PR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00577}\mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{00577}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_a7015e1046dbd3ea8783b33dc11a69e52}{RLR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00578}\mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00578}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_i_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00579}00579\ \}\ \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00580}00580\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00581}00581\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00586}\mbox{\hyperlink{struct_p_w_r___type_def}{00586}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00587}00587\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00588}\mbox{\hyperlink{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00588}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00589}\mbox{\hyperlink{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}{00589}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00590}00590\ \}\ \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00591}00591\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00596}\mbox{\hyperlink{struct_r_c_c___type_def}{00596}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00597}00597\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00598}\mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00598}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00599}\mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{00599}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ae6ff257862eba6b4b367feea786bf1fd}{PLLCFGR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00600}\mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{00600}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00601}\mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{00601}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a907d8154c80b7e385478943f90b17a3b}{CIR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00602}\mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{00602}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a46c20c598e9e12f919f0ea47ebcbc90f}{AHB1RSTR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00603}\mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{00603}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a78a5aa9dd5694c48a7d8e66888a46450}{AHB2RSTR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00604}\mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{00604}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a28560c5bfeb45326ea7f2019dba57bea}{AHB3RSTR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00605}\mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{00605}}\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_af86c61a5d38a4fc9cef942a12744486b}{RESERVED0}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00606}\mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{00606}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a7da5d372374bc59e9b9af750b01d6a78}{APB1RSTR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00607}\mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{00607}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ab2c5389c9ff4ac188cd498b8f7170968}{APB2RSTR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00608}\mbox{\hyperlink{struct_r_c_c___type_def_a28d88d9a08aab1adbebea61c42ef901e}{00608}}\ \ \ uint32\_t\ \ \ \ \ \ RESERVED1[2];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00609}\mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{00609}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a1e9c75b06c99d0611535f38c7b4aa845}{AHB1ENR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00610}\mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{00610}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a5e92ed32c33c92e7ebf6919400ad535b}{AHB2ENR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00611}\mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{00611}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_acdaa650fcd63730825479f6e8f70d4c0}{AHB3ENR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00612}\mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{00612}}\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{RESERVED2}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00613}\mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{00613}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ac88901e2eb35079b7b58a185e6bf554c}{APB1ENR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00614}\mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{00614}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_acc7bb47dddd2d94de124f74886d919be}{APB2ENR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00615}\mbox{\hyperlink{struct_r_c_c___type_def_ab6f0f833dbe064708de75d95c68c32fd}{00615}}\ \ \ uint32\_t\ \ \ \ \ \ RESERVED3[2];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00616}\mbox{\hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{00616}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_aae70b1922167eb58d564cb82d39fd10b}{AHB1LPENR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00617}\mbox{\hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{00617}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a2b30982547fae7d545d260312771b5c9}{AHB2LPENR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00618}\mbox{\hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{00618}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a2ff82b9bf0231645108965aa0febd766}{AHB3LPENR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00619}\mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{00619}}\ \ \ uint32\_t\ \ \ \ \ \ \mbox{\hyperlink{struct_r_c_c___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00620}\mbox{\hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{00620}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_ad85a9951a7be79fe08ffc90f796f071b}{APB1LPENR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00621}\mbox{\hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{00621}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_aba51c57f9506e14a6f5983526c78943b}{APB2LPENR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00622}\mbox{\hyperlink{struct_r_c_c___type_def_ac0eb05794aeee3b4ed69c8fe54c9be3b}{00622}}\ \ \ uint32\_t\ \ \ \ \ \ RESERVED5[2];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00623}\mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{00623}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a0b9a3ced775287c8585a6a61af4b40e9}{BDCR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00624}\mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{00624}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00625}\mbox{\hyperlink{struct_r_c_c___type_def_a10da398d74a1f88d5b42bd40718d9447}{00625}}\ \ \ uint32\_t\ \ \ \ \ \ RESERVED6[2];\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00626}\mbox{\hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{00626}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_aaef3da59eaf7c6dfdf9a12fd60ce58a8}{SSCGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00627}\mbox{\hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{00627}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_c_c___type_def_a2d08d5f995ed77228eb56741184a1bb6}{PLLI2SCFGR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00628}00628\ \}\ \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00629}00629\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00634}\mbox{\hyperlink{struct_r_t_c___type_def}{00634}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00635}00635\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00636}\mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{00636}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00637}\mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00637}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00638}\mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00638}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00639}\mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{00639}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00640}\mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{00640}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}{PRER}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00641}\mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{00641}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}{WUTR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00642}\mbox{\hyperlink{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}{00642}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab97f3e9584dda705dc10a5f4c5f6e636}{CALIBR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00643}\mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{00643}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}{ALRMAR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00644}\mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{00644}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}{ALRMBR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00645}\mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{00645}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}{WPR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00646}\mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{00646}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}{SSR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00647}\mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{00647}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}{SHIFTR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00648}\mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{00648}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}{TSTR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00649}\mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{00649}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}{TSDR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00650}\mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{00650}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}{TSSSR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00651}\mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{00651}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}{CALR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00652}\mbox{\hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{00652}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a14d03244a7fda1d94b51ae9ed144ca12}{TAFCR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00653}\mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{00653}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}{ALRMASSR}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00654}\mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{00654}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}{ALRMBSSR}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00655}\mbox{\hyperlink{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{00655}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00656}\mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{00656}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4808ec597e5a5fefd8a83a9127dd1aec}{BKP0R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00657}\mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{00657}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_af85290529fb82acef7c9fcea3718346c}{BKP1R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00658}\mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{00658}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_aaa251a80daa57ad0bd7db75cb3b9cdec}{BKP2R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00659}\mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{00659}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a0b1eeda834c3cfd4d2c67f242f7b2a1c}{BKP3R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00660}\mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{00660}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab13e106cc2eca92d1f4022df3bfdbcd7}{BKP4R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00661}\mbox{\hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{00661}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ab6bed862c0d0476ff4f89f7b9bf3e130}{BKP5R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00662}\mbox{\hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{00662}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a1d854d2d7f0452f4c90035952b92d2ba}{BKP6R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00663}\mbox{\hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{00663}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2ca54ce1a8d2fa9d1ba6d5987ed5e2cf}{BKP7R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00664}\mbox{\hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{00664}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac1085f6aae54b353c30871fe90c59851}{BKP8R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00665}\mbox{\hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{00665}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a6c33564df6eaf97400e0457dde9b14ef}{BKP9R}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00666}\mbox{\hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{00666}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_aade2881a3e408bfd106b27f78bbbcfc9}{BKP10R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00667}\mbox{\hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{00667}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac66d5e2d3459cff89794c47dbc8f7228}{BKP11R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00668}\mbox{\hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{00668}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a6f7eee5ae8a32c07f9c8fe14281bdaf3}{BKP12R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00669}\mbox{\hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{00669}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a6ed4c3a0d4588a75078e9f8e376b4d06}{BKP13R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00670}\mbox{\hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{00670}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ac60f13e6619724747e61cfbff55b9fab}{BKP14R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00671}\mbox{\hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{00671}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_afafaddc3a983eb71332b7526d82191ad}{BKP15R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00672}\mbox{\hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{00672}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_ad2f2eb2fb4b93e21515b10e920e719b6}{BKP16R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00673}\mbox{\hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{00673}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a2842aa523df62f3508316eb3b2e08f4e}{BKP17R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00674}\mbox{\hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{00674}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a640ccb2ccfb6316b88c070362dc29339}{BKP18R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00675}\mbox{\hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{00675}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_t_c___type_def_a4ec1dd54d976989b7c9e59fb14d974fb}{BKP19R}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00676}00676\ \}\ \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00677}00677\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00682}\mbox{\hyperlink{struct_s_d_i_o___type_def}{00682}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00683}00683\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00684}\mbox{\hyperlink{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{00684}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_a65bff76f3af24c37708a1006d54720c7}{POWER}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00685}\mbox{\hyperlink{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{00685}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_aa94197378e20fc739d269be49d9c5d40}{CLKCR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00686}\mbox{\hyperlink{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{00686}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_a07d4e63efcbde252c667e64a8d818aa9}{ARG}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00687}\mbox{\hyperlink{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{00687}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_adcf812cbe5147d300507d59d4a55935d}{CMD}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00688}\mbox{\hyperlink{struct_s_d_i_o___type_def_a195d1a8a6ae4f6072f4e4b62298051fe}{00688}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \textcolor{keyword}{const}\ uint32\_t\ \ \mbox{\hyperlink{struct_s_d_i_o___type_def_a195d1a8a6ae4f6072f4e4b62298051fe}{RESPCMD}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00689}\mbox{\hyperlink{struct_s_d_i_o___type_def_a7da778413f6db1f83ae25caed03382d4}{00689}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \textcolor{keyword}{const}\ uint32\_t\ \ \mbox{\hyperlink{struct_s_d_i_o___type_def_a7da778413f6db1f83ae25caed03382d4}{RESP1}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00690}\mbox{\hyperlink{struct_s_d_i_o___type_def_a44614d7422faffd14af83884e76b2d3e}{00690}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \textcolor{keyword}{const}\ uint32\_t\ \ \mbox{\hyperlink{struct_s_d_i_o___type_def_a44614d7422faffd14af83884e76b2d3e}{RESP2}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00691}\mbox{\hyperlink{struct_s_d_i_o___type_def_a270ee3c6e9f87e5851422ae0ef255fd4}{00691}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \textcolor{keyword}{const}\ uint32\_t\ \ \mbox{\hyperlink{struct_s_d_i_o___type_def_a270ee3c6e9f87e5851422ae0ef255fd4}{RESP3}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00692}\mbox{\hyperlink{struct_s_d_i_o___type_def_aa74faef460a0c655439bcf20caac1653}{00692}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \textcolor{keyword}{const}\ uint32\_t\ \ \mbox{\hyperlink{struct_s_d_i_o___type_def_aa74faef460a0c655439bcf20caac1653}{RESP4}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00693}\mbox{\hyperlink{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{00693}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_a1dd219eaeee8d9def822da843028bd02}{DTIMER}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00694}\mbox{\hyperlink{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{00694}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_a612edc78d2fa6288392f8ea32c36f7fb}{DLEN}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00695}\mbox{\hyperlink{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{00695}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_a96a3d1a050982fccc23c2e6dbe0de068}{DCTRL}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00696}\mbox{\hyperlink{struct_s_d_i_o___type_def_a1c267db01a753d0b8a77afcaff6f9e13}{00696}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \textcolor{keyword}{const}\ uint32\_t\ \ \mbox{\hyperlink{struct_s_d_i_o___type_def_a1c267db01a753d0b8a77afcaff6f9e13}{DCOUNT}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00697}\mbox{\hyperlink{struct_s_d_i_o___type_def_a0633c88accff51e7cc9d1e9c3db950d9}{00697}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \textcolor{keyword}{const}\ uint32\_t\ \ \mbox{\hyperlink{struct_s_d_i_o___type_def_a0633c88accff51e7cc9d1e9c3db950d9}{STA}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00698}\mbox{\hyperlink{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{00698}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00699}\mbox{\hyperlink{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{00699}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_a5c955643593b4aedbe9f84f054d26522}{MASK}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00700}\mbox{\hyperlink{struct_s_d_i_o___type_def_a8be676577db129a84a9a2689519a8502}{00700}}\ \ \ uint32\_t\ \ \ \ \ \ RESERVED0[2];\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00701}\mbox{\hyperlink{struct_s_d_i_o___type_def_a003c4c00f70bd77298fc66a449822651}{00701}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \textcolor{keyword}{const}\ uint32\_t\ \ \mbox{\hyperlink{struct_s_d_i_o___type_def_a003c4c00f70bd77298fc66a449822651}{FIFOCNT}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00702}\mbox{\hyperlink{struct_s_d_i_o___type_def_a2d531df35272b1f3d787e5726ed5c52c}{00702}}\ \ \ uint32\_t\ \ \ \ \ \ RESERVED1[13];\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00703}\mbox{\hyperlink{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{00703}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_d_i_o___type_def_a68bef1da5fd164cf0f884b4209670dc8}{FIFO}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00704}00704\ \}\ \mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00705}00705\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00710}\mbox{\hyperlink{struct_s_p_i___type_def}{00710}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00711}00711\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00712}\mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{00712}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00713}\mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{00713}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00714}\mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00714}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00715}\mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00715}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00716}\mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{00716}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ace450027b4b33f921dd8edd3425a717c}{CRCPR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00717}\mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{00717}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_a2cf9dcd9008924334f20f0dc6b57042e}{RXCRCR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00718}\mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{00718}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab4e4328504fd66285df8264d410deefd}{TXCRCR}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00719}\mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{00719}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_aa0c41c8883cb0812d6aaf956c393584b}{I2SCFGR}};\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00720}\mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{00720}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_s_p_i___type_def_ab9be89a916ee5904381e10da10e5e8e9}{I2SPR}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00721}00721\ \}\ \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00722}00722\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00723}00723\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00728}\mbox{\hyperlink{struct_t_i_m___type_def}{00728}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00729}00729\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00730}\mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{00730}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00731}\mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{00731}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00732}\mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{00732}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a2870732a4fc2ecd7bbecfbcbbf5528b7}{SMCR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00733}\mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{00733}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a07fccbd85b91e6dca03ce333c1457fcb}{DIER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00734}\mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00734}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00735}\mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{00735}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a196ebdaac12b21e90320c6175da78ef6}{EGR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00736}\mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{00736}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_adb72f64492a75e780dd2294075c70fed}{CCMR1}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00737}\mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{00737}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a091452256c9a16c33d891f4d32b395bf}{CCMR2}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00738}\mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{00738}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a098110becfef10e1fd1b6a4f874da496}{CCER}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00739}\mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{00739}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{CNT}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00740}\mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{00740}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a9d4c753f09cbffdbe5c55008f0e8b180}{PSC}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00741}\mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{00741}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{ARR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00742}\mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{00742}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_aa1b1b7107fcf35abe39d20f5dfc230ee}{RCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00743}\mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{00743}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{CCR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00744}\mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{00744}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{CCR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00745}\mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{00745}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{CCR3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00746}\mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{00746}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{CCR4}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00747}\mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{00747}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a476bae602205d6a49c7e71e2bda28c0a}{BDTR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00748}\mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{00748}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_af6225cb8f4938f98204d11afaffd41c9}{DCR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00749}\mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{00749}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_ab9087f2f31dd5edf59de6a59ae4e67ae}{DMAR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00750}\mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{00750}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00751}00751\ \}\ \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00752}00752\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00757}\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{00757}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00758}00758\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00759}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00759}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00760}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00760}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00761}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{00761}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb}{BRR}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00762}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{00762}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00763}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{00763}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586}{CR2}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00764}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{00764}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1}{CR3}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00765}\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{00765}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf}{GTPR}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00766}00766\ \}\ \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00767}00767\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00772}\mbox{\hyperlink{struct_w_w_d_g___type_def}{00772}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00773}00773\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00774}\mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00774}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00775}\mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{00775}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_ac011ddcfe531f8e16787ea851c1f3667}{CFR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00776}\mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00776}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_w_w_d_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00777}00777\ \}\ \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00778}00778\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00783}\mbox{\hyperlink{struct_r_n_g___type_def}{00783}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00784}00784\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00785}\mbox{\hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{00785}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_n_g___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00786}\mbox{\hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{00786}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_n_g___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00787}\mbox{\hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{00787}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_r_n_g___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}};\ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00788}00788\ \}\ \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\_TypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00789}00789\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00793}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{00793}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00794}00794\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00795}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{00795}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a4f006a75f87074f02a532fbeb215bd24}{GOTGCTL}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00796}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{00796}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef613e58417a7201da95b89b85931da9}{GOTGINT}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00797}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{00797}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_ac38ac55e4148686564478e95f345b833}{GAHBCFG}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00798}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{00798}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a0633538b8b7a6f1372d38938851bba87}{GUSBCFG}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00799}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{00799}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aecf297022669fda29294f6fe9818ebbd}{GRSTCTL}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00800}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{00800}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9980c4a55080745a11528f8c7ffa1c66}{GINTSTS}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00801}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{00801}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a69d9432b4272331bffb34e196b57cbdf}{GINTMSK}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00802}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{00802}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a9925d279a01c6e9713426315e2e44c87}{GRXSTSR}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00803}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{00803}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a026f1fea708d42ed74b0bd8a488bc55e}{GRXSTSP}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00804}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{00804}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a1140b76ff103608f66c26ad0a3d595d0}{GRXFSIZ}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00805}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{00805}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a93412b352267d3faf0bd2dbac590b69e}{DIEPTXF0\_HNPTXFSIZ}};\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00806}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{00806}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6ff3c8a6647ae7e5dfcd2ccfbfed4948}{HNPTXSTS}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00807}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a577856159d58c037352ee10609b2a99c}{00807}}\ \ \ uint32\_t\ Reserved30[2];\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00808}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{00808}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aef85efc005db9a8e37d95644e92e9032}{GCCFG}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00809}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{00809}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a6eefd74b3acdc3c1a88b833fcf5e8d81}{CID}};\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00810}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_aea9d4b7970a55a4c87d8482ba1ed1b8b}{00810}}\ \ \ uint32\_t\ \ Reserved40[48];\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00811}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{00811}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a928fd38284165374eb5aa85ed8d4e6cb}{HPTXFSIZ}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00812}\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def_a2b783e516da93a95c56adf3e52dcbe62}{00812}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ DIEPTXF[0x0F];\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00813}00813\ \}\ \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\_OTG\_GlobalTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00814}00814\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00818}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{00818}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00819}00819\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00820}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{00820}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9a163a0d5cfce7238b38067a1a53b324}{DCFG}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00821}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{00821}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_adc1bdc4e76749ccda09c92e885b164ad}{DCTL}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00822}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{00822}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8371acd36203fa875cdea3f29b94d1fb}{DSTS}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00823}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{00823}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00824}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{00824}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a48647281e48d96a96f701cf5ae3f4f63}{DIEPMSK}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00825}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{00825}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a11dbd3f7a82b3f3b91621321d3018e0a}{DOEPMSK}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00826}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{00826}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a4e15c273373694f64b3f70226cb3ac35}{DAINT}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00827}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{00827}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a2c8f65655aa14ec9ba63c9d0655223ec}{DAINTMSK}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00828}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{00828}}\ \ \ uint32\_t\ \ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a17d14644b0d28710722b1c2c0149e472}{Reserved20}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00829}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{00829}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a5dc05e38e6d591cd88f820b7a0b3f727}{Reserved9}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00830}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{00830}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_aef96b3719a70e62cb004b1e292b7a348}{DVBUSDIS}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00831}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{00831}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_acc968fd160f83749ad4176ad8cb36fe0}{DVBUSPULSE}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00832}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{00832}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ac5d3a4bffd921da5d69f9a601263b573}{DTHRCTL}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00833}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{00833}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a99c6c50a3e3235c81b98a428ebd33d4c}{DIEPEMPMSK}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00834}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{00834}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ae85e8a65a72f52a9daf3d2b66b77c2e2}{DEACHINT}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00835}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{00835}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a0234d794aba7ddae31f3da3c02c8a673}{DEACHMSK}};\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00836}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{00836}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a9e0c029846e94bf08ac8edb35b30ecb2}{Reserved40}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00837}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{00837}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_ab62b876c61e11199cf5c37aa944a5fed}{DINEP1MSK}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00838}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a8b1e044bd34b12074334270cfd18c931}{00838}}\ \ \ uint32\_t\ \ Reserved44[15];\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00839}\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{00839}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def_a196e86fc15ba228188d47468349de69b}{DOUTEP1MSK}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00840}00840\ \}\ \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\_OTG\_DeviceTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00841}00841\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00845}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{00845}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00846}00846\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00847}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a840b32fa57faa544c3000ae1d08564c7}{00847}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a840b32fa57faa544c3000ae1d08564c7}{DIEPCTL}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00848}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{00848}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{Reserved04}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00849}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a65f69561c1cefe00ce608b7a3c2d8af5}{00849}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a65f69561c1cefe00ce608b7a3c2d8af5}{DIEPINT}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00850}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{00850}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00851}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a19cf1f1798a062c2a19afe9224e3f938}{00851}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a19cf1f1798a062c2a19afe9224e3f938}{DIEPTSIZ}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00852}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a05fcc63652e936e715223e4423069959}{00852}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a05fcc63652e936e715223e4423069959}{DIEPDMA}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00853}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a44135a03aa87fb60abd479a09f71343d}{00853}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a44135a03aa87fb60abd479a09f71343d}{DTXFSTS}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00854}\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a716e172ed03ae049eb501ad83207b4ed}{00854}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def_a716e172ed03ae049eb501ad83207b4ed}{Reserved18}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00855}00855\ \}\ \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\_OTG\_INEndpointTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00856}00856\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00860}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{00860}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00861}00861\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00862}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a905a2b4ece4882eb67c710e0db10e960}{00862}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a905a2b4ece4882eb67c710e0db10e960}{DOEPCTL}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00863}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{00863}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_acfe7efaa61db86840767dff6d73f8695}{Reserved04}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00864}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_affd2c6f534c8f2c252f3a93d0cd04ea2}{00864}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_affd2c6f534c8f2c252f3a93d0cd04ea2}{DOEPINT}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00865}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{00865}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a1bcc039378b4ed4ac1261a0a758c3d1d}{Reserved0C}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00866}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a35b668314acbac2580b98caf8b9c5c10}{00866}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a35b668314acbac2580b98caf8b9c5c10}{DOEPTSIZ}};\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00867}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78a4f036f29e552acad6a442fbb69420}{00867}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78a4f036f29e552acad6a442fbb69420}{DOEPDMA}};\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00868}\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def_a78fbe0aab076cfbf9df51dd6f67eaf82}{00868}}\ \ \ uint32\_t\ Reserved18[2];\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00869}00869\ \}\ \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\_OTG\_OUTEndpointTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00870}00870\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00874}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{00874}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00875}00875\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00876}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}{00876}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_aa15bc4ab9217b295560dbda2235c745a}{HCFG}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00877}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}{00877}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a0a6f11662e44ad485cc869f49e5aa9c9}{HFIR}};\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00878}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}{00878}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a6a141fc0dab9ee8930465a2da604420f}{HFNUM}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00879}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}{00879}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_af66e42cdb83dc2eb156dfbbf42890f79}{Reserved40C}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00880}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}{00880}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a3903a00940c32a9f09889e08881e7a6a}{HPTXSTS}};\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00881}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}{00881}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a9fb9e43255829e50b9e5416d58ae11be}{HAINT}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00882}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}{00882}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def_a4d431ac4a59cbb89ed82a6c6cf9dfc39}{HAINTMSK}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00883}00883\ \}\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\_OTG\_HostTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00884}00884\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00888}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{00888}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00889}00889\ \{}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00890}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784}{00890}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ac1d0619a44758dcaeeda5c0b9c22f784}{HCCHAR}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00891}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0}{00891}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ad715951248900b9a7c8c9ddb688bb3a0}{HCSPLT}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00892}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1}{00892}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_a830a2b58d0eb53a7ec8f9816103e3bc1}{HCINT}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00893}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342}{00893}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae69520f078c84fb1d33cd7551ff23342}{HCINTMSK}};\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00894}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf}{00894}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_adde42c516172a887c570545d965200cf}{HCTSIZ}};\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00895}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e}{00895}}\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_af294702e1d54fe06b43e7a3b4033dc2e}{HCDMA}};\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00896}\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def_ae930d94b6a3272fed7c42c1a02929924}{00896}}\ \ \ uint32\_t\ Reserved[2];\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00897}00897\ \}\ \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\_OTG\_HostChannelTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00898}00898\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00906}\mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{00906}}\ \textcolor{preprocessor}{\#define\ FLASH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ 0x08000000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00907}\mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{00907}}\ \textcolor{preprocessor}{\#define\ CCMDATARAM\_BASE\ \ \ \ \ \ \ 0x10000000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00908}\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{00908}}\ \textcolor{preprocessor}{\#define\ SRAM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ 0x20000000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00909}\mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{00909}}\ \textcolor{preprocessor}{\#define\ SRAM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ 0x2001C000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00910}\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{00910}}\ \textcolor{preprocessor}{\#define\ PERIPH\_BASE\ \ \ \ \ \ \ \ \ \ \ 0x40000000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00911}\mbox{\hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{00911}}\ \textcolor{preprocessor}{\#define\ BKPSRAM\_BASE\ \ \ \ \ \ \ \ \ \ 0x40024000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00912}\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{00912}}\ \textcolor{preprocessor}{\#define\ FSMC\_R\_BASE\ \ \ \ \ \ \ \ \ \ \ 0xA0000000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00913}\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{00913}}\ \textcolor{preprocessor}{\#define\ SRAM1\_BB\_BASE\ \ \ \ \ \ \ \ \ 0x22000000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00914}\mbox{\hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{00914}}\ \textcolor{preprocessor}{\#define\ SRAM2\_BB\_BASE\ \ \ \ \ \ \ \ \ 0x22380000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00915}\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{00915}}\ \textcolor{preprocessor}{\#define\ PERIPH\_BB\_BASE\ \ \ \ \ \ \ \ 0x42000000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00916}\mbox{\hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{00916}}\ \textcolor{preprocessor}{\#define\ BKPSRAM\_BB\_BASE\ \ \ \ \ \ \ 0x42480000UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00917}\mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{00917}}\ \textcolor{preprocessor}{\#define\ FLASH\_END\ \ \ \ \ \ \ \ \ \ \ \ \ 0x080FFFFFUL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00918}\mbox{\hyperlink{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{00918}}\ \textcolor{preprocessor}{\#define\ FLASH\_OTP\_BASE\ \ \ \ \ \ \ \ 0x1FFF7800UL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00919}\mbox{\hyperlink{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{00919}}\ \textcolor{preprocessor}{\#define\ FLASH\_OTP\_END\ \ \ \ \ \ \ \ \ 0x1FFF7A0FUL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00920}\mbox{\hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{00920}}\ \textcolor{preprocessor}{\#define\ CCMDATARAM\_END\ \ \ \ \ \ \ \ 0x1000FFFFUL\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00922}00922\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00923}00923\ \textcolor{preprocessor}{\#define\ SRAM\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ SRAM1\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00924}\mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{00924}}\ \textcolor{preprocessor}{\#define\ SRAM\_BB\_BASE\ \ \ \ \ \ \ \ \ \ SRAM1\_BB\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00925}00925\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00927}00927\ \textcolor{preprocessor}{\#define\ APB1PERIPH\_BASE\ \ \ \ \ \ \ PERIPH\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00928}00928\ \textcolor{preprocessor}{\#define\ APB2PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00010000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00929}00929\ \textcolor{preprocessor}{\#define\ AHB1PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x00020000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00930}\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{00930}}\ \textcolor{preprocessor}{\#define\ AHB2PERIPH\_BASE\ \ \ \ \ \ \ (PERIPH\_BASE\ +\ 0x10000000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00931}00931\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00933}00933\ \textcolor{preprocessor}{\#define\ TIM2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00934}00934\ \textcolor{preprocessor}{\#define\ TIM3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00935}00935\ \textcolor{preprocessor}{\#define\ TIM4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00936}00936\ \textcolor{preprocessor}{\#define\ TIM5\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x0C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00937}00937\ \textcolor{preprocessor}{\#define\ TIM6\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00938}00938\ \textcolor{preprocessor}{\#define\ TIM7\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x1400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00939}00939\ \textcolor{preprocessor}{\#define\ TIM12\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x1800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00940}00940\ \textcolor{preprocessor}{\#define\ TIM13\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x1C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00941}00941\ \textcolor{preprocessor}{\#define\ TIM14\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00942}00942\ \textcolor{preprocessor}{\#define\ RTC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00943}00943\ \textcolor{preprocessor}{\#define\ WWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x2C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00944}00944\ \textcolor{preprocessor}{\#define\ IWDG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00945}00945\ \textcolor{preprocessor}{\#define\ I2S2ext\_BASE\ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00946}00946\ \textcolor{preprocessor}{\#define\ SPI2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00947}00947\ \textcolor{preprocessor}{\#define\ SPI3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x3C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00948}00948\ \textcolor{preprocessor}{\#define\ I2S3ext\_BASE\ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00949}00949\ \textcolor{preprocessor}{\#define\ USART2\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00950}00950\ \textcolor{preprocessor}{\#define\ USART3\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00951}00951\ \textcolor{preprocessor}{\#define\ UART4\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x4C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00952}00952\ \textcolor{preprocessor}{\#define\ UART5\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00953}00953\ \textcolor{preprocessor}{\#define\ I2C1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00954}00954\ \textcolor{preprocessor}{\#define\ I2C2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00955}00955\ \textcolor{preprocessor}{\#define\ I2C3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x5C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00956}00956\ \textcolor{preprocessor}{\#define\ CAN1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00957}00957\ \textcolor{preprocessor}{\#define\ CAN2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x6800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00958}00958\ \textcolor{preprocessor}{\#define\ PWR\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00959}\mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{00959}}\ \textcolor{preprocessor}{\#define\ DAC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (APB1PERIPH\_BASE\ +\ 0x7400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00960}00960\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00962}00962\ \textcolor{preprocessor}{\#define\ TIM1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00963}00963\ \textcolor{preprocessor}{\#define\ TIM8\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00964}00964\ \textcolor{preprocessor}{\#define\ USART1\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00965}00965\ \textcolor{preprocessor}{\#define\ USART6\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x1400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00966}00966\ \textcolor{preprocessor}{\#define\ ADC1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x2000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00967}00967\ \textcolor{preprocessor}{\#define\ ADC2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x2100UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00968}00968\ \textcolor{preprocessor}{\#define\ ADC3\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x2200UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00969}00969\ \textcolor{preprocessor}{\#define\ ADC123\_COMMON\_BASE\ \ \ \ (APB2PERIPH\_BASE\ +\ 0x2300UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00970}00970\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00971}00971\ \textcolor{preprocessor}{\#define\ ADC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC123\_COMMON\_BASE}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00972}00972\ \textcolor{preprocessor}{\#define\ SDIO\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x2C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00973}00973\ \textcolor{preprocessor}{\#define\ SPI1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00974}00974\ \textcolor{preprocessor}{\#define\ SYSCFG\_BASE\ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00975}00975\ \textcolor{preprocessor}{\#define\ EXTI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x3C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00976}00976\ \textcolor{preprocessor}{\#define\ TIM9\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00977}00977\ \textcolor{preprocessor}{\#define\ TIM10\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00978}\mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{00978}}\ \textcolor{preprocessor}{\#define\ TIM11\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (APB2PERIPH\_BASE\ +\ 0x4800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00979}00979\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00981}00981\ \textcolor{preprocessor}{\#define\ GPIOA\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00982}00982\ \textcolor{preprocessor}{\#define\ GPIOB\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00983}00983\ \textcolor{preprocessor}{\#define\ GPIOC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00984}00984\ \textcolor{preprocessor}{\#define\ GPIOD\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x0C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00985}00985\ \textcolor{preprocessor}{\#define\ GPIOE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00986}00986\ \textcolor{preprocessor}{\#define\ GPIOF\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x1400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00987}00987\ \textcolor{preprocessor}{\#define\ GPIOG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x1800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00988}00988\ \textcolor{preprocessor}{\#define\ GPIOH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x1C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00989}00989\ \textcolor{preprocessor}{\#define\ GPIOI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x2000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00990}00990\ \textcolor{preprocessor}{\#define\ CRC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x3000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00991}00991\ \textcolor{preprocessor}{\#define\ RCC\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x3800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00992}00992\ \textcolor{preprocessor}{\#define\ FLASH\_R\_BASE\ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x3C00UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00993}00993\ \textcolor{preprocessor}{\#define\ DMA1\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x6000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00994}00994\ \textcolor{preprocessor}{\#define\ DMA1\_Stream0\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x010UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00995}00995\ \textcolor{preprocessor}{\#define\ DMA1\_Stream1\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x028UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00996}00996\ \textcolor{preprocessor}{\#define\ DMA1\_Stream2\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x040UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00997}00997\ \textcolor{preprocessor}{\#define\ DMA1\_Stream3\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x058UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00998}00998\ \textcolor{preprocessor}{\#define\ DMA1\_Stream4\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x070UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l00999}00999\ \textcolor{preprocessor}{\#define\ DMA1\_Stream5\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x088UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01000}01000\ \textcolor{preprocessor}{\#define\ DMA1\_Stream6\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x0A0UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01001}01001\ \textcolor{preprocessor}{\#define\ DMA1\_Stream7\_BASE\ \ \ \ \ (DMA1\_BASE\ +\ 0x0B8UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01002}01002\ \textcolor{preprocessor}{\#define\ DMA2\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x6400UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01003}01003\ \textcolor{preprocessor}{\#define\ DMA2\_Stream0\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x010UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01004}01004\ \textcolor{preprocessor}{\#define\ DMA2\_Stream1\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x028UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01005}01005\ \textcolor{preprocessor}{\#define\ DMA2\_Stream2\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x040UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01006}01006\ \textcolor{preprocessor}{\#define\ DMA2\_Stream3\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x058UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01007}01007\ \textcolor{preprocessor}{\#define\ DMA2\_Stream4\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x070UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01008}01008\ \textcolor{preprocessor}{\#define\ DMA2\_Stream5\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x088UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01009}01009\ \textcolor{preprocessor}{\#define\ DMA2\_Stream6\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x0A0UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01010}01010\ \textcolor{preprocessor}{\#define\ DMA2\_Stream7\_BASE\ \ \ \ \ (DMA2\_BASE\ +\ 0x0B8UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01011}01011\ \textcolor{preprocessor}{\#define\ ETH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB1PERIPH\_BASE\ +\ 0x8000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01012}01012\ \textcolor{preprocessor}{\#define\ ETH\_MAC\_BASE\ \ \ \ \ \ \ \ \ \ (ETH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01013}01013\ \textcolor{preprocessor}{\#define\ ETH\_MMC\_BASE\ \ \ \ \ \ \ \ \ \ (ETH\_BASE\ +\ 0x0100UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01014}01014\ \textcolor{preprocessor}{\#define\ ETH\_PTP\_BASE\ \ \ \ \ \ \ \ \ \ (ETH\_BASE\ +\ 0x0700UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01015}\mbox{\hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{01015}}\ \textcolor{preprocessor}{\#define\ ETH\_DMA\_BASE\ \ \ \ \ \ \ \ \ \ (ETH\_BASE\ +\ 0x1000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01016}01016\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01018}01018\ \textcolor{preprocessor}{\#define\ DCMI\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x50000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01019}\mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{01019}}\ \textcolor{preprocessor}{\#define\ RNG\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AHB2PERIPH\_BASE\ +\ 0x60800UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01020}01020\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01022}01022\ \textcolor{preprocessor}{\#define\ FSMC\_Bank1\_R\_BASE\ \ \ \ \ (FSMC\_R\_BASE\ +\ 0x0000UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01023}01023\ \textcolor{preprocessor}{\#define\ FSMC\_Bank1E\_R\_BASE\ \ \ \ (FSMC\_R\_BASE\ +\ 0x0104UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01024}01024\ \textcolor{preprocessor}{\#define\ FSMC\_Bank2\_3\_R\_BASE\ \ \ (FSMC\_R\_BASE\ +\ 0x0060UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01025}\mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{01025}}\ \textcolor{preprocessor}{\#define\ FSMC\_Bank4\_R\_BASE\ \ \ \ \ (FSMC\_R\_BASE\ +\ 0x00A0UL)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01026}01026\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01027}01027\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01029}\mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{01029}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_BASE\ \ \ \ \ \ \ \ \ \ \ 0xE0042000UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01031}01031\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HS\_PERIPH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x40040000UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01032}01032\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FS\_PERIPH\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x50000000UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01033}01033\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01034}01034\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GLOBAL\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01035}01035\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEVICE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x800UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01036}01036\ \textcolor{preprocessor}{\#define\ USB\_OTG\_IN\_ENDPOINT\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x900UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01037}01037\ \textcolor{preprocessor}{\#define\ USB\_OTG\_OUT\_ENDPOINT\_BASE\ \ \ \ \ \ \ \ \ \ \ \ 0xB00UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01038}01038\ \textcolor{preprocessor}{\#define\ USB\_OTG\_EP\_REG\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x20UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01039}01039\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HOST\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x400UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01040}01040\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HOST\_PORT\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x440UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01041}01041\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HOST\_CHANNEL\_BASE\ \ \ \ \ \ \ \ \ \ \ \ 0x500UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01042}01042\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HOST\_CHANNEL\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ 0x20UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01043}01043\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0xE00UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01044}01044\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FIFO\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01045}01045\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FIFO\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000UL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01046}01046\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01047}\mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{01047}}\ \textcolor{preprocessor}{\#define\ UID\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FFF7A10UL\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01048}\mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{01048}}\ \textcolor{preprocessor}{\#define\ FLASHSIZE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FFF7A22UL\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01049}\mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{01049}}\ \textcolor{preprocessor}{\#define\ PACKAGE\_BASE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FFF7BF0UL\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01057}01057\ \textcolor{preprocessor}{\#define\ TIM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01058}01058\ \textcolor{preprocessor}{\#define\ TIM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01059}01059\ \textcolor{preprocessor}{\#define\ TIM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01060}01060\ \textcolor{preprocessor}{\#define\ TIM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01061}01061\ \textcolor{preprocessor}{\#define\ TIM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01062}01062\ \textcolor{preprocessor}{\#define\ TIM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01063}01063\ \textcolor{preprocessor}{\#define\ TIM12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM12\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01064}01064\ \textcolor{preprocessor}{\#define\ TIM13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM13\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01065}01065\ \textcolor{preprocessor}{\#define\ TIM14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM14\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01066}01066\ \textcolor{preprocessor}{\#define\ RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RTC\_TypeDef\ *)\ RTC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01067}01067\ \textcolor{preprocessor}{\#define\ WWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((WWDG\_TypeDef\ *)\ WWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01068}01068\ \textcolor{preprocessor}{\#define\ IWDG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((IWDG\_TypeDef\ *)\ IWDG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01069}01069\ \textcolor{preprocessor}{\#define\ I2S2ext\ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ I2S2ext\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01070}01070\ \textcolor{preprocessor}{\#define\ SPI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01071}01071\ \textcolor{preprocessor}{\#define\ SPI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01072}01072\ \textcolor{preprocessor}{\#define\ I2S3ext\ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ I2S3ext\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01073}01073\ \textcolor{preprocessor}{\#define\ USART2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01074}01074\ \textcolor{preprocessor}{\#define\ USART3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01075}01075\ \textcolor{preprocessor}{\#define\ UART4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ UART4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01076}01076\ \textcolor{preprocessor}{\#define\ UART5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ UART5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01077}01077\ \textcolor{preprocessor}{\#define\ I2C1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01078}01078\ \textcolor{preprocessor}{\#define\ I2C2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01079}01079\ \textcolor{preprocessor}{\#define\ I2C3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((I2C\_TypeDef\ *)\ I2C3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01080}01080\ \textcolor{preprocessor}{\#define\ CAN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CAN\_TypeDef\ *)\ CAN1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01081}01081\ \textcolor{preprocessor}{\#define\ CAN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CAN\_TypeDef\ *)\ CAN2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01082}01082\ \textcolor{preprocessor}{\#define\ PWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PWR\_TypeDef\ *)\ PWR\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01083}01083\ \textcolor{preprocessor}{\#define\ DAC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01084}01084\ \textcolor{preprocessor}{\#define\ DAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DAC\_TypeDef\ *)\ DAC\_BASE)\ }\textcolor{comment}{/*\ Kept\ for\ legacy\ purpose\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01085}01085\ \textcolor{preprocessor}{\#define\ TIM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01086}01086\ \textcolor{preprocessor}{\#define\ TIM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM8\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01087}01087\ \textcolor{preprocessor}{\#define\ USART1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01088}01088\ \textcolor{preprocessor}{\#define\ USART6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((USART\_TypeDef\ *)\ USART6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01089}01089\ \textcolor{preprocessor}{\#define\ ADC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01090}01090\ \textcolor{preprocessor}{\#define\ ADC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01091}01091\ \textcolor{preprocessor}{\#define\ ADC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_TypeDef\ *)\ ADC3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01092}01092\ \textcolor{preprocessor}{\#define\ ADC123\_COMMON\ \ \ \ \ \ \ ((ADC\_Common\_TypeDef\ *)\ ADC123\_COMMON\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01093}01093\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01094}01094\ \textcolor{preprocessor}{\#define\ ADC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC123\_COMMON}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01095}01095\ \textcolor{preprocessor}{\#define\ SDIO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SDIO\_TypeDef\ *)\ SDIO\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01096}01096\ \textcolor{preprocessor}{\#define\ SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SPI\_TypeDef\ *)\ SPI1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01097}01097\ \textcolor{preprocessor}{\#define\ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((SYSCFG\_TypeDef\ *)\ SYSCFG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01098}01098\ \textcolor{preprocessor}{\#define\ EXTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((EXTI\_TypeDef\ *)\ EXTI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01099}01099\ \textcolor{preprocessor}{\#define\ TIM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM9\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01100}01100\ \textcolor{preprocessor}{\#define\ TIM10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM10\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01101}01101\ \textcolor{preprocessor}{\#define\ TIM11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((TIM\_TypeDef\ *)\ TIM11\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01102}01102\ \textcolor{preprocessor}{\#define\ GPIOA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOA\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01103}01103\ \textcolor{preprocessor}{\#define\ GPIOB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOB\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01104}01104\ \textcolor{preprocessor}{\#define\ GPIOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01105}01105\ \textcolor{preprocessor}{\#define\ GPIOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOD\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01106}01106\ \textcolor{preprocessor}{\#define\ GPIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOE\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01107}01107\ \textcolor{preprocessor}{\#define\ GPIOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOF\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01108}01108\ \textcolor{preprocessor}{\#define\ GPIOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01109}01109\ \textcolor{preprocessor}{\#define\ GPIOH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01110}01110\ \textcolor{preprocessor}{\#define\ GPIOI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((GPIO\_TypeDef\ *)\ GPIOI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01111}01111\ \textcolor{preprocessor}{\#define\ CRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CRC\_TypeDef\ *)\ CRC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01112}01112\ \textcolor{preprocessor}{\#define\ RCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RCC\_TypeDef\ *)\ RCC\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01113}01113\ \textcolor{preprocessor}{\#define\ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((FLASH\_TypeDef\ *)\ FLASH\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01114}01114\ \textcolor{preprocessor}{\#define\ DMA1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01115}01115\ \textcolor{preprocessor}{\#define\ DMA1\_Stream0\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01116}01116\ \textcolor{preprocessor}{\#define\ DMA1\_Stream1\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01117}01117\ \textcolor{preprocessor}{\#define\ DMA1\_Stream2\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01118}01118\ \textcolor{preprocessor}{\#define\ DMA1\_Stream3\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01119}01119\ \textcolor{preprocessor}{\#define\ DMA1\_Stream4\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01120}01120\ \textcolor{preprocessor}{\#define\ DMA1\_Stream5\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01121}01121\ \textcolor{preprocessor}{\#define\ DMA1\_Stream6\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01122}01122\ \textcolor{preprocessor}{\#define\ DMA1\_Stream7\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA1\_Stream7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01123}01123\ \textcolor{preprocessor}{\#define\ DMA2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DMA\_TypeDef\ *)\ DMA2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01124}01124\ \textcolor{preprocessor}{\#define\ DMA2\_Stream0\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream0\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01125}01125\ \textcolor{preprocessor}{\#define\ DMA2\_Stream1\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream1\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01126}01126\ \textcolor{preprocessor}{\#define\ DMA2\_Stream2\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01127}01127\ \textcolor{preprocessor}{\#define\ DMA2\_Stream3\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream3\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01128}01128\ \textcolor{preprocessor}{\#define\ DMA2\_Stream4\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream4\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01129}01129\ \textcolor{preprocessor}{\#define\ DMA2\_Stream5\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream5\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01130}01130\ \textcolor{preprocessor}{\#define\ DMA2\_Stream6\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream6\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01131}01131\ \textcolor{preprocessor}{\#define\ DMA2\_Stream7\ \ \ \ \ \ \ \ ((DMA\_Stream\_TypeDef\ *)\ DMA2\_Stream7\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01132}01132\ \textcolor{preprocessor}{\#define\ ETH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ETH\_TypeDef\ *)\ ETH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01133}01133\ \textcolor{preprocessor}{\#define\ DCMI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DCMI\_TypeDef\ *)\ DCMI\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01134}01134\ \textcolor{preprocessor}{\#define\ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((RNG\_TypeDef\ *)\ RNG\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01135}01135\ \textcolor{preprocessor}{\#define\ FSMC\_Bank1\ \ \ \ \ \ \ \ \ \ ((FSMC\_Bank1\_TypeDef\ *)\ FSMC\_Bank1\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01136}01136\ \textcolor{preprocessor}{\#define\ FSMC\_Bank1E\ \ \ \ \ \ \ \ \ ((FSMC\_Bank1E\_TypeDef\ *)\ FSMC\_Bank1E\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01137}01137\ \textcolor{preprocessor}{\#define\ FSMC\_Bank2\_3\ \ \ \ \ \ \ \ ((FSMC\_Bank2\_3\_TypeDef\ *)\ FSMC\_Bank2\_3\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01138}01138\ \textcolor{preprocessor}{\#define\ FSMC\_Bank4\ \ \ \ \ \ \ \ \ \ ((FSMC\_Bank4\_TypeDef\ *)\ FSMC\_Bank4\_R\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01139}01139\ \textcolor{preprocessor}{\#define\ DBGMCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((DBGMCU\_TypeDef\ *)\ DBGMCU\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01140}01140\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FS\ \ \ \ \ \ \ \ \ \ ((USB\_OTG\_GlobalTypeDef\ *)\ USB\_OTG\_FS\_PERIPH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01141}01141\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HS\ \ \ \ \ \ \ \ \ \ ((USB\_OTG\_GlobalTypeDef\ *)\ USB\_OTG\_HS\_PERIPH\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01142}01142\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01154}\mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{01154}}\ \textcolor{preprocessor}{\#define\ LSI\_STARTUP\_TIME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 40U\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01163}01163\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01164}01164\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Peripheral\ Registers\_Bits\_Definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01165}01165\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01166}01166\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01167}01167\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01168}01168\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01169}01169\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Analog\ to\ Digital\ Converter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01170}01170\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01171}01171\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01172}01172\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01173}01173\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F4\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01174}01174\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2d417bccd8d576e16729c3e5a25cb8}{01175}}\ \textcolor{preprocessor}{\#define\ ADC\_MULTIMODE\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01177}01177\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01178}01178\ \textcolor{preprocessor}{\#define\ ADC\_SR\_AWD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{01179}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_AWD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_AWD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{01180}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_AWD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_AWD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01181}01181\ \textcolor{preprocessor}{\#define\ ADC\_SR\_EOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370d791b736d2b691df00221dbd3041a}{01182}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_EOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{01183}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_EOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01184}01184\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JEOC\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5d245721d37e76b53660c9d2094000}{01185}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JEOC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_JEOC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{01186}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_JEOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01187}01187\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JSTRT\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{01188}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JSTRT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_JSTRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{01189}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_JSTRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_JSTRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01190}01190\ \textcolor{preprocessor}{\#define\ ADC\_SR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{01191}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_STRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{01192}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01193}01193\ \textcolor{preprocessor}{\#define\ ADC\_SR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f963f57c46a01cd982b88b3a71574eb}{01194}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{01195}}\ \textcolor{preprocessor}{\#define\ ADC\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01197}01197\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01198}01198\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{01199}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{01200}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{01201}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{01202}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{01203}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{01204}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{01205}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDCH\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CR1\_AWDCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01206}01206\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_EOCIE\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb8db4061b4ebb927dbf6bef84e9ae0}{01207}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_EOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{01208}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_EOCIE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_EOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01209}01209\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDIE\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{01210}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_AWDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{01211}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDIE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01212}01212\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JEOCIE\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c41e259f643939c71619ce4f743554a}{01213}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JEOCIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_JEOCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{01214}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JEOCIE\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JEOCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01215}01215\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_SCAN\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{01216}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_SCAN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_SCAN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{01217}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_SCAN\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_SCAN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01218}01218\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDSGL\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{01219}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDSGL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_AWDSGL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{01220}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDSGL\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDSGL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01221}01221\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAUTO\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{01222}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAUTO\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_JAUTO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{01223}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAUTO\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JAUTO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01224}01224\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCEN\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{01225}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_DISCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{01226}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCEN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01227}01227\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JDISCEN\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{01228}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JDISCEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_JDISCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{01229}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JDISCEN\ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JDISCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01230}01230\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{01231}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_CR1\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{01232}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_DISCNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{01233}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{01234}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR1\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{01235}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_DISCNUM\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CR1\_DISCNUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01236}01236\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAWDEN\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{01237}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAWDEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_JAWDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{01238}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_JAWDEN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_JAWDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01239}01239\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDEN\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{01240}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_AWDEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{01241}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_AWDEN\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_AWDEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01242}01242\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5645a309568931b9f783dbca969ff487}{01243}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{01244}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_RES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{01245}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{01246}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR1\_RES\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01247}01247\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_OVRIE\_Pos\ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4ec8e732a43f37a4568049593aa146}{01248}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR1\_OVRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{01249}}\ \textcolor{preprocessor}{\#define\ ADC\_CR1\_OVRIE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR1\_OVRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01251}01251\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01252}01252\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ADON\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{01253}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ADON\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_ADON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{01254}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ADON\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_ADON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01255}01255\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_CONT\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{01256}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_CONT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{01257}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_CONT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01258}01258\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DMA\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{01259}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DMA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_DMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{01260}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_DMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01261}01261\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DDS\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fbc51781aa1e2cb18d72ac67e748fe}{01262}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_DDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{01263}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_DDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01264}01264\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EOCS\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee54d4669ca3fd1c2e760cbe1a0dcbd}{01265}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EOCS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_EOCS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{01266}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EOCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_EOCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01267}01267\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ALIGN\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{01268}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_ALIGN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{01269}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_ALIGN\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_ALIGN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01270}01270\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{01271}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{01272}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_JEXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{01273}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{01274}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{01275}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{01276}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTSEL\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CR2\_JEXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01277}01277\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444a034ccfbea8f0a0a1b3a40abb600}{01278}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CR2\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{01279}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_JEXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{01280}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{01281}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR2\_JEXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01282}01282\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JSWSTART\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{01283}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JSWSTART\_Msk\ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_JSWSTART\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{01284}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_JSWSTART\ \ \ \ \ \ \ \ \ \ ADC\_CR2\_JSWSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01285}01285\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{01286}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{01287}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_EXTSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{01288}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{01289}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{01290}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{01291}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTSEL\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CR2\_EXTSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01292}01292\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97138f7c2e3ecbb31756679589c9b62}{01293}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CR2\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{01294}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_EXTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{01295}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{01296}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_EXTEN\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CR2\_EXTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01297}01297\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_SWSTART\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{01298}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_SWSTART\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CR2\_SWSTART\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{01299}}\ \textcolor{preprocessor}{\#define\ ADC\_CR2\_SWSTART\ \ \ \ \ \ \ \ \ \ \ ADC\_CR2\_SWSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01301}01301\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_SMPR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01302}01302\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{01303}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{01304}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{01305}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{01306}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{01307}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP10\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01308}01308\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{01309}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{01310}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{01311}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{01312}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{01313}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP11\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01314}01314\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{01315}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{01316}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{01317}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{01318}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{01319}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP12\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01320}01320\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{01321}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{01322}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{01323}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{01324}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{01325}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP13\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01326}01326\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_Pos\ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{01327}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{01328}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{01329}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{01330}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{01331}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP14\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01332}01332\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{01333}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{01334}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{01335}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{01336}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{01337}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP15\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01338}01338\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{01339}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{01340}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{01341}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{01342}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{01343}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP16\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01344}01344\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{01345}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{01346}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{01347}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{01348}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{01349}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP17\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01350}01350\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c670627d1f5c73fae79914ba1f04475}{01351}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR1\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{01352}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR1\_SMP18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{01353}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR1\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{01354}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR1\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{01355}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_SMP18\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR1\_SMP18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01357}01357\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_SMPR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01358}01358\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{01359}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{01360}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{01361}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{01362}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{01363}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP0\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01364}01364\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{01365}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{01366}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{01367}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{01368}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{01369}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP1\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01370}01370\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{01371}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{01372}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{01373}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{01374}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{01375}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP2\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01376}01376\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{01377}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{01378}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{01379}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{01380}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{01381}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP3\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01382}01382\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{01383}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{01384}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{01385}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{01386}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{01387}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP4\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01388}01388\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{01389}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{01390}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{01391}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{01392}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{01393}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP5\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01394}01394\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{01395}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{01396}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{01397}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{01398}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{01399}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP6\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01400}01400\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{01401}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{01402}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{01403}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{01404}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{01405}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP7\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01406}01406\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{01407}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{01408}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{01409}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{01410}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{01411}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP8\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01412}01412\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_Pos\ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{01413}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ ADC\_SMPR2\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{01414}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\ \ \ \ \ \ \ \ \ \ \ \ ADC\_SMPR2\_SMP9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{01415}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SMPR2\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{01416}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SMPR2\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{01417}}\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_SMP9\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SMPR2\_SMP9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01419}01419\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_JOFR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01420}01420\ \textcolor{preprocessor}{\#define\ ADC\_JOFR1\_JOFFSET1\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{01421}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR1\_JOFFSET1\_Msk\ \ \ \ (0xFFFUL\ <<\ ADC\_JOFR1\_JOFFSET1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{01422}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR1\_JOFFSET1\ \ \ \ \ \ \ \ ADC\_JOFR1\_JOFFSET1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01424}01424\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_JOFR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01425}01425\ \textcolor{preprocessor}{\#define\ ADC\_JOFR2\_JOFFSET2\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{01426}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR2\_JOFFSET2\_Msk\ \ \ \ (0xFFFUL\ <<\ ADC\_JOFR2\_JOFFSET2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{01427}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR2\_JOFFSET2\ \ \ \ \ \ \ \ ADC\_JOFR2\_JOFFSET2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01429}01429\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_JOFR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01430}01430\ \textcolor{preprocessor}{\#define\ ADC\_JOFR3\_JOFFSET3\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{01431}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR3\_JOFFSET3\_Msk\ \ \ \ (0xFFFUL\ <<\ ADC\_JOFR3\_JOFFSET3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{01432}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR3\_JOFFSET3\ \ \ \ \ \ \ \ ADC\_JOFR3\_JOFFSET3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01434}01434\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ ADC\_JOFR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01435}01435\ \textcolor{preprocessor}{\#define\ ADC\_JOFR4\_JOFFSET4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{01436}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR4\_JOFFSET4\_Msk\ \ \ \ (0xFFFUL\ <<\ ADC\_JOFR4\_JOFFSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{01437}}\ \textcolor{preprocessor}{\#define\ ADC\_JOFR4\_JOFFSET4\ \ \ \ \ \ \ \ ADC\_JOFR4\_JOFFSET4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01439}01439\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_HTR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01440}01440\ \textcolor{preprocessor}{\#define\ ADC\_HTR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{01441}}\ \textcolor{preprocessor}{\#define\ ADC\_HTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_HTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{01442}}\ \textcolor{preprocessor}{\#define\ ADC\_HTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_HTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01444}01444\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_LTR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01445}01445\ \textcolor{preprocessor}{\#define\ ADC\_LTR\_LT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{01446}}\ \textcolor{preprocessor}{\#define\ ADC\_LTR\_LT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ ADC\_LTR\_LT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{01447}}\ \textcolor{preprocessor}{\#define\ ADC\_LTR\_LT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_LTR\_LT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01449}01449\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_SQR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01450}01450\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{01451}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{01452}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{01453}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{01454}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{01455}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{01456}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{01457}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ13\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01458}01458\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{01459}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{01460}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{01461}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{01462}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{01463}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{01464}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{01465}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ14\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01466}01466\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{01467}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{01468}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{01469}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{01470}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{01471}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{01472}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{01473}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ15\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01474}01474\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{01475}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{01476}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_SQ16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{01477}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{01478}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{01479}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{01480}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{01481}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_SQ16\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR1\_SQ16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01482}01482\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{01483}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{01484}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR1\_L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{01485}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{01486}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{01487}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{01488}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_L\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_SQR1\_L\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01490}01490\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_SQR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01491}01491\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{01492}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{01493}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{01494}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{01495}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{01496}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{01497}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{01498}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ7\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01499}01499\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{01500}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{01501}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{01502}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{01503}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{01504}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{01505}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{01506}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ8\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01507}01507\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{01508}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{01509}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{01510}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{01511}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{01512}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{01513}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{01514}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ9\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01515}01515\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{01516}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{01517}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{01518}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{01519}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{01520}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{01521}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{01522}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ10\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01523}01523\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{01524}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{01525}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{01526}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{01527}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{01528}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{01529}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{01530}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ11\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01531}01531\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{01532}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{01533}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR2\_SQ12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{01534}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{01535}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{01536}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{01537}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{01538}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_SQ12\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR2\_SQ12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01540}01540\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_SQR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01541}01541\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{01542}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{01543}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{01544}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{01545}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{01546}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{01547}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{01548}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ1\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01549}01549\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{01550}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{01551}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{01552}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{01553}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{01554}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{01555}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{01556}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ2\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01557}01557\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{01558}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{01559}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{01560}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{01561}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{01562}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{01563}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{01564}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ3\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01565}01565\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{01566}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{01567}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{01568}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{01569}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{01570}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{01571}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{01572}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ4\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01573}01573\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{01574}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{01575}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{01576}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{01577}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{01578}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{01579}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{01580}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ5\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01581}01581\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_Pos\ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{01582}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{01583}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SQR3\_SQ6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{01584}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{01585}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{01586}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{01587}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{01588}}\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_SQ6\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_SQR3\_SQ6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01590}01590\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JSQR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01591}01591\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{01592}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{01593}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{01594}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{01595}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{01596}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{01597}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{01598}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ1\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01599}01599\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{01600}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{01601}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{01602}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{01603}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{01604}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{01605}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{01606}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ2\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01607}01607\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{01608}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{01609}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{01610}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{01611}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{01612}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{01613}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{01614}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ3\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01615}01615\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{01616}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{01617}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JSQ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{01618}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{01619}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{01620}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{01621}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{01622}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JSQ4\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_JSQR\_JSQ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01623}01623\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{01624}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{01625}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{01626}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{01627}}\ \textcolor{preprocessor}{\#define\ ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_JSQR\_JL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01629}01629\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JDR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01630}01630\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{01631}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR1\_JDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{01632}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR1\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01634}01634\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JDR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01635}01635\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{01636}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR2\_JDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{01637}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR2\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01639}01639\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JDR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01640}01640\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{01641}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR3\_JDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{01642}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR3\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01644}01644\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_JDR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01645}01645\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{01646}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_JDR4\_JDATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{01647}}\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_JDATA\ \ \ \ \ \ \ \ \ \ \ \ ADC\_JDR4\_JDATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01649}01649\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ ADC\_DR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01650}01650\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{01651}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_DR\_DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{01652}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_DATA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_DR\_DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01653}01653\ \textcolor{preprocessor}{\#define\ ADC\_DR\_ADC2DATA\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86da874944121326b9f268295d8ce9b9}{01654}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_ADC2DATA\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_DR\_ADC2DATA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{01655}}\ \textcolor{preprocessor}{\#define\ ADC\_DR\_ADC2DATA\ \ \ \ \ \ \ \ \ \ \ ADC\_DR\_ADC2DATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01657}01657\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CSR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01658}01658\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc1dc3f69bc55d0dc278a8cfe172200}{01659}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{01660}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01661}01661\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaca4cc88bbeca3aee454610c500d2fc}{01662}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{01663}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01664}01664\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC1\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954441bd559cdbe9da94c7ff0172c859}{01665}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{01666}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01667}01667\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT1\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0c41a114f966849054e2e43ee9b115}{01668}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JSTRT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{01669}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT1\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JSTRT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01670}01670\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT1\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9691131e58b26068e792ad4b458bd6}{01671}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_STRT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{01672}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_STRT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01673}01673\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR1\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab0daf58c1ac552862c36465fc864cc}{01674}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_OVR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c109fe013835222183c22b26d6edec}{01675}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01676}01676\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07d606cd2ac81d17e0a9cf425261d33}{01677}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}{01678}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01679}01679\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC2\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50d5f274525ebcca937eac9f52d2d1}{01680}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}{01681}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01682}01682\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC2\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a92cfaa1c1cf45b621a52cdea84dfb4}{01683}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{01684}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC2\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01685}01685\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT2\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f6fcf838fd219679c57c9b87eba1444}{01686}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JSTRT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}{01687}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT2\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JSTRT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01688}01688\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT2\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae765e2672e081170cb86dc14096b2c9d}{01689}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_STRT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}{01690}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT2\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_STRT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01691}01691\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR2\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592e0a5440edb75e0af2cbb8f8e9f4ca}{01692}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_OVR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b0e80da58202660466f6916c0bbb9da}{01693}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01694}01694\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab466d762c126698b9be1d851411e13b9}{01695}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_AWD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}{01696}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01697}01697\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC3\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337e83ffa1ec72fe00ab4b9c889a5acd}{01698}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_EOC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}{01699}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_EOC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01700}01700\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC3\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e83374e0184b6a6ba6f3216d0d2ecc}{01701}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JEOC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{01702}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JEOC3\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01703}01703\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT3\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa137f40aeea09749a280b436c560a8e6}{01704}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT3\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_JSTRT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}{01705}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_JSTRT3\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JSTRT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01706}01706\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT3\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774dbbb3929e4d525c6fce448459a711}{01707}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_STRT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}{01708}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_STRT3\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_STRT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01709}01709\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR3\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6f4ccc5a845954e07699858b868c9b}{01710}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CSR\_OVR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76495b35a2bc7fc5f1b51ab1ee92384}{01711}}\ \textcolor{preprocessor}{\#define\ ADC\_CSR\_OVR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01713}01713\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01714}01714\ \textcolor{preprocessor}{\#define\ \ ADC\_CSR\_DOVR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01715}01715\ \textcolor{preprocessor}{\#define\ \ ADC\_CSR\_DOVR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01716}01716\ \textcolor{preprocessor}{\#define\ \ ADC\_CSR\_DOVR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01717}01717\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01718}01718\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01719}01719\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535eaa79d3a77403b2e0981641f10f81}{01720}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_Msk\ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{01721}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_MULTI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{01722}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{01723}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{01724}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{01725}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{01726}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_MULTI\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ ADC\_CCR\_MULTI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01727}01727\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{01728}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{01729}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DELAY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{01730}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{01731}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{01732}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{01733}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DELAY\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ ADC\_CCR\_DELAY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01734}01734\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DDS\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41720d885d32a33cb04782a2a2a74f9}{01735}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{01736}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01737}01737\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7933afb88d395724816248ec8fa9b76}{01738}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CCR\_DMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{01739}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_DMA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{01740}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_DMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{01741}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_DMA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_DMA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01742}01742\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2458ab94917987a44a275e1ed886e825}{01743}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ ADC\_CCR\_ADCPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{01744}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_ADCPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{01745}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_ADCPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{01746}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_ADCPRE\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ADC\_CCR\_ADCPRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01747}01747\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATE\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d86d837c7c40d14882728116a3722b}{01748}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_VBATE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{01749}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_VBATE\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_VBATE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01750}01750\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSVREFE\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1a3df0d33a0c78197ad8c161c22a7a}{01751}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSVREFE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ ADC\_CCR\_TSVREFE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{01752}}\ \textcolor{preprocessor}{\#define\ ADC\_CCR\_TSVREFE\ \ \ \ \ \ \ \ \ \ \ ADC\_CCR\_TSVREFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01754}01754\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ ADC\_CDR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01755}01755\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4c80caea7b29ec5b2b863e84288cf1}{01756}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_CDR\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{01757}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA1\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01758}01758\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA2\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e8ac90ba8958b4d858c24e2896f7733}{01759}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ADC\_CDR\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{01760}}\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_DATA2\ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CDR\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01762}01762\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01763}01763\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_MST\ \ \ \ \ \ \ \ \ ADC\_CDR\_DATA1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01764}01764\ \textcolor{preprocessor}{\#define\ ADC\_CDR\_RDATA\_SLV\ \ \ \ \ \ \ \ \ ADC\_CDR\_DATA2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01765}01765\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01766}01766\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01767}01767\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01768}01768\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Controller\ Area\ Network\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01769}01769\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01770}01770\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01772}01772\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_MCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcdd01eb82046959b22b3d254073c22}{01773}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_INRQ\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7afc4335014982a4cfac31de0cdbebc}{01774}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_INRQ\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_INRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{01775}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_INRQ\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_INRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01776}01776\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_SLEEP\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4181676e5d50d29f09805be441efc9b}{01777}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_SLEEP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_SLEEP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{01778}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_SLEEP\ \ \ \ \ \ \ \ \ \ CAN\_MCR\_SLEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01779}01779\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TXFP\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1c0efc56b72fa75b6e25d773ada7d2}{01780}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TXFP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_TXFP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{01781}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TXFP\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_TXFP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01782}01782\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RFLM\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff5789ccbdf18976ec76ab44cd798e0}{01783}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RFLM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_RFLM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{01784}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RFLM\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_RFLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01785}01785\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_NART\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f03d5006b20e144bec0f3739345bc60}{01786}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_NART\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_NART\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{01787}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_NART\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_NART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01788}01788\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_AWUM\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a62120fa01d4bb366f02555ddd6a0d4}{01789}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_AWUM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_AWUM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{01790}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_AWUM\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_AWUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01791}01791\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_ABOM\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d923de1437f1c441b540c74c6ebd9}{01792}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_ABOM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_ABOM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{01793}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_ABOM\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_ABOM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01794}01794\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TTCM\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a53a37c946b05dbafc5b7392d5163a3}{01795}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TTCM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_TTCM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{01796}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_TTCM\ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_TTCM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01797}01797\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RESET\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6c92ebbf496383e92f30301169b1b7}{01798}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RESET\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{01799}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_RESET\ \ \ \ \ \ \ \ \ \ CAN\_MCR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01800}01800\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_DBF\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7284f1c36b5a1422050a8204ff673557}{01801}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_DBF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MCR\_DBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74445921cdd9df3e44b6b9ba8f67491}{01802}}\ \textcolor{preprocessor}{\#define\ CAN\_MCR\_DBF\ \ \ \ \ \ \ \ \ \ \ \ CAN\_MCR\_DBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01803}01803\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_MSR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01804}01804\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_INAK\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65998a2ace7015bb67d9a4a64e4fba5}{01805}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_INAK\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_INAK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{01806}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_INAK\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_INAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01807}01807\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAK\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eeee3e575f4bd0cf494ad946b11a90}{01808}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAK\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_SLAK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{01809}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAK\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_SLAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01810}01810\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_ERRI\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a189bb7f091383b4cbc858f14cf1dbc}{01811}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_ERRI\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_ERRI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{01812}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_ERRI\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_ERRI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01813}01813\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_WKUI\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3ddd5d76a1f1e9af5926464efff245}{01814}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_WKUI\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_WKUI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{01815}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_WKUI\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_WKUI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01816}01816\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAKI\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373a083dae43a5491e9bc91d9478dd5}{01817}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAKI\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_SLAKI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{01818}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SLAKI\ \ \ \ \ \ \ \ \ \ CAN\_MSR\_SLAKI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01819}01819\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_TXM\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef1d9966b0022bbbeef87229714ec59}{01820}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_TXM\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_TXM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{01821}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_TXM\ \ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_TXM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01822}01822\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RXM\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec1fe9e0ab8545330e597a28d9035d}{01823}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RXM\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_RXM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{01824}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RXM\ \ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_RXM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01825}01825\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SAMP\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092ef8e336f9e5bf5121d0a5c28606cb}{01826}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SAMP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_SAMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{01827}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_SAMP\ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_SAMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01828}01828\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RX\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbc8d18bbadf9be9ec9b7987f1dc4}{01829}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RX\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_MSR\_RX\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{01830}}\ \textcolor{preprocessor}{\#define\ CAN\_MSR\_RX\ \ \ \ \ \ \ \ \ \ \ \ \ CAN\_MSR\_RX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01832}01832\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TSR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01833}01833\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d71df41ef791745448cbd0aaaad6e38}{01834}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_RQCP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{01835}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_RQCP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01836}01836\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK0\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13bd0e217ec398f9ac7c605b03eaa566}{01837}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TXOK0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{01838}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TXOK0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01839}01839\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST0\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2ee6ceab2eab0f30a108d406855c7e}{01840}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ALST0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{01841}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ALST0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01842}01842\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR0\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58999cde45dd10f2f351be5cc8ec1a8b}{01843}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TERR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{01844}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TERR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01845}01845\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ0\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f950ccfd5a5a906c03de00a311047}{01846}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ABRQ0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{01847}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ0\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ABRQ0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01848}01848\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP1\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fdee112d3e6e2b5f6bad6c9d95cb2b}{01849}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_RQCP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{01850}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_RQCP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01851}01851\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK1\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d43b83ebfa8f93c1ac842ccb1e31}{01852}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TXOK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{01853}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TXOK1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01854}01854\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST1\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffcef1919cf06d2874bff8879d69c23}{01855}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ALST1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{01856}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ALST1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01857}01857\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR1\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd5d4653c34defa63b29c42292358dd}{01858}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TERR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{01859}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TERR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01860}01860\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ1\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca8d9c91c9b53a361a07cea552fe847}{01861}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ABRQ1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{01862}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ1\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ABRQ1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01863}01863\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP2\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8137af39f29d789c1794527149da1e70}{01864}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_RQCP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{01865}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_RQCP2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_RQCP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01866}01866\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK2\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26c50058879d92619cbc4bef2e9d492}{01867}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TXOK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{01868}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TXOK2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TXOK2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01869}01869\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST2\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a24da79f81578dafc2126d5f731d4a}{01870}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ALST2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{01871}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ALST2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ALST2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01872}01872\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR2\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1cf1551625e3972c4942983a394acc}{01873}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TERR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{01874}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TERR2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TERR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01875}01875\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ2\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba8518081068f7375284a1e07873417}{01876}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_ABRQ2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{01877}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_ABRQ2\ \ \ \ \ \ \ \ \ \ CAN\_TSR\_ABRQ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01878}01878\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_CODE\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9f007576f8a12578052bdbd224681}{01879}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_CODE\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ CAN\_TSR\_CODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{01880}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_CODE\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_CODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01882}01882\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635aef2e8090ae256c1251a3a1736965}{01883}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ CAN\_TSR\_TME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{01884}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME\ \ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01885}01885\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME0\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440056199033e966155a795be606acdc}{01886}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TME0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{01887}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME0\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TME0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01888}01888\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME1\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fa95bef47ce6b3631b924d25556454}{01889}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TME1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{01890}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME1\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TME1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01891}01891\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME2\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4977ccde238489d3291b2fe91434c713}{01892}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_TME2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{01893}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_TME2\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_TME2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01895}01895\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd34530d99bc8ff61a5e6ce04caf7d67}{01896}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ CAN\_TSR\_LOW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{01897}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW\ \ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_LOW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01898}01898\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW0\_Pos\ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae04ec8ef32d4f5aa583628114cb54e}{01899}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_LOW0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{01900}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW0\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_LOW0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01901}01901\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW1\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5f0c70b09a3395c07d6b2287210b7d}{01902}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_LOW1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{01903}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW1\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_LOW1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01904}01904\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW2\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987f19b94125300653186bb50bb43ca6}{01905}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TSR\_LOW2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{01906}}\ \textcolor{preprocessor}{\#define\ CAN\_TSR\_LOW2\ \ \ \ \ \ \ \ \ \ \ CAN\_TSR\_LOW2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01908}01908\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RF0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01909}01909\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FMP0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fc3f4e266805779daf7f69194bd97}{01910}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FMP0\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CAN\_RF0R\_FMP0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{01911}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FMP0\ \ \ \ \ \ \ \ \ \ CAN\_RF0R\_FMP0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01912}01912\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FULL0\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27305e8a2d6f381b6d0ff05d6d0c74ba}{01913}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FULL0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF0R\_FULL0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{01914}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FULL0\ \ \ \ \ \ \ \ \ CAN\_RF0R\_FULL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01915}01915\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FOVR0\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0699f23293ca0bc417c7c1a343f53ba}{01916}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FOVR0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF0R\_FOVR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{01917}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_FOVR0\ \ \ \ \ \ \ \ \ CAN\_RF0R\_FOVR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01918}01918\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_RFOM0\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c768b2f6a6c8b8b434991528110467}{01919}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_RFOM0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF0R\_RFOM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{01920}}\ \textcolor{preprocessor}{\#define\ CAN\_RF0R\_RFOM0\ \ \ \ \ \ \ \ \ CAN\_RF0R\_RFOM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01922}01922\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RF1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01923}01923\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FMP1\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b08002573d35c943f136ab6c667f363}{01924}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FMP1\_Msk\ \ \ \ \ \ (0x3UL\ <<\ CAN\_RF1R\_FMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{01925}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FMP1\ \ \ \ \ \ \ \ \ \ CAN\_RF1R\_FMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01926}01926\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FULL1\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac244ab1c525913bfcc3d03b9ab06f}{01927}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FULL1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF1R\_FULL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{01928}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FULL1\ \ \ \ \ \ \ \ \ CAN\_RF1R\_FULL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01929}01929\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FOVR1\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee8c5b572eb85447912dcbc62aac97c}{01930}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FOVR1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF1R\_FOVR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{01931}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_FOVR1\ \ \ \ \ \ \ \ \ CAN\_RF1R\_FOVR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01932}01932\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_RFOM1\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec98a01deaf5464a0ba9052a028bf483}{01933}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_RFOM1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_RF1R\_RFOM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{01934}}\ \textcolor{preprocessor}{\#define\ CAN\_RF1R\_RFOM1\ \ \ \ \ \ \ \ \ CAN\_RF1R\_RFOM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01936}01936\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CAN\_IER\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01937}01937\ \textcolor{preprocessor}{\#define\ CAN\_IER\_TMEIE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38696874c8fbbd05b6413ac11746d6b}{01938}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_TMEIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_TMEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{01939}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_TMEIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_TMEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01940}01940\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE0\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6885c5945dc4db64d46aa83bd8367e83}{01941}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FMPIE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{01942}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE0\ \ \ \ \ \ \ \ \ CAN\_IER\_FMPIE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01943}01943\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE0\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885a2f34117d17dfb78fb78fb18b7a7}{01944}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FFIE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{01945}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE0\ \ \ \ \ \ \ \ \ \ CAN\_IER\_FFIE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01946}01946\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE0\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859520258dfc8c61eca8da04ff180f9}{01947}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FOVIE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{01948}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE0\ \ \ \ \ \ \ \ \ CAN\_IER\_FOVIE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01949}01949\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE1\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66a68cb8bc52e699f9d83673515c3b9}{01950}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FMPIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{01951}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FMPIE1\ \ \ \ \ \ \ \ \ CAN\_IER\_FMPIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01952}01952\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE1\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cba05b98222a9ce8bf5b5804c78ead}{01953}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FFIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{01954}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FFIE1\ \ \ \ \ \ \ \ \ \ CAN\_IER\_FFIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01955}01955\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE1\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0256723529d4c2adf64c0f5b6da56e7a}{01956}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_FOVIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{01957}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_FOVIE1\ \ \ \ \ \ \ \ \ CAN\_IER\_FOVIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01958}01958\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EWGIE\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15046ca7a384201773a9dfeb03deabc}{01959}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EWGIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_EWGIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{01960}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EWGIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_EWGIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01961}01961\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EPVIE\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababf833052c2a6ffbd6ce2aa5960a61b}{01962}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EPVIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_EPVIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{01963}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EPVIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_EPVIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01964}01964\ \textcolor{preprocessor}{\#define\ CAN\_IER\_BOFIE\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748f02d794157dc9684f6c15096d4e75}{01965}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_BOFIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_BOFIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{01966}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_BOFIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_BOFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01967}01967\ \textcolor{preprocessor}{\#define\ CAN\_IER\_LECIE\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f61a3f7ef21600969ef0c936e255c}{01968}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_LECIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_LECIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{01969}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_LECIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_LECIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01970}01970\ \textcolor{preprocessor}{\#define\ CAN\_IER\_ERRIE\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df7133242e3ff1636bb946649faa8d0}{01971}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_ERRIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{01972}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_ERRIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01973}01973\ \textcolor{preprocessor}{\#define\ CAN\_IER\_WKUIE\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181d122c65769851c2cc82f4bd764d80}{01974}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_WKUIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_WKUIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{01975}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_WKUIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_WKUIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01976}01976\ \textcolor{preprocessor}{\#define\ CAN\_IER\_SLKIE\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34b93be0df4cfdaad8dbb99f4fa1bc7}{01977}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_SLKIE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_IER\_SLKIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{01978}}\ \textcolor{preprocessor}{\#define\ CAN\_IER\_SLKIE\ \ \ \ \ \ \ \ \ \ CAN\_IER\_SLKIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01979}01979\ \textcolor{preprocessor}{\#define\ CAN\_IER\_EWGIE\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01980}01980\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01981}01981\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CAN\_ESR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01982}01982\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EWGF\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace0e3b331bea3a3f35a3bdf88a40b86}{01983}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EWGF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_ESR\_EWGF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{01984}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EWGF\ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_EWGF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01985}01985\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EPVF\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e2d629b9aaf329dee50e9e4ee4a3e}{01986}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EPVF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_ESR\_EPVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{01987}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_EPVF\ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_EPVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01988}01988\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_BOFF\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6607245f6b97f83691b9f9d9a3cf592}{01989}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_BOFF\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_ESR\_BOFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{01990}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_BOFF\ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_BOFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01992}01992\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88ad0a905fbbe60fa2900f2cec42f5c}{01993}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ CAN\_ESR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{01994}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\ \ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_LEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{01995}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_ESR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{01996}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CAN\_ESR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{01997}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_LEC\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ CAN\_ESR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l01999}01999\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_TEC\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c7759712292904bf0d15c2d968bbad}{02000}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_TEC\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ CAN\_ESR\_TEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{02001}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_TEC\ \ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_TEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02002}02002\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_REC\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0143dc7eea1099168ef7fef24192949e}{02003}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_REC\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ CAN\_ESR\_REC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{02004}}\ \textcolor{preprocessor}{\#define\ CAN\_ESR\_REC\ \ \ \ \ \ \ \ \ \ \ \ CAN\_ESR\_REC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02006}02006\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_BTR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02007}02007\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_BRP\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530ac34faa377b770d56624f009934d}{02008}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_BRP\_Msk\ \ \ \ \ \ \ \ (0x3FFUL\ <<\ CAN\_BTR\_BRP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{02009}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_BRP\ \ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_BRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02010}02010\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97266c03c918c7ff4a0d90b9f80b4f2}{02011}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{02012}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\ \ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_TS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164ffd2240a76982894ce41143a12d82}{02013}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4365204ebb29eb5595027a4ee9c5f0d}{02014}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43dc43f11ee173cf07f77aa6e41f1275}{02015}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5cd639329fe3eef8cde846247a4be9}{02016}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS1\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ CAN\_BTR\_TS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02017}02017\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c657a3c97363915a9d739defa0f516}{02018}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ CAN\_BTR\_TS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{02019}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\ \ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_TS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee307fe50e8d3cfdc9513da803808880}{02020}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_TS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33265730e1d25198d9fb4347bdce8019}{02021}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CAN\_BTR\_TS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4720d91283fc1fc74c1f0baaa8a3da}{02022}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_TS2\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ CAN\_BTR\_TS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02023}02023\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf7f2fb84354e7e4756bdc25569d6cc}{02024}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ CAN\_BTR\_SJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{02025}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\ \ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_SJW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae9e8258ef5c241733f6d58eb2a4e4}{02026}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_SJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8178f0abe0f854f4503ded1ad1adb531}{02027}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SJW\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ CAN\_BTR\_SJW\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02028}02028\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_LBKM\_Pos\ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a82ff55c8008f4c0a1e16c0492d6c}{02029}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_LBKM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_LBKM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{02030}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_LBKM\ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_LBKM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02031}02031\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SILM\_Pos\ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7f4e5e22b9959994c790ac9c7f03d3}{02032}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SILM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_BTR\_SILM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}{02033}}\ \textcolor{preprocessor}{\#define\ CAN\_BTR\_SILM\ \ \ \ \ \ \ \ \ \ \ CAN\_BTR\_SILM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02037}02037\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_TI0R\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02038}02038\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_TXRQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cf2d76df5b85e7363ca6fb45e71c4a}{02039}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_TXRQ\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI0R\_TXRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{02040}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_TXRQ\ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_TXRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02041}02041\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab713759c47fadc25119dd265c413f771}{02042}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI0R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{02043}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02044}02044\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080d97de6d25618d06b2d0a453c692b6}{02045}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI0R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{02046}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02047}02047\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138165e39efac11d31381e1d7c72bfa}{02048}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_TI0R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{02049}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02050}02050\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b180d9e1ecf00b104d18670496a8db}{02051}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_TI0R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{02052}}\ \textcolor{preprocessor}{\#define\ CAN\_TI0R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_TI0R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02054}02054\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_TDT0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02055}02055\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a3a47edaaf175482a18feccbce3a61}{02056}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_TDT0R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{02057}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_TDT0R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02058}02058\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TGT\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394785c0a3d16b48d7bbcc524d2821a3}{02059}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TGT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TDT0R\_TGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{02060}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TGT\ \ \ \ \ \ \ \ \ \ CAN\_TDT0R\_TGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02061}02061\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544adf091e79aa36d9d7a6e47bafcb41}{02062}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_TDT0R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{02063}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT0R\_TIME\ \ \ \ \ \ \ \ \ CAN\_TDT0R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02065}02065\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_TDL0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02066}02066\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c0f147ab22439d7677e400651302c4}{02067}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL0R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{02068}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA0\ \ \ \ \ \ \ \ CAN\_TDL0R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02069}02069\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b879d3e573023038e211ea211ae9f}{02070}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL0R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{02071}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA1\ \ \ \ \ \ \ \ CAN\_TDL0R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02072}02072\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc788dc5db08c074c7026e60d3af7cb}{02073}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL0R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{02074}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA2\ \ \ \ \ \ \ \ CAN\_TDL0R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02075}02075\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c6f20d550a56c15fe265a75105255}{02076}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL0R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{02077}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL0R\_DATA3\ \ \ \ \ \ \ \ CAN\_TDL0R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02079}02079\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_TDH0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02080}02080\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2389e6393c4c90eac09ecadd67e77203}{02081}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH0R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{02082}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA4\ \ \ \ \ \ \ \ CAN\_TDH0R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02083}02083\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa64cd95a54957ee402f9edbd62411}{02084}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH0R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{02085}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA5\ \ \ \ \ \ \ \ CAN\_TDH0R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02086}02086\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80deb2e84b16aa300ba4b6dad03ced70}{02087}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH0R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{02088}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA6\ \ \ \ \ \ \ \ CAN\_TDH0R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02089}02089\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14d21df0b2b694450b769b900c1161e}{02090}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH0R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{02091}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH0R\_DATA7\ \ \ \ \ \ \ \ CAN\_TDH0R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02093}02093\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TI1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02094}02094\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_TXRQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f8f9283cb55ff6427db96afb6ad799}{02095}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_TXRQ\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI1R\_TXRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{02096}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_TXRQ\ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_TXRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02097}02097\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f27bd0f65fe4d7afe69a92c28bef94e}{02098}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI1R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{02099}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02100}02100\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f905ac8ef34db338cd9b9e94ea7216}{02101}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI1R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{02102}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02103}02103\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba8b24afd72b47c403129c09a6f295f}{02104}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_TI1R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{02105}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02106}02106\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9bb620f8051f9059d78eb2fd09cd9}{02107}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_TI1R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{02108}}\ \textcolor{preprocessor}{\#define\ CAN\_TI1R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_TI1R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02110}02110\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDT1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02111}02111\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb2a08e7abfd8105acee53c2fe6957}{02112}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_TDT1R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{02113}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_TDT1R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02114}02114\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TGT\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36274682f7c568c18db742816468f08d}{02115}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TGT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TDT1R\_TGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{02116}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TGT\ \ \ \ \ \ \ \ \ \ CAN\_TDT1R\_TGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02117}02117\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a341aceed7cefa4f144685b047b5aa}{02118}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_TDT1R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{02119}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT1R\_TIME\ \ \ \ \ \ \ \ \ CAN\_TDT1R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02121}02121\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDL1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02122}02122\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16520ea88ace96a458b0818d3e4d5cf2}{02123}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL1R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{02124}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA0\ \ \ \ \ \ \ \ CAN\_TDL1R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02125}02125\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d121d05d7faac3231ab8b0cc3fd4e2}{02126}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL1R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{02127}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA1\ \ \ \ \ \ \ \ CAN\_TDL1R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02128}02128\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06359cf64606bd479a4a5e074c5e70ac}{02129}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL1R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{02130}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA2\ \ \ \ \ \ \ \ CAN\_TDL1R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02131}02131\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d98be9066ebe1cf701052043be89bc}{02132}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL1R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{02133}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL1R\_DATA3\ \ \ \ \ \ \ \ CAN\_TDL1R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02135}02135\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDH1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02136}02136\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d94c7419786e7bba7ec0a1b35395cb}{02137}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH1R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{02138}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA4\ \ \ \ \ \ \ \ CAN\_TDH1R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02139}02139\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa946d8a10e5f952a5c4eda78228042af}{02140}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH1R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{02141}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA5\ \ \ \ \ \ \ \ CAN\_TDH1R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02142}02142\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0a58abbdfa5e21213dbc2f82935250}{02143}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH1R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{02144}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA6\ \ \ \ \ \ \ \ CAN\_TDH1R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02145}02145\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625d5b8e464b8dfc789e4191f55444cf}{02146}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH1R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{02147}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH1R\_DATA7\ \ \ \ \ \ \ \ CAN\_TDH1R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02149}02149\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TI2R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02150}02150\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_TXRQ\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f8681c59cc25db5a1089ecfc20a2ce}{02151}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_TXRQ\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI2R\_TXRQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{02152}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_TXRQ\ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_TXRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02153}02153\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe417e434f32c25426c52b68fb763c9f}{02154}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI2R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{02155}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02156}02156\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5048adf1f603ea5d5170f3f9bcb92b4}{02157}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_TI2R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{02158}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02159}02159\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade10da0694545f61f922cc3679f719d1}{02160}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_TI2R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{02161}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02162}02162\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78165cdc898ec9184cf14df3d1940a46}{02163}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_TI2R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{02164}}\ \textcolor{preprocessor}{\#define\ CAN\_TI2R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_TI2R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02166}02166\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDT2R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02167}02167\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e75710f89ae715962fd2e2c5465edb}{02168}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_TDT2R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{02169}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_TDT2R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02170}02170\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TGT\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d388232664bf958d0396c19e39c815}{02171}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TGT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_TDT2R\_TGT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{02172}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TGT\ \ \ \ \ \ \ \ \ \ CAN\_TDT2R\_TGT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02173}02173\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585327a9b756069b9a3ee0727e35f19}{02174}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_TDT2R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{02175}}\ \textcolor{preprocessor}{\#define\ CAN\_TDT2R\_TIME\ \ \ \ \ \ \ \ \ CAN\_TDT2R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02177}02177\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDL2R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02178}02178\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d44c13085429bc76007fa3aff31964}{02179}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL2R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{02180}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA0\ \ \ \ \ \ \ \ CAN\_TDL2R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02181}02181\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e6c39a9c27791be19e6cde5f8c45c7}{02182}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL2R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{02183}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA1\ \ \ \ \ \ \ \ CAN\_TDL2R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02184}02184\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dae494d814d7c4c5785066ffc203f11}{02185}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL2R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{02186}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA2\ \ \ \ \ \ \ \ CAN\_TDL2R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02187}02187\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9551d67aa378b224e317e4f298ccd195}{02188}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDL2R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{02189}}\ \textcolor{preprocessor}{\#define\ CAN\_TDL2R\_DATA3\ \ \ \ \ \ \ \ CAN\_TDL2R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02191}02191\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_TDH2R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02192}02192\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae061c8ed2699c7a7be546e5825946c60}{02193}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH2R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{02194}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA4\ \ \ \ \ \ \ \ CAN\_TDH2R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02195}02195\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ace2c6eb67c621bf571e285b76b007}{02196}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH2R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{02197}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA5\ \ \ \ \ \ \ \ CAN\_TDH2R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02198}02198\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621fec630f1758b3f11a2e52e62fa970}{02199}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH2R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{02200}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA6\ \ \ \ \ \ \ \ CAN\_TDH2R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02201}02201\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62fccda69811932555a125bce78606}{02202}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_TDH2R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{02203}}\ \textcolor{preprocessor}{\#define\ CAN\_TDH2R\_DATA7\ \ \ \ \ \ \ \ CAN\_TDH2R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02205}02205\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RI0R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02206}02206\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833387b84a95443455bffb4a6390b7b9}{02207}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_RI0R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{02208}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_RI0R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02209}02209\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f4b044d79d1e751d54a604b637c26c}{02210}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_RI0R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{02211}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_RI0R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02212}02212\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf95ca68eadd026273958ef22678dc37}{02213}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_RI0R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{02214}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_RI0R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02215}02215\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a63ecf925c0930d317bdbf439e9486}{02216}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_RI0R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{02217}}\ \textcolor{preprocessor}{\#define\ CAN\_RI0R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_RI0R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02219}02219\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDT0R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02220}02220\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace43bd7d7388fd3cf4c33142d62ef541}{02221}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_RDT0R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{02222}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_RDT0R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02223}02223\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_FMI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bafb8a31e8370f9d068a1acfe30e222}{02224}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_FMI\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ CAN\_RDT0R\_FMI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{02225}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_FMI\ \ \ \ \ \ \ \ \ \ CAN\_RDT0R\_FMI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02226}02226\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8581ecb0c6b9bf464155b93f1003a}{02227}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_RDT0R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{02228}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT0R\_TIME\ \ \ \ \ \ \ \ \ CAN\_RDT0R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02230}02230\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDL0R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02231}02231\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f91b45288700ef7858e998d598ea21}{02232}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL0R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{02233}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA0\ \ \ \ \ \ \ \ CAN\_RDL0R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02234}02234\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f144804d9b849f9bf589f9d0d53b4c}{02235}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL0R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{02236}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA1\ \ \ \ \ \ \ \ CAN\_RDL0R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02237}02237\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e00e47c6f9bab7a6602af43e7d9d4d}{02238}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL0R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{02239}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA2\ \ \ \ \ \ \ \ CAN\_RDL0R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02240}02240\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b46bd6794046d7c70d8db43a5c5524}{02241}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL0R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{02242}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL0R\_DATA3\ \ \ \ \ \ \ \ CAN\_RDL0R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02244}02244\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDH0R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02245}02245\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043ce7187baa93bc909445ec56a283b1}{02246}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH0R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{02247}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA4\ \ \ \ \ \ \ \ CAN\_RDH0R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02248}02248\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a76bc6ca34c282e8d5e6d80de4d2ae6}{02249}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH0R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{02250}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA5\ \ \ \ \ \ \ \ CAN\_RDH0R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02251}02251\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6c132f074602725c9d14d4a66826c}{02252}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH0R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{02253}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA6\ \ \ \ \ \ \ \ CAN\_RDH0R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02254}02254\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167fa92520367130afbb5e929ff8b542}{02255}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH0R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{02256}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH0R\_DATA7\ \ \ \ \ \ \ \ CAN\_RDH0R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02258}02258\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RI1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02259}02259\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_RTR\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9658541637a4332c1ccf67b34a8fb9}{02260}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_RTR\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_RI1R\_RTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{02261}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_RTR\ \ \ \ \ \ \ \ \ \ \ CAN\_RI1R\_RTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02262}02262\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_IDE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b6e874a467bca60ef46e3ffb30f098}{02263}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_IDE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_RI1R\_IDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{02264}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_IDE\ \ \ \ \ \ \ \ \ \ \ CAN\_RI1R\_IDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02265}02265\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_EXID\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8b1261a02cdc318caab37e7cff0f5f}{02266}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_EXID\_Msk\ \ \ \ \ \ (0x3FFFFUL\ <<\ CAN\_RI1R\_EXID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{02267}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_EXID\ \ \ \ \ \ \ \ \ \ CAN\_RI1R\_EXID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02268}02268\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_STID\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4d8511b43ff7f56e18c15c6b260e0}{02269}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_STID\_Msk\ \ \ \ \ \ (0x7FFUL\ <<\ CAN\_RI1R\_STID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{02270}}\ \textcolor{preprocessor}{\#define\ CAN\_RI1R\_STID\ \ \ \ \ \ \ \ \ \ CAN\_RI1R\_STID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02272}02272\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDT1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02273}02273\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_DLC\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d633807f57ecc34d45c20e704a330}{02274}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_DLC\_Msk\ \ \ \ \ \ (0xFUL\ <<\ CAN\_RDT1R\_DLC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{02275}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_DLC\ \ \ \ \ \ \ \ \ \ CAN\_RDT1R\_DLC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02276}02276\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_FMI\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ca9a71d5f237de7e4d758b2b5850b5}{02277}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_FMI\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ CAN\_RDT1R\_FMI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{02278}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_FMI\ \ \ \ \ \ \ \ \ \ CAN\_RDT1R\_FMI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02279}02279\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_TIME\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e450deb1ed7a778b47b4cebad44f42}{02280}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_TIME\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ CAN\_RDT1R\_TIME\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{02281}}\ \textcolor{preprocessor}{\#define\ CAN\_RDT1R\_TIME\ \ \ \ \ \ \ \ \ CAN\_RDT1R\_TIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02283}02283\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDL1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02284}02284\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA0\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d11f01bf6ac61f279f5227e5cfa87ac}{02285}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA0\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL1R\_DATA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{02286}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA0\ \ \ \ \ \ \ \ CAN\_RDL1R\_DATA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02287}02287\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754a3d3971d890a60306c923f4c027d}{02288}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA1\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL1R\_DATA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{02289}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA1\ \ \ \ \ \ \ \ CAN\_RDL1R\_DATA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02290}02290\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA2\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ea71525f58798512e56b01db47f6d5}{02291}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA2\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL1R\_DATA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{02292}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA2\ \ \ \ \ \ \ \ CAN\_RDL1R\_DATA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02293}02293\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02684a0300f1d9e9c803b5afefb193fc}{02294}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA3\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDL1R\_DATA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{02295}}\ \textcolor{preprocessor}{\#define\ CAN\_RDL1R\_DATA3\ \ \ \ \ \ \ \ CAN\_RDL1R\_DATA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02297}02297\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_RDH1R\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02298}02298\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA4\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0ca00fb558f95f4f692d5f7b90d157}{02299}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA4\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH1R\_DATA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{02300}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA4\ \ \ \ \ \ \ \ CAN\_RDH1R\_DATA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02301}02301\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247617fd1c2c8daa148b3ed059f0603a}{02302}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA5\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH1R\_DATA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{02303}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA5\ \ \ \ \ \ \ \ CAN\_RDH1R\_DATA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02304}02304\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA6\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeec37fc704ce7cf1c9ef92f6d87635}{02305}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA6\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH1R\_DATA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{02306}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA6\ \ \ \ \ \ \ \ CAN\_RDH1R\_DATA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02307}02307\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e7a5ddb046143d3ca7c85ddb9c94c0}{02308}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA7\_Msk\ \ \ \ (0xFFUL\ <<\ CAN\_RDH1R\_DATA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}{02309}}\ \textcolor{preprocessor}{\#define\ CAN\_RDH1R\_DATA7\ \ \ \ \ \ \ \ CAN\_RDH1R\_DATA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02312}02312\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_FMR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02313}02313\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_FINIT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a8549f1c1784779e00b257c216102d}{02314}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_FINIT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FMR\_FINIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{02315}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_FINIT\ \ \ \ \ \ \ \ \ \ CAN\_FMR\_FINIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02316}02316\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_CAN2SB\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c82386fd3904c98b94f78cfb9570d2}{02317}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_CAN2SB\_Msk\ \ \ \ \ (0x3FUL\ <<\ CAN\_FMR\_CAN2SB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3753c67c075a4508104d112ef9047f21}{02318}}\ \textcolor{preprocessor}{\#define\ CAN\_FMR\_CAN2SB\ \ \ \ \ \ \ \ \ CAN\_FMR\_CAN2SB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02320}02320\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_FM1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02321}02321\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97376a7949c1758c1f294cc9a85cbe8c}{02322}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM\_Msk\ \ \ \ \ \ \ (0xFFFFFFFUL\ <<\ CAN\_FM1R\_FBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{02323}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM\ \ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02324}02324\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e1fd75a24ae366d58b0a18e15f38bf}{02325}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{02326}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM0\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02327}02327\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57540467b1e1e98c24df335d72b6715}{02328}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{02329}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM1\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02330}02330\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab036323d5ff180c94cb011bda0e93738}{02331}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{02332}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM2\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02333}02333\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8514f94421b8d4665c84a5e09ea814b6}{02334}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{02335}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM3\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02336}02336\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bca8d2dab6ca215db7dfe45702c9c88}{02337}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{02338}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM4\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02339}02339\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8534298a873d6eeba40f67ccd8e44dc}{02340}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{02341}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM5\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02342}02342\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e635abf1f1fda09814600ac218b25a5}{02343}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{02344}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM6\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02345}02345\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e697f5e347652a49756219c13e6cc89}{02346}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{02347}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM7\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02348}02348\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3e86a2ff5df79cb0d1fc1d09da5309}{02349}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{02350}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM8\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02351}02351\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9787e28f4d47535624b593b042e7aef}{02352}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{02353}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM9\ \ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02354}02354\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb10a1a029fdb320217c7443225df7f8}{02355}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{02356}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM10\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02357}02357\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8a7616c4e1d6b08a96a629877107ad}{02358}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{02359}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM11\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02360}02360\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b7c4c9581b2f876fe0cdf0bba3edaf}{02361}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{02362}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM12\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02363}02363\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e0f2dc1023e882b4f2392c68444858}{02364}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{02365}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM13\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02366}02366\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc6cdb01d2d74ae091d20b682ceb0e3}{02367}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae348cc5bec6eecd8a188c3e90a9618d1}{02368}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM14\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02369}02369\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59e547e543eeddb35d6d003b18458c}{02370}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815c710d287cec5c46a901d01e4cac76}{02371}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM15\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02372}02372\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd51db2c7330341bf43bb888e63a61f5}{02373}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6500fcdf1baf5d5019364ad155e30bf0}{02374}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM16\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02375}02375\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54acc06d013985e059388599e2df40b7}{02376}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698a1a5cf309ba539973ad61a08ed531}{02377}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM17\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02378}02378\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7251ea74eaf728ad4538cd5a6ac34eaa}{02379}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47585a76a3ddf465abad7176e993ca1}{02380}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM18\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02381}02381\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b29bf8e41d61399645ccab8efdf07}{02382}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c9e6ce3b2e262912480c533cb94c30}{02383}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM19\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02384}02384\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3557afecc8db6dab2c8ab6a19a76b245}{02385}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af2f860f3d7c3bf3509daf366143baf}{02386}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM20\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02387}02387\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4575301b441f99be4fecfbdc0c06a5}{02388}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfdcf62b11bffb9afbee7f6258f089b}{02389}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM21\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02390}02390\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad10cf074d53c11a4700ad7983e2ba34}{02391}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e71ecc049fe1c882be5e03aaecdc01}{02392}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM22\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02393}02393\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600617dc97adc1e75a2abcf1909d3b}{02394}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ac1d53ad6dbc162272b92aa704eff4}{02395}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM23\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02396}02396\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d68bf08a503f10fa7c9728ddafa8ed7}{02397}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2befceefa1b4600adb96b1150a738dcf}{02398}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM24\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02399}02399\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f8c432102ad6270ae8c8faa92599e7}{02400}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8302ff02a952e32bd6cb5d8ce17ef94}{02401}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM25\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02402}02402\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83528f848c64886be406a292c49f6b55}{02403}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea4af83b76361928669dc1de5681bd5}{02404}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM26\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02405}02405\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50cb4ff71b1cf38397efdff320e80cb}{02406}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FM1R\_FBM27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40ca208f170b85611874b2f832623aa8}{02407}}\ \textcolor{preprocessor}{\#define\ CAN\_FM1R\_FBM27\ \ \ \ \ \ \ \ \ CAN\_FM1R\_FBM27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02409}02409\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_FS1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02410}02410\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5fd354abb81f726d16ba3df34d75d2}{02411}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC\_Msk\ \ \ \ \ \ \ (0xFFFFFFFUL\ <<\ CAN\_FS1R\_FSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{02412}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC\ \ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02413}02413\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521e7ed67be2a02528c2dd393abf8980}{02414}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{02415}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC0\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02416}02416\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084aab8cb7c0fa2ebb1d54c8b1e5aec}{02417}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{02418}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC1\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02419}02419\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c2bf5abff8b81f574f616837e91391}{02420}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{02421}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC2\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02422}02422\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8783da3e87efcfa99529dc7f6d3e9b8e}{02423}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{02424}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC3\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02425}02425\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca51fc93d252a1a57a65ebf4163c46}{02426}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{02427}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC4\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02428}02428\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3efc361a57e98dc7fd35b9ad6db3f3}{02429}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{02430}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC5\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02431}02431\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42808ce8e7e8c94c7a1748bc42b256}{02432}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{02433}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC6\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02434}02434\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d4a45e6f9068e4c7ed2af48eeb9e16}{02435}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{02436}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC7\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02437}02437\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90fee6d415260e5eb61df78ff0bbc3d}{02438}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{02439}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC8\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02440}02440\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb2cac86c92bee0c7d29a1ee401aaa0}{02441}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{02442}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC9\ \ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02443}02443\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4915e6d23184afe98e5669b2575bfad}{02444}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{02445}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC10\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02446}02446\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d1cabb7f95d9e773867888654ea3b0}{02447}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{02448}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC11\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02449}02449\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12de017f6c66c2b893b34d99c36c031}{02450}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{02451}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC12\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02452}02452\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325adfc64e83297e5feb842002f09142}{02453}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{02454}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC13\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02455}02455\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34624026fcafcbee1b6c88d7e7756aae}{02456}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361a4228de4644d1d6a810f4d074eb5f}{02457}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC14\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02458}02458\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49834a4dc96f2cb8f792bd39d032abb4}{02459}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ff2e59c16311405dc891f956c7ec96}{02460}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC15\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02461}02461\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb533d142b86083e8b163adc30999a7}{02462}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0996ddbc1dcd487c052a0ae81ab852e}{02463}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC16\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02464}02464\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4c2ff7be6ee9b3e31108c9877aef03}{02465}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65482dccb8701bf35d1397aadc1e7dde}{02466}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC17\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02467}02467\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d890a441fc7b0a75e36caf1cbd7f2d}{02468}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2657192999f8d7f7fdd5c5ef14d884f}{02469}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC18\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02470}02470\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562629687ae7a0c506aa310709b5451e}{02471}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd584a3a9b6d6ae964c0484decb86a93}{02472}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC19\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02473}02473\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0fce6ba0c9c134b3f634c8495b1e9a2}{02474}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a5e1f0f1a66d607984d02b96b7fa2a}{02475}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC20\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02476}02476\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733db908c55117942e05d21f1ed80d7e}{02477}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1d6dbc3fc5025a9e7416cc4b40cb7d}{02478}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC21\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02479}02479\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5f4c3cd58ca9f4749942e3e6e04ee}{02480}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586c662a1dd2458cd1644e597c8da86d}{02481}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC22\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02482}02482\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8a8529c7e6e9b2d9bcd4512888365a}{02483}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941b39874446041b446c3102646a49b8}{02484}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC23\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02485}02485\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e6bfdc20abbec37b36857af02f466d}{02486}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702728de40ecf0afc5bc8f05ee243ece}{02487}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC24\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02488}02488\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211e33f4ca75397983086826a688656}{02489}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd08e49dcb537e967ef7e8a7b30e9d0}{02490}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC25\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02491}02491\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d55d2d1459b5de35264036663bc430b}{02492}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac642623c62041b1be7ce3af929c4f924}{02493}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC26\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02494}02494\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2c04e71ea402536a26c54e6f23116d}{02495}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FS1R\_FSC27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e86579ebc64eda3a65fd8d40e15af57}{02496}}\ \textcolor{preprocessor}{\#define\ CAN\_FS1R\_FSC27\ \ \ \ \ \ \ \ \ CAN\_FS1R\_FSC27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02498}02498\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ CAN\_FFA1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02499}02499\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6813f166c5bc78b7ceabcaf544202e}{02500}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA\_Msk\ \ \ \ \ \ (0xFFFFFFFUL\ <<\ CAN\_FFA1R\_FFA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{02501}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA\ \ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02502}02502\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a732f91a0c26a9e29151486e2af798}{02503}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{02504}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA0\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02505}02505\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f0c606853b771a99e052cd0fe0995}{02506}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{02507}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA1\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02508}02508\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197d8ba6187ed4b6842505ae99104992}{02509}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA2\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{02510}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA2\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02511}02511\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1a5ee723cd899b098e277386d86a4}{02512}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA3\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{02513}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA3\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02514}02514\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03c010394020f6172d2fceba9e02ea}{02515}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA4\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{02516}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA4\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02517}02517\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51918688a8985d110c995bf441a4f763}{02518}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA5\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{02519}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA5\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02520}02520\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b319af3e2f1b59d544501192e24b68}{02521}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA6\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{02522}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA6\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02523}02523\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ff14edc65346f9e08e9f259a7fd45a}{02524}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA7\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{02525}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA7\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02526}02526\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141132dbc9c5d5a0a125c8aae363445b}{02527}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA8\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{02528}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA8\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02529}02529\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3270aaea7647ea2c5ccbaf747ceffb5b}{02530}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA9\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{02531}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA9\ \ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02532}02532\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac746965c32524f17be780be809bf29}{02533}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA10\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{02534}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA10\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02535}02535\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fec989f32c99595a73b0910dc92787}{02536}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA11\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{02537}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA11\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02538}02538\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3859f0d8f9b1a52beaa72de195222b}{02539}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA12\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{02540}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA12\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02541}02541\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff3bf3a563646cf44a6dacfa1652cb0}{02542}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA13\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{02543}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA13\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02544}02544\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10da524219356b7c7aa0fff90ef718f1}{02545}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA14\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc473bfe275c940734d2c1775d982d}{02546}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA14\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02547}02547\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1dfb17246f207f68f459a0f7f440df}{02548}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA15\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72b1a17bc4a9c7ec3251af645e290d}{02549}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA15\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02550}02550\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f03a68e7428cc6c56b0f755246ecff4}{02551}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA16\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac411834c4a2118354f7b160c292dd6}{02552}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA16\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02553}02553\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eccf63346520ce0fc6d72774b62957d}{02554}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA17\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b3c3d378246929f1092416546aa45}{02555}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA17\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02556}02556\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA18\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad328f6b0426811376fb96edd92ee17dd}{02557}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA18\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2bf72b9f9c57ddcaf09449a208a4ef}{02558}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA18\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02559}02559\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA19\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc95b44aaf8c77fb00666241311d78b}{02560}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA19\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a2371494a1ab03e90ff471b4e88d4eb}{02561}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA19\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02562}02562\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA20\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87cf0758a707ef8bae3f14ca07009487}{02563}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA20\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7359bb245f5bc6f9298bdae577c7f2d1}{02564}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA20\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02565}02565\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49398f11989a0fac67eea74c169add65}{02566}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA21\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4390bdfd6fb22feb6b64de18b45304d8}{02567}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA21\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02568}02568\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab501571f610235c7a89d5ed6148ee4bb}{02569}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA22\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga029cfaf7e13f5214dd3e056b0984b1d8}{02570}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA22\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02571}02571\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA23\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1258ce7b88510c0942cca2ec7443c749}{02572}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA23\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad969df81e8f4d8902ddf9ac76c7ff9d2}{02573}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA23\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02574}02574\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA24\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe02633e558b53290fc5645ac903318}{02575}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA24\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1adf29e37676017c67204623a45985}{02576}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA24\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02577}02577\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA25\_Pos\ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586e3c813baaa9026b78e158c90df0c}{02578}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA25\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40553faf034d88e215c71d40c08f774e}{02579}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA25\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02580}02580\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA26\_Pos\ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac224810fe7b45a273faa3d655bc64d44}{02581}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA26\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d347ff7528138f59d223adf7c838440}{02582}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA26\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02583}02583\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA27\_Pos\ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312771a3ea200b9df91e30ddc1392d2}{02584}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA27\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FFA1R\_FFA27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ace5c7e4d87bebdc36d66de6cef7442}{02585}}\ \textcolor{preprocessor}{\#define\ CAN\_FFA1R\_FFA27\ \ \ \ \ \ \ \ CAN\_FFA1R\_FFA27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02587}02587\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_FA1R\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02588}02588\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f05941c6d7ad0294283a20dc4307a56}{02589}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT\_Msk\ \ \ \ \ \ (0xFFFFFFFUL\ <<\ CAN\_FA1R\_FACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{02590}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT\ \ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02591}02591\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc33c5308d541004ba2961a7d0527278}{02592}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT0\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{02593}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT0\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02594}02594\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ee3a44fa9dc10a77c9a0668a19ddab}{02595}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT1\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{02596}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT1\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02597}02597\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc57ac18afd7bd0eb14e84dbc265a83}{02598}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT2\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{02599}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT2\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02600}02600\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b6a83d65b39753f8208f45d0d72ce}{02601}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT3\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{02602}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT3\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02603}02603\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562dc354461029230ead72878c01ba30}{02604}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT4\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{02605}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT4\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02606}02606\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe67ef97c9d6b04fcad49eccad2ce8a1}{02607}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT5\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{02608}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT5\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02609}02609\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ad536db58592d5b4f2beb9c4f0469}{02610}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT6\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{02611}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT6\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02612}02612\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a9fa687af9f4bc3800be29ee32a3e6}{02613}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT7\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{02614}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT7\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02615}02615\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9addaf5198f1b165bb8a1c5abe8c9a1f}{02616}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT8\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{02617}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT8\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02618}02618\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb920b1dd24719e2fe959bc9fa27b2c}{02619}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT9\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{02620}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT9\ \ \ \ \ \ \ \ \ CAN\_FA1R\_FACT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02621}02621\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61cabd030366925d3f3608cd81ec4}{02622}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT10\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{02623}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT10\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02624}02624\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad043d708a8b891182f6f36217bba8a70}{02625}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT11\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{02626}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT11\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02627}02627\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7de851ce57bd07d4913bd409dee3f51}{02628}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT12\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{02629}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT12\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02630}02630\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc2cc6acea1e2a86083f9f0d5ce05c0}{02631}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT13\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{02632}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT13\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02633}02633\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aad7b1d23bd498ecd99b4adcb239560}{02634}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT14\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2de45b22180cee8e9b3fef000869af3}{02635}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT14\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02636}02636\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0e0b9363ac2965048f42ce3abc9518}{02637}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT15\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8c965500f24cb92a72038e9db3a03}{02638}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT15\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02639}02639\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b832148df149f3f89b168bf1da68449}{02640}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT16\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4054fdf1fced195e59509a2282fd023}{02641}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT16\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02642}02642\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1081e22c20c398d0a24cf2dba852ba}{02643}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT17\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0970d03bb791397495af0762f54d65}{02644}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT17\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02645}02645\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT18\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0844889fa76d91d278d5694d916a04ca}{02646}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT18\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ba61a8ef9d4e5cea606148281e432d}{02647}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT18\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02648}02648\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT19\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74353cfdb58079f47563079de3fd778b}{02649}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT19\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87064c634cec6fc2ee70fecbb04b92c2}{02650}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT19\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02651}02651\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT20\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093d17300bad7b8fa43bd6d264b07217}{02652}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT20\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0222f2ac5c4d4b9e6382d4dd8286bb2}{02653}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT20\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02654}02654\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcf854bcce93e28d97db435631b81d8}{02655}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT21\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22534866322499e9d05513f0d41754fe}{02656}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT21\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02657}02657\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1090ef53e33de146fb08fdee8e8874f9}{02658}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT22\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9febd35acb8257833bf9dbbe18b063b}{02659}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT22\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02660}02660\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT23\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eea4ed2c7c6a0c0c1a1b2e4acfd32f}{02661}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT23\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e95e773be98669c171971d3be8cc8b}{02662}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT23\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02663}02663\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT24\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57f3f41e8a31cd07be66cbd05eabfbe4}{02664}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT24\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63dd04052a79614027b3efe30ea1724a}{02665}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT24\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02666}02666\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT25\_Pos\ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5955b25bf2b59795d8864719ff0bf0}{02667}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT25\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994fbfb885e73b4221b64f8bcb19631e}{02668}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT25\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02669}02669\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT26\_Pos\ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30095caad0d9f62fc1aa0ba0ddd70c7}{02670}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT26\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf64c2c798a0c3bbe2745bf603e034a89}{02671}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT26\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02672}02672\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT27\_Pos\ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c4ecc7e23c652a42b36df4494bc0bf}{02673}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT27\_Msk\ \ \ \ (0x1UL\ <<\ CAN\_FA1R\_FACT27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72e900b51c3c380a81832d0314643c2}{02674}}\ \textcolor{preprocessor}{\#define\ CAN\_FA1R\_FACT27\ \ \ \ \ \ \ \ CAN\_FA1R\_FACT27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02677}02677\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F0R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02678}02678\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41ce0d3efb93360593d51fc1507ef37}{02679}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{02680}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02681}02681\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf16111eec26fa5058aeac0945c0a481}{02682}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{02683}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02684}02684\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269a36e254bdc397d46b7b04b25cf58c}{02685}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{02686}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02687}02687\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40133f8c3bdff4edac51999e63eb616}{02688}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{02689}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02690}02690\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5be6df46bddda042bca88f23939d6cf}{02691}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{02692}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02693}02693\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d0c4979d148b7aadf88999d127a8e4}{02694}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{02695}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02696}02696\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559e44745ca384b08f8e3d370539e2a4}{02697}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{02698}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02699}02699\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0b187d74d01d2d7a9e0946287a523f}{02700}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{02701}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02702}02702\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae373e9d2f9a170895ffab6051243a0f6}{02703}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{02704}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02705}02705\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac0f1442cbee02cb21fca28b5fc61f6}{02706}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{02707}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02708}02708\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb7c073dbc77461d7519a85f6377a08}{02709}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{02710}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02711}02711\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f982ab6a096e4421079c592b6791d47}{02712}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{02713}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02714}02714\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70bfdc26446118697edbcd2d95b7676}{02715}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{02716}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02717}02717\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a5fe07e6f9e3b3330ad2a46d69d98}{02718}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{02719}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02720}02720\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac932d38da89bcc4fe8cde14ebb59a29e}{02721}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{02722}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02723}02723\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b253d3185e16b606150fee2a19760d}{02724}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{02725}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02726}02726\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87631b267fd39cfee4d253a3d7295b2}{02727}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{02728}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02729}02729\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35416758e3db5bceaff708bdbe5bdc0}{02730}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{02731}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02732}02732\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a49c7f4d13a4e4b4038caaea711391}{02733}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{02734}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02735}02735\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a34023fcd221fc010aaa51065d59dc}{02736}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{02737}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02738}02738\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574954093b93f62bcfa5cd31e366c2e8}{02739}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{02740}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02741}02741\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41cb6ebc16634fc1a187d536575f47dc}{02742}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{02743}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02744}02744\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eff75e99dbbdd3e4ffe99ae98cd769}{02745}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{02746}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02747}02747\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d558afd743b97060008ebad600c249}{02748}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{02749}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02750}02750\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05249fde15f0ea5a4447a370ba33f344}{02751}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{02752}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02753}02753\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e99f0edf1d250d640fda6790e5f8e7}{02754}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{02755}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02756}02756\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d00a7d84706b341bf587c7f329ddf88}{02757}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{02758}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02759}02759\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334329b9d4faf3443e12317303b45d6}{02760}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{02761}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02762}02762\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb63f1377b7f9dfd87c3ef59a5977ee3}{02763}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{02764}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02765}02765\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e2b3d7caf0ff01c856374d60f8345}{02766}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{02767}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02768}02768\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9766eac13c78b86a31cd64e0d6bea0d}{02769}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{02770}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02771}02771\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e5a0416bc721a85eb46e256c35262}{02772}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{02773}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F0R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02775}02775\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F1R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02776}02776\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7196f5a41c5a7692fa31249177a70de5}{02777}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{02778}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02779}02779\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa957dafcd250c1c36d38a0da7a94d0b6}{02780}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{02781}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02782}02782\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76348b5edccc3dff80131b8c8c66d91}{02783}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{02784}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02785}02785\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489dfc442d364861f5f985aae7651179}{02786}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{02787}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02788}02788\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fba4b8013f5aa76ca9008eb1942423}{02789}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{02790}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02791}02791\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b02c35ea2380f0f839784fc618090a}{02792}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{02793}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02794}02794\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe821726bd0ab42de7eb6ba9b497e56}{02795}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{02796}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02797}02797\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655b773dfa0dfe1e62cd8560a8dcb150}{02798}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{02799}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02800}02800\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dd516a1cf52c63b64b028d7528da7b}{02801}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{02802}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02803}02803\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4645154d1f265dee267626ae43e35eae}{02804}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{02805}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02806}02806\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbe75098babb0ad9de21a966115c4cb}{02807}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{02808}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02809}02809\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ea83ec6fdbcc28d0f2c907276bec9}{02810}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{02811}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02812}02812\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd728a049ed7528b585dd56bd4e1d2cd}{02813}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{02814}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02815}02815\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf67d90e15499f16cb9903c75ffa2cdd}{02816}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{02817}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02818}02818\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd92e83b650c454a58a4e5bb0a2bae0}{02819}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{02820}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02821}02821\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303d03c806b2cd4ae51703db085ff55b}{02822}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{02823}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02824}02824\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd648d6b54d04ac636e7536a08d11ebb}{02825}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{02826}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02827}02827\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d839533fbd0dcc34aee11644d5f849}{02828}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{02829}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02830}02830\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67914799f407244afdbf1ade349dbf3}{02831}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{02832}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02833}02833\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c47dda83f3ce3f3e5b18f3fb93b35}{02834}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{02835}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02836}02836\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122f1435ff77893cee8ec0d39fbfb178}{02837}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{02838}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02839}02839\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7164f10425d3caf734b284f3bc3b5449}{02840}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{02841}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02842}02842\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddbed5a2b9531b528d32857123af10a}{02843}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{02844}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02845}02845\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc01c86ecce551ede43bfeafbbbb384}{02846}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{02847}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02848}02848\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9660622aa2fe3253f7b29e7591462002}{02849}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{02850}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02851}02851\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f80f8443876e5a992b6b320f19d537}{02852}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{02853}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02854}02854\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad90d82d2f8485e7e9a530992ac4a84e0}{02855}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{02856}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02857}02857\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd73fe9a0c9c29fcb103e241ed3c4af}{02858}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{02859}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02860}02860\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1bc410d11b14bfa426de7b7977bee14}{02861}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{02862}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02863}02863\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48a223c7f7282dc22db7c2e0d557f35}{02864}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{02865}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02866}02866\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ba201e41f2fd71cda39c7010f65e0}{02867}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{02868}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02869}02869\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1345bf0889997c6316180e9754c3e18}{02870}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{02871}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F1R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02873}02873\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F2R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02874}02874\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a7356281dd4bfe7825df1f7cf2cb9}{02875}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{02876}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02877}02877\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a45584a55de290532b6835fadf480a}{02878}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{02879}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02880}02880\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42aa2e179dd31d2ef7373acb814223f2}{02881}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{02882}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02883}02883\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f6fc0a5744d9f9246ae814dde3a00}{02884}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{02885}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02886}02886\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7555733c5e81d91c22ef16a2954e58a0}{02887}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{02888}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02889}02889\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3302502cfe80c87773630dbb3fe8eab1}{02890}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{02891}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02892}02892\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c22e704c9d4404892df4086290e68ec}{02893}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{02894}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02895}02895\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569ec796b80a5c48de939b628a2368d8}{02896}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{02897}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02898}02898\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5dd0d405b5a0e37c5a7b44e3ddb27d}{02899}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{02900}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02901}02901\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c1e2532edd862c9480c22ee72340}{02902}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{02903}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02904}02904\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a55a94cadc65b398bd15569223715}{02905}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{02906}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02907}02907\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeac622ae5a702f2f5ca04eb6d07ba57}{02908}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{02909}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02910}02910\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dae1f468ba956371b53f200658cb93e}{02911}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{02912}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02913}02913\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82190e04cc99936f1670f81b3e3306d5}{02914}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{02915}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02916}02916\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6722c1954e4dc9dce4931ca68545afd}{02917}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{02918}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02919}02919\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6b097d716445b57eb181592d9543c7}{02920}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{02921}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02922}02922\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf}{02923}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{02924}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02925}02925\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa515e5239f2fb3f7669106b0a42ce00b}{02926}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{02927}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02928}02928\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132daf6ddf622a30b31b0dc82b77bcf}{02929}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{02930}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02931}02931\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a8f0a1951ca9c9e8cdbac39f64ec6e}{02932}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{02933}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02934}02934\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58042a29bd588ca97015f8de46239641}{02935}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{02936}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02937}02937\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2ea1ce258fc480fb8b2b12a885c9f}{02938}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{02939}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02940}02940\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ff16cdc9d4b088573f668d99747af}{02941}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{02942}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02943}02943\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dd3a87b66e7f305670c551b67bff47}{02944}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{02945}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02946}02946\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353eaadcd9e7a6ffd389c81f75e5b860}{02947}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{02948}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02949}02949\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6516de993c142d8a23cc647e9b06ecd2}{02950}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{02951}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02952}02952\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6583d5cb48decd72eb2bee4113c48}{02953}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{02954}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02955}02955\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6942aff7b854ed29d7bb8affba388}{02956}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{02957}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02958}02958\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d262f3000a3723269b53cf0c4f3ad2}{02959}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{02960}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02961}02961\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ecaa773500c32c41363b2dff8e72}{02962}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{02963}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02964}02964\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317461fc99abac5a1b3c44487499d315}{02965}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{02966}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02967}02967\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef1c89364eec52f78811d7a8e40d0b4}{02968}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{02969}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F2R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02971}02971\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F3R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02972}02972\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1d5628f543d31326f122516ae8d36c}{02973}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{02974}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02975}02975\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4654a2f7909715abd47c047c550d2ca}{02976}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{02977}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02978}02978\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d554341693c4f1e9cb5ec2d90c74ca}{02979}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{02980}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02981}02981\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496aa97ec5c7995b3a6da8e9b33c660e}{02982}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{02983}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02984}02984\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62eb0d7464f228fd13f2d567e66b0225}{02985}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{02986}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02987}02987\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e25fcc0e53a3e2d271e06f8985a1e98}{02988}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{02989}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02990}02990\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa5eeffce32825d18dd6ae540691a43}{02991}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{02992}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02993}02993\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f51e4b529f2c096fb6fec2b6d7df1f5}{02994}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{02995}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02996}02996\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa223fb562425adcb7022b2b5e6f0da6}{02997}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{02998}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l02999}02999\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900e4c0c595155e852cbc17fda96e9ee}{03000}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{03001}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03002}03002\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3ae8c895b853d340ff7a133870164a}{03003}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{03004}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03005}03005\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68222a41a14bb43bc6d2f0fc4dee1e0f}{03006}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{03007}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03008}03008\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2bac1777b3ebef8b3a22d22514a4b2}{03009}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{03010}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03011}03011\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4c6942bebdcb179b5092520842e91}{03012}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{03013}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03014}03014\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cbf7b6b28dce1e65f4377273b060b7}{03015}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{03016}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03017}03017\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5afdf5c983489b0bcd8029a6e1c45a}{03018}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{03019}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03020}03020\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1997d8f970761e068263b8aa9f439}{03021}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{03022}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03023}03023\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8221248c305454dd5071679742a56383}{03024}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{03025}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03026}03026\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84e18a8d220d1dbf071afcbe969b976}{03027}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{03028}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03029}03029\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3806303c3cfe2dcee6e3409eb1492b6}{03030}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{03031}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03032}03032\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e8b9d7e4cdc6856c6ad61d15fae9f2}{03033}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{03034}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03035}03035\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6bf19e9356adcb47a75895b653025}{03036}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{03037}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03038}03038\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f9cc55362b508457dae2a22f3577b9}{03039}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{03040}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03041}03041\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b384413c96686c5b6d955edf3605e7}{03042}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{03043}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03044}03044\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c095337bdce797f169006a2b79ecda}{03045}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{03046}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03047}03047\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad411d7ebb23972f68d8d3622a89de73e}{03048}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{03049}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03050}03050\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56aa4a1d23228828e880810e6d644054}{03051}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{03052}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03053}03053\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a14d8e964a880b27705af96225917cb}{03054}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{03055}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03056}03056\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dea0d389306d34595416ca334c7bf1}{03057}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{03058}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03059}03059\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04da25e051a24c10b8d59f6a87818fb0}{03060}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{03061}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03062}03062\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b888a2c0f23588c4f79d7e1545c61}{03063}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{03064}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03065}03065\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5486013f92f3646e9ac903676b6743}{03066}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{03067}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F3R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03069}03069\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F4R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03070}03070\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7988e6a122cc6084ea40df4b66de5f0f}{03071}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{03072}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03073}03073\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88382bdd2a166258413d39fbb436050}{03074}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{03075}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03076}03076\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6564dfdae0be64785df0d766aa5c149}{03077}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{03078}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03079}03079\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786fe254e7a86a2ac517ea453f78e120}{03080}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{03081}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03082}03082\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92184f0f30164e14b07a7a4e5208a2}{03083}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{03084}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03085}03085\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8707829180a6a5ea26822a408facce}{03086}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{03087}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03088}03088\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270fa51a92450225b554f19353f38f0e}{03089}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{03090}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03091}03091\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474765e4a523545019ad84e02c9af69c}{03092}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{03093}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03094}03094\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa256896c733d9155ab9c60d6f2d58a3b}{03095}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{03096}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03097}03097\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdff1d01f74ad524f97bd3a138e6c4d}{03098}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{03099}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03100}03100\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5e8f2c67a528aa361922158ae8eb92}{03101}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{03102}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03103}03103\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cb96e2d638c18f5ce23bed3342f39d}{03104}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{03105}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03106}03106\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613094782d73b0e3e5272eff72f04d42}{03107}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{03108}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03109}03109\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c564a28ae0d2958891d26110e4c411}{03110}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{03111}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03112}03112\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d95aae3c918a4c446ecd57f876383}{03113}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{03114}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03115}03115\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf226c102853cbf2918931586573641bf}{03116}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{03117}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03118}03118\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5885429c36cad6e1bae78efccc6f4c59}{03119}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{03120}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03121}03121\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa31c54bcaf590c65c626253362949c8}{03122}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{03123}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03124}03124\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6925aa9feee56fba36b3a4e399c2d8}{03125}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{03126}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03127}03127\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb1f9e546b4c8bb2bcb3d6e9a1f0949}{03128}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{03129}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03130}03130\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fbe324a31a61a0b5aa989658cf15d}{03131}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{03132}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03133}03133\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57165c0d07048b0024f56e0febdaccd}{03134}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{03135}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03136}03136\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91bdc8395c27e8e23092b3f9784b7994}{03137}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{03138}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03139}03139\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32276ab0a34c8ae46eee73ad1f208d7}{03140}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{03141}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03142}03142\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1033412ffe01f17f87d0287af5bd70}{03143}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{03144}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03145}03145\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8fcea6cb9dd0d6240208ed38acecdc}{03146}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{03147}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03148}03148\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd932d950db3d7aafbb9af2639a57}{03149}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{03150}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03151}03151\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b9b4abc8d9196ce7aab200c99787c}{03152}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{03153}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03154}03154\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008f59ed84fb846c36803d37e52c09d0}{03155}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{03156}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03157}03157\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6c2fc9688b65bda0ca6b9e18e0c072}{03158}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{03159}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03160}03160\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2012557ac8ac7ddd510c1dd771062dc2}{03161}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{03162}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03163}03163\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe91e1b46bc8af15c5d727b81e51bfdb}{03164}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{03165}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F4R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03167}03167\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F5R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03168}03168\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f8312b10016a8ad987ceaa48f7a67f}{03169}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{03170}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03171}03171\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4421f59236d1bd77fadc2e093c988466}{03172}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{03173}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03174}03174\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39beb5641b129903d6d43a152b9b1fc2}{03175}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{03176}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03177}03177\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c30456c58159fc9c8b5fc705a897c4b}{03178}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{03179}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03180}03180\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecdbb3ad483c253075f585fb453e6fb8}{03181}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{03182}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03183}03183\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa323c7e6521417879450a4d5996e256}{03184}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{03185}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03186}03186\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e09b9fe8aeb61f4253d15d6bd808f0}{03187}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{03188}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03189}03189\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ddbee4662088695a19791d9754f060}{03190}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{03191}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03192}03192\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b80299e85591ee7bb2669dfbd7beced}{03193}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{03194}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03195}03195\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909d1a8817b8daf42ad0ebd18551ae8}{03196}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{03197}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03198}03198\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eba02afe3b8e8f8eebaa38b8499604c}{03199}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{03200}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03201}03201\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735eeb78cc75daa1870ea4d2141e40e}{03202}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{03203}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03204}03204\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa57169fb0310c42945b03d791c2f54b}{03205}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{03206}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03207}03207\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f520a74c377435d6bbbaf002bd72bf}{03208}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{03209}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03210}03210\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a677ded1b04b0ba090b33e4558f658}{03211}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{03212}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03213}03213\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe4d49efd13e228ed872dbe7f8b5a6c}{03214}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{03215}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03216}03216\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6533312fc17838e6d13acb30b3920cb6}{03217}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{03218}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03219}03219\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f582e0d54bfd7467f6feed9834672a}{03220}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{03221}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03222}03222\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241cc69a215db80ad1e1028462f05400}{03223}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{03224}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03225}03225\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1dc2e2a4b715e83aeee7419bb9640}{03226}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{03227}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03228}03228\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c7bd885ecb532509cd74d87eef62dc}{03229}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{03230}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03231}03231\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481485aaa4f39fcdbc5e687452e08cab}{03232}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{03233}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03234}03234\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629b22e7deeac3e00278086311c7494}{03235}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{03236}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03237}03237\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a285e060706ab40c834d30f23584f21}{03238}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{03239}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03240}03240\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb36d512d79bbf393fd07152d0128b3}{03241}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{03242}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03243}03243\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad908c2a3a6d777350aa5a7c926523d4}{03244}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{03245}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03246}03246\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0db33c0e7a81c01f442cd914348b7}{03247}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{03248}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03249}03249\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa42eeb73609e01712771d123cf5d9b}{03250}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{03251}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03252}03252\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a15489fa10cf7d251f7faa5955ba5}{03253}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{03254}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03255}03255\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c619cf4d0662ee07d2621300d0a22e0}{03256}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{03257}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03258}03258\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45b2c10d0637cb1279cfdaccd186e11}{03259}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{03260}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03261}03261\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cca1e8863cc27c3c8afb9d7cee55fe5}{03262}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{03263}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F5R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03265}03265\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F6R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03266}03266\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaf448c354a5a325c540df29f7af6ad}{03267}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{03268}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03269}03269\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3154b0f8cb4e1e230e37da1e696659f}{03270}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{03271}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03272}03272\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19eddf607d2cf5941d3b6807ff89cd}{03273}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{03274}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03275}03275\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1656844d8617834262a5b6e24936bd}{03276}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{03277}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03278}03278\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a812ea22c8f0cfb484edc70dd19d6b}{03279}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{03280}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03281}03281\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1da36ff17919dc17466458f924a2}{03282}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{03283}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03284}03284\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31d2b1806cf454d51d956eb339d096}{03285}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{03286}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03287}03287\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b36413ac64900c2398a530bbe647a6}{03288}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{03289}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03290}03290\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45055999ce3c93c3f0e13f6a5fa1da30}{03291}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{03292}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03293}03293\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1904252fa35eca764e319ae3d124caa}{03294}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{03295}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03296}03296\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a103dac7595c91ff96149735c5ce964}{03297}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{03298}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03299}03299\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf418fcb1f3c27715523268e65cacab77}{03300}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{03301}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03302}03302\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf975da091767c6f1106d725426874602}{03303}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{03304}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03305}03305\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024ad0a5286c193a57e761ae8dd78ab}{03306}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{03307}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03308}03308\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc33648e9130b7b12dd082032e1e02}{03309}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{03310}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03311}03311\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad577265745548ad4066ee66d7db968f5}{03312}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{03313}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03314}03314\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4c35e9c340e717ba471e6913120bac}{03315}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{03316}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03317}03317\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71b0660dd705a9ebe22c2e768e4172}{03318}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{03319}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03320}03320\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fa5a606d58f2a30da9a58581178127}{03321}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{03322}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03323}03323\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c7e51a79cc95f7aa5593c5d347dfc}{03324}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{03325}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03326}03326\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b843a11577d4891e11238810c01ccea}{03327}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{03328}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03329}03329\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49834ceca6245c6bed6b011c37cb51c}{03330}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{03331}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03332}03332\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32cd4a51845ae3257bec44dea5f36}{03333}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{03334}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03335}03335\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601aa03929a9eed61e4191a049c75fb8}{03336}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{03337}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03338}03338\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2707b11422d80fcc55e5759c7d7a3983}{03339}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{03340}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03341}03341\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ed60d8e8930a207039da6873a403b4}{03342}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{03343}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03344}03344\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2202fe7314b833d290f25a0e5234169}{03345}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{03346}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03347}03347\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b34d58ea8416ea9ccdadd87259d810}{03348}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{03349}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03350}03350\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87f159252e6a934b1ecfb6082d8ac50}{03351}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{03352}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03353}03353\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87baee8a9cefd8158caf141f29881051}{03354}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{03355}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03356}03356\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdec0e767a520aa7bcffac3e5652181b}{03357}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{03358}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03359}03359\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2f09b2ada8e9ea6e28a7abe6dfd678}{03360}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{03361}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F6R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03363}03363\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F7R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03364}03364\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19ad30a6bd063074a8e787ce24f7d3f}{03365}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{03366}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03367}03367\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83bdd3955b202a00602bff176ab3cd8}{03368}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{03369}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03370}03370\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffbf82ffead59ec0190dec25b9c8c621}{03371}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{03372}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03373}03373\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab477aa17c626cac52ef965f21579dc69}{03374}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{03375}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03376}03376\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6552b734a4618cff826b853d8e5ac7}{03377}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{03378}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03379}03379\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b90d78121983740c8d803352b68cef}{03380}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{03381}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03382}03382\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3a549c7bf229dda892b600b320b4e0}{03383}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{03384}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03385}03385\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ad36251e272dd1487dfec8f4b6cfd}{03386}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{03387}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03388}03388\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2be453e8e7320b77bc242044038ab02}{03389}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{03390}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03391}03391\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c074cc3a12f895a531d0cfb29a883}{03392}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{03393}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03394}03394\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad708e8bc52c416ee38bc5bb93822a877}{03395}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{03396}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03397}03397\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fa9afddd282899c92a7647e6f1eb8e}{03398}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{03399}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03400}03400\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad694f31ad366db83ec659c93fb75db7f}{03401}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{03402}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03403}03403\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc73cd4c1973c6d575b12ef8a34aefdf}{03404}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{03405}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03406}03406\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f245c33277eb5e09db8b8302e2df6}{03407}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{03408}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03409}03409\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd14c5855dfe51bc8a1a44266d1c925}{03410}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{03411}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03412}03412\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc661e05b2422313bf88f39f049ce53e}{03413}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{03414}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03415}03415\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a27e2e7fd333f0aba9fbd5919e260d}{03416}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{03417}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03418}03418\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278e31f437817faa9cad12cc69e3112b}{03419}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{03420}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03421}03421\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1422787fd4beb2c5679f45908214fd6}{03422}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{03423}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03424}03424\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71fb64ea19cf98ac384fed6babe5fdc}{03425}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{03426}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03427}03427\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1d29a629499734298ff81b9892cb0a}{03428}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{03429}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03430}03430\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535f6c9da894cc9ef7a6ba6f6bc6525}{03431}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{03432}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03433}03433\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b9c180bade4dad957697b4f5b4354f}{03434}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{03435}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03436}03436\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cad693a28b872fe402439c9548f35}{03437}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{03438}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03439}03439\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aefee2f7b7c851315fd09a2ef4df5ed}{03440}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{03441}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03442}03442\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7335a105fc044215160bdafda2485}{03443}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{03444}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03445}03445\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f9cbef574790752e5579402adbfcf9}{03446}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{03447}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03448}03448\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5accb398c1b8d49f33264729b9248ba}{03449}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{03450}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03451}03451\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a0882ce4432f84db55f3f699cbd93}{03452}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{03453}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03454}03454\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bedd413e3ab8e91f9d779ef40e45b5}{03455}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{03456}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03457}03457\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d8f6af8cfade40eaef271291512ef}{03458}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{03459}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F7R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03461}03461\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F8R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03462}03462\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1537e2aeed84464aed2c398cb24c5}{03463}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{03464}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03465}03465\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136ab0937c4919934d7dc1185d3c4064}{03466}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{03467}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03468}03468\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fac3bd96ed91e471081a51b6b08ca3}{03469}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{03470}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03471}03471\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9c8ec036840da8f0b04aaa715d031}{03472}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{03473}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03474}03474\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9829df8a13336ccf61d59be6c282d52}{03475}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{03476}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03477}03477\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d67631dbfe1a1f15fb712df7cca4d8}{03478}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{03479}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03480}03480\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d9da45066db64dcc7b6d6ea9d8d3f8}{03481}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{03482}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03483}03483\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a2fe60539e333588226dbc4de4fffa}{03484}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{03485}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03486}03486\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57e77aa8ea032bc07463d82e451e1b}{03487}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{03488}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03489}03489\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30a05da2419398ee1eb3cc0d0c468f3}{03490}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{03491}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03492}03492\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ae96856872467bd01177a14cbd757}{03493}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{03494}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03495}03495\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936dea8e23ad47f01a690e3144442c}{03496}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{03497}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03498}03498\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad340588e0f2e4424892bf86a3df02297}{03499}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{03500}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03501}03501\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c0634095cd3178f8b2836d6855d3f3}{03502}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{03503}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03504}03504\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0c83e006384165f5d1cb982728cc50}{03505}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{03506}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03507}03507\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f23b1489ef4904d4f0a629f4fff1da}{03508}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{03509}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03510}03510\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a05e0a87d907888aed8f07c72d00f9}{03511}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{03512}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03513}03513\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5980d9a8107fa12b63f1ee0abe74cd}{03514}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{03515}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03516}03516\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae850211d9876f0063e13b5610cf8ac65}{03517}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{03518}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03519}03519\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666296673c08dd22ca95dab553d430ef}{03520}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{03521}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03522}03522\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b241f62e465fede05a749af4f6d46d}{03523}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{03524}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03525}03525\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894777fbc3a4cfc64d779ee1bb28447a}{03526}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{03527}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03528}03528\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a971879dd5369d39b1b5a2d55af7f2}{03529}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{03530}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03531}03531\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c136499422980d6a619619b67024115}{03532}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{03533}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03534}03534\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03535}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cb63c9cc186f5a6a188e50e9440b71}{03535}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{03536}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03537}03537\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66fb66d8e41424f6a5df8645e889aed}{03538}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{03539}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03540}03540\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4ac7b030b72119e7ff52cd7ed2c22b}{03541}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{03542}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03543}03543\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36df86343d04760bb4fef8b027e668d6}{03544}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{03545}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03546}03546\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647ae349a353febc85e2d06384798e35}{03547}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{03548}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03549}03549\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddb3d32fc778601342a863d0a6612f5}{03550}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{03551}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03552}03552\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cfc8c264df5fef0511b3cd66e459c3}{03553}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{03554}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03555}03555\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1306a969e63813c78f15304cfeef9d}{03556}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{03557}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F8R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03559}03559\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F9R1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03560}03560\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc0e0cbb432679fb469888559cd8ba0}{03561}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{03562}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03563}03563\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311d13b8b6763e76d9c889e49c7f5254}{03564}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{03565}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03566}03566\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66033af8f1d5f936090a464ef6af680}{03567}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{03568}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03569}03569\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd9933c0a4fb97ece209b9fcdfa794}{03570}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{03571}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03572}03572\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362251d468d76c64459afc82f84acd06}{03573}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{03574}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03575}03575\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af391a698294bbcfd73e13d7bc3d45f}{03576}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{03577}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03578}03578\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf73980f9d3a6a660ab4b0742b849827}{03579}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{03580}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03581}03581\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc25aaf5401c7a3e16cb4609ee0e07}{03582}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{03583}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03584}03584\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba01d797a4d055fe0a1af549c3fb4734}{03585}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{03586}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03587}03587\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7a7ac6a91de762e00f6ccbde5c982}{03588}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{03589}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03590}03590\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd756a032170c40a6e99e78c1c52eb95}{03591}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{03592}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03593}03593\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7239e8ffb07b9aea8013fec8dded9153}{03594}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{03595}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03596}03596\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdb5f76ff7140ead344e774d2a7624}{03597}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{03598}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03599}03599\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156dc983e417d37a94dd165f5d3d2f93}{03600}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{03601}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03602}03602\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a55b76a656a8592faa6c6910dbb40}{03603}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{03604}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03605}03605\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd456c2656ca51201b43ed9831d24d4d}{03606}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{03607}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03608}03608\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc59d106067ea2d6a18fd5f08ba2767}{03609}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{03610}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03611}03611\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff327faa1fe85083a3ef4f071e86e9}{03612}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{03613}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03614}03614\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1580585e09b20a6bc206c033139649a6}{03615}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{03616}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03617}03617\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356b4a420c19ac07bfa409d55e53adc}{03618}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{03619}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03620}03620\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f43ec3ddec319e7dfbda3b44c7c2df4}{03621}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{03622}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03623}03623\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5361a1933b142476427e60fc3f9c72}{03624}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{03625}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03626}03626\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a508f12177632ba51a7ddc551ed9e2}{03627}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{03628}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03629}03629\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ef341230d8345ce5e8176674f9f745}{03630}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{03631}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03632}03632\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309068d091fa9bd5abd28c709efb96c8}{03633}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{03634}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03635}03635\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97a1bd116fc0f32a29c4c3006d0330d}{03636}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{03637}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03638}03638\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed19ac97bbe1e8d109a31af97ac183c}{03639}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{03640}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03641}03641\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfa05da1393f001376725caac1a5cb1}{03642}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{03643}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03644}03644\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab301858f2e91edd141441ebf4be606b}{03645}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{03646}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03647}03647\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3b612ef426adf60238083766f4a8}{03648}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{03649}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03650}03650\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0799e2743ca085ddc2d3557c81d4fb5a}{03651}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{03652}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03653}03653\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69d0815a7cd9bf18de74375fea92676}{03654}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{03655}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R1\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F9R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03657}03657\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F10R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03658}03658\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a05b74c330bf04f1f6f3ae982306f57}{03659}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{03660}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03661}03661\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc10e15c593cf151539aaf626131cd6}{03662}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{03663}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03664}03664\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc815403ff9f3643971ecd50b8e1c0a}{03665}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{03666}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03667}03667\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1db4c0b25f68a6bd3c6cbb2d2c82ee}{03668}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{03669}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03670}03670\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91329ef7b3229b4f06f31c8fbaa8507}{03671}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{03672}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03673}03673\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7af08619a0d22a111e253c1059024d}{03674}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{03675}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03676}03676\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcb5577636b7acc70f13f92cbfa3f9a}{03677}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{03678}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03679}03679\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557466eedc11bcfb78333511b3465921}{03680}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{03681}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03682}03682\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451e0f30e41e5216fb223e52bdadce7a}{03683}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{03684}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03685}03685\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434ad62e086a866ca425960236216d34}{03686}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{03687}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03688}03688\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159afb7939de25a56d4a7c72e3669b8c}{03689}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{03690}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB10\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03691}03691\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37f47760352e40a33327441fa44917a}{03692}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{03693}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB11\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03694}03694\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6456e18d6659ec3437ab1b5c84b60681}{03695}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{03696}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB12\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03697}03697\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0b809ab8b05e662982533d29d34196}{03698}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{03699}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB13\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03700}03700\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1553e078a11eeb8d8ea8c0e0448b4d0}{03701}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{03702}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB14\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03703}03703\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ca9243e9a38085b93d717f05b885a}{03704}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{03705}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB15\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03706}03706\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecfd894be7f8a4d1eb0cbfe995f7a8}{03707}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{03708}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB16\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03709}03709\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4bfbfb134e99de69fe63974eae0eba}{03710}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{03711}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB17\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03712}03712\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59843c48e4723e0d3cb389b8dc31e95a}{03713}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{03714}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB18\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03715}03715\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e9c16a75cfe1a4209db5761793d65}{03716}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{03717}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB19\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03718}03718\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3e3967b90e93cdf5d2dff50ccd6467}{03719}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{03720}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB20\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03721}03721\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d08dc1418dc7260c85dcd41c3f2f7}{03722}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{03723}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB21\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03724}03724\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f696dbd8db5370eb9701e521227e2e}{03725}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{03726}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB22\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03727}03727\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b78077f4a9d949debb3c345fcc8203}{03728}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{03729}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB23\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03730}03730\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa800d4dbab113869136419067683b7}{03731}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{03732}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB24\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03733}03733\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2755b753aff086d43feba71cc367da2}{03734}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{03735}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB25\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03736}03736\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c4b309760f303d4bbd9ef507673d9}{03737}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{03738}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB26\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03739}03739\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713459bb360bab56e68cd562bcc86992}{03740}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{03741}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB27\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03742}03742\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904044b84be51c67151570af41280109}{03743}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{03744}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB28\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03745}03745\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9254a4f5e458db48b99024ee4dcf28}{03746}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{03747}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB29\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03748}03748\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17c37afd6e8048e5561cc76204de98}{03749}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{03750}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB30\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03751}03751\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0010aac3ddd9cb356328c22fcab2fd9}{03752}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{03753}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R1\_FB31\ \ \ \ \ \ \ \ \ CAN\_F10R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03755}03755\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F11R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03756}03756\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf61e4385aa30fbdff533d51bdd612}{03757}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{03758}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03759}03759\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ad3f7a5ffa1fd9136447924950ea6}{03760}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{03761}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03762}03762\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5614e1e331777400a4903b74f3398d1c}{03763}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{03764}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03765}03765\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf6f2e8167bd44d1f02ff8de4574d4d}{03766}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{03767}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03768}03768\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab99e31bdf86aaad8ba7d6ad75ba7dc}{03769}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{03770}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03771}03771\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554f40a4480434bf6e3633e52d45e6bd}{03772}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{03773}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03774}03774\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aed14b088705fde497369d39675369e}{03775}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{03776}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03777}03777\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8580e565ee4bc7966aa7c515d6fab446}{03778}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{03779}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03780}03780\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639a8dc5a46ee8b2a380ac7978fb0672}{03781}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{03782}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03783}03783\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd49481651b80f8fdcf08efd0e07f8c}{03784}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{03785}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03786}03786\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cb55bd09dade7046aa52361411fb68}{03787}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{03788}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB10\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03789}03789\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6235ef02d18d862d4018aa9d3f2612bd}{03790}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{03791}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB11\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03792}03792\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488ce892527f6e05b74c72d3540e86e9}{03793}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{03794}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB12\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03795}03795\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34726d941ba918d973035cdfd4956f22}{03796}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{03797}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB13\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03798}03798\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a261d1beaaa14ef8021eaa305b4cdf6}{03799}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{03800}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB14\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03801}03801\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc324a22f00abfe9bcf15478238eeda}{03802}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{03803}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB15\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03804}03804\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67cc7cf7f00a9e32c2bd48dcd4941eeb}{03805}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{03806}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB16\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03807}03807\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5442d8600f85b1f2efb8cd2a0a9ec764}{03808}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{03809}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB17\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03810}03810\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882ce3ab193542e376fb5f6d4f497a46}{03811}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{03812}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB18\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03813}03813\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d345cf87d73bed1e41d1fdd1da16378}{03814}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{03815}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB19\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03816}03816\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7955a656970b266f1398cdfc4bdb6cb}{03817}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{03818}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB20\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03819}03819\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5b2c12419c4cff708970be601ad3e2}{03820}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{03821}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB21\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03822}03822\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad2a3cd3442663331b96444d1ed798e}{03823}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{03824}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB22\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03825}03825\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869365b6223739ccb3b62cfadd9f1db}{03826}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{03827}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB23\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03828}03828\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed24f7ad9ae64b130e3e2ce65cf5d04}{03829}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{03830}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB24\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03831}03831\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c2fdd934f06f41139da93cf271c9e5b}{03832}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{03833}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB25\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03834}03834\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga547f899b4aaa6323c75dc4660cc6dd4e}{03835}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{03836}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB26\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03837}03837\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5499db54e781ed6a09c987857d851e4b}{03838}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{03839}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB27\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03840}03840\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b8ed435fa7866580be0ec7cfada3ce}{03841}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{03842}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB28\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03843}03843\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa11c1e2e43d9234f768ca5f3db3521}{03844}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{03845}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB29\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03846}03846\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665b624ef9be8a7b67fd0d0c8a2cc28d}{03847}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{03848}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB30\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03849}03849\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb79224e74be4064c186c1fd8f430b3f}{03850}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{03851}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R1\_FB31\ \ \ \ \ \ \ \ \ CAN\_F11R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03853}03853\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F12R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03854}03854\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ad4f71737d83380a81e3df1fafca6}{03855}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{03856}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03857}03857\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4cc96e515fe07094a824e27ad4d925}{03858}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{03859}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03860}03860\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8d6c0e2c177e40ff60568beffac86b}{03861}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{03862}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03863}03863\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c79794004930e3de57c8417f7c5d6d}{03864}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{03865}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03866}03866\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b358c5c72ac735e4c7c802287f9903}{03867}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{03868}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03869}03869\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc058f703f84921bf889c9ce3c000d0}{03870}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{03871}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03872}03872\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86849d0bdcd7b03a0770c9fb4e1c0cf8}{03873}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{03874}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03875}03875\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e08cb6960016b6a352bd8353733dd}{03876}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{03877}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03878}03878\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad138ae340d080c7b69b9dfe0814234f6}{03879}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{03880}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03881}03881\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0713b2abf45e4c66dfc0c2f4aa902c}{03882}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{03883}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03884}03884\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3becedeec4964364eb6a6ca51af6c7a7}{03885}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{03886}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB10\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03887}03887\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab33464326b0107849ae73eb2d74649}{03888}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{03889}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB11\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03890}03890\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55c96f63d9cb2115cf779e2108cd2c2}{03891}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{03892}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB12\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03893}03893\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6754922701ae479453231e3082f5995}{03894}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{03895}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB13\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03896}03896\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40af5057b396387a1162d0091b2d826e}{03897}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{03898}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB14\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03899}03899\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a4f362ed99f3b71078c88c720f7603}{03900}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{03901}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB15\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03902}03902\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44038ad11ff535489420a521d43090cd}{03903}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{03904}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB16\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03905}03905\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1462a6bf5fd7f197bf4fc6b40f3531e}{03906}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{03907}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB17\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03908}03908\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ded4d9316004285d4c49d62eb48cce6}{03909}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{03910}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB18\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03911}03911\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5a9bb84c7973eb3aee9bcc751a402}{03912}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{03913}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB19\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03914}03914\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e4aaef17496cf40db364d4c7ead7d5}{03915}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{03916}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB20\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03917}03917\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776befd35d22caa64a1754b75134f2a6}{03918}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{03919}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB21\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03920}03920\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b00cf1faf748d52633ee2a1989b49}{03921}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{03922}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB22\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03923}03923\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c58f403ed9bfc19a23aff1960065e}{03924}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{03925}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB23\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03926}03926\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaf0ba941dc22a8a322e75d6495237}{03927}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{03928}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB24\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03929}03929\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495bdfd934bc40aeabfcb0454e47a2c7}{03930}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{03931}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB25\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03932}03932\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26edbc0aad33ae916a2c765f8a463023}{03933}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{03934}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB26\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03935}03935\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb051023923964df52386c58e0ee26ed}{03936}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{03937}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB27\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03938}03938\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e1bbde0fef2e2dab933da257a3afd66}{03939}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{03940}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB28\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03941}03941\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d988431331cf581558317c045e1117b}{03942}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{03943}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB29\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03944}03944\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b733b7cb7755ebe4678bf011a490f5}{03945}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{03946}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB30\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03947}03947\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ce05849eef3967db74c9dcab8d936e}{03948}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{03949}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R1\_FB31\ \ \ \ \ \ \ \ \ CAN\_F12R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03951}03951\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F13R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03952}03952\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0775804606cd66638da3f6ba1b3b493}{03953}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{03954}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03955}03955\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af825390c54a3a65aac39d6a998ca48}{03956}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{03957}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03958}03958\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ca97bf95c63ac91fe0bbf664f96c5a}{03959}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{03960}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03961}03961\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf217b9312083ea4fee7d1e808d6abb84}{03962}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{03963}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03964}03964\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e27d4b7557c9da7685eaaefdd9bbe}{03965}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{03966}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03967}03967\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dda4ae54ad09328863f96688745173}{03968}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{03969}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03970}03970\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae396c50fbe96dbdd418620ffd2fa5b4}{03971}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{03972}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03973}03973\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a54488273ee23a74dfe0a0deca7d7d}{03974}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{03975}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03976}03976\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c2421189d009e0b2630cf53f0caaf1}{03977}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{03978}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03979}03979\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365ae887f59e0e1684a5ed96fb50042}{03980}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{03981}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03982}03982\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2439f107e699d239c00b630979ba87e1}{03983}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{03984}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB10\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03985}03985\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9103107051eb07e5ae903489b76eb2c4}{03986}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{03987}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB11\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03988}03988\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dabd107a2de9ccd6461da5926e4d4e4}{03989}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{03990}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB12\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03991}03991\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db0ef6756bc958994e6fc702ce75b81}{03992}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{03993}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB13\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03994}03994\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e4fcd6edb251cf356694de9f3f42}{03995}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{03996}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB14\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03997}03997\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc8b54a2836661fdd482c004556cba1}{03998}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l03999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{03999}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB15\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04000}04000\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d570ecd25032c69017c3c117f0aebdf}{04001}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{04002}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB16\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04003}04003\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2321a184dc8aa13baef70a5cb6193f}{04004}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{04005}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB17\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04006}04006\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c24ba203819e140dfddb8bc05c473}{04007}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{04008}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB18\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04009}04009\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471095d382cce78017304b5db76f7a04}{04010}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{04011}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB19\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04012}04012\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c097cf8909e3cc7825d9500a891be52}{04013}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{04014}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB20\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04015}04015\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d0b622d476255e22d07d76831a75}{04016}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{04017}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB21\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04018}04018\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e71fdf75fcc3e59b95b855d3bf30a}{04019}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{04020}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB22\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04021}04021\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b6b1f5126bfa15739a086d6734cfd5}{04022}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{04023}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB23\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04024}04024\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710ae584f88078c05820eede3729b65c}{04025}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{04026}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB24\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04027}04027\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2580d7250fa56c7a1e25f9d282c942}{04028}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{04029}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB25\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04030}04030\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd8f8b38bc3d56b97c8909c7dbb7560}{04031}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{04032}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB26\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04033}04033\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc69c07f91f2c9d6b85c3f26532fad1f}{04034}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{04035}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB27\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04036}04036\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd7a2e1000f7df336489982291d76d8}{04037}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{04038}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB28\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04039}04039\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed837627ac02698016cdf0439782fec}{04040}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{04041}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB29\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04042}04042\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f63726fd4dffa870717dbf3079be8}{04043}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{04044}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB30\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04045}04045\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad950a42557716b1e66d0e675d4ed0388}{04046}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R1\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{04047}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R1\_FB31\ \ \ \ \ \ \ \ \ CAN\_F13R1\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04049}04049\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F0R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04050}04050\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa061083b9a300dcb531acbb0ca426943}{04051}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{04052}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04053}04053\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c94101334ccda880f2c3a2e9e35803}{04054}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{04055}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04056}04056\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d454ef34d31e40aeecb2da25e5004d}{04057}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{04058}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04059}04059\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526563dd72eb6023c8c6b70ed3eef49f}{04060}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{04061}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04062}04062\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2ad8285cf2dbc13f19cde26aa841ee}{04063}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{04064}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04065}04065\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae572f8b4bb3bfa4dca31b1d4b189c277}{04066}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{04067}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04068}04068\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d86d510a3fa0f7bb396b2535ff7412f}{04069}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{04070}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04071}04071\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931a307d0830015fa4494ed6a34e3fb5}{04072}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{04073}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04074}04074\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f123f65007d2d150da67e5114b8354f}{04075}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{04076}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04077}04077\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eeb8ac004bb1a829c442474a019b05}{04078}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{04079}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04080}04080\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8eae7e6372cafdfbb97cee0d3a5906}{04081}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{04082}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04083}04083\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c19ccbf1f927445c99e0075e4743f4}{04084}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{04085}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04086}04086\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6f3f414927987a2409f6a4fcee1950}{04087}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{04088}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04089}04089\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f965255e5ae450386165052ebc91266}{04090}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{04091}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04092}04092\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541cda96227f171eeaef984ec3f3bfde}{04093}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{04094}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04095}04095\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec4acee70dd0bad3bcfb650e47f99b5}{04096}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{04097}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04098}04098\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae046a3f26c0161e3c40dc1bc568db3b}{04099}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{04100}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04101}04101\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f28b2b9fdaaba93dd8268b5567a8ad}{04102}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{04103}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04104}04104\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134eae58ad5e99cc09201e3f806390b2}{04105}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{04106}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04107}04107\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2288da969d823cf883f0a11d0e66db51}{04108}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{04109}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04110}04110\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e695a429859e9c143330c5cf6ad3229}{04111}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{04112}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04113}04113\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4a66ffe52286fd25f6bb36fa2e6f21}{04114}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{04115}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04116}04116\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d02ac9f9a07b7c47059c84a2b0782ee}{04117}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{04118}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04119}04119\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd190536d4b825b086f682b40886f7f}{04120}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{04121}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04122}04122\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d6929299df0a13244f0e7958eb711a}{04123}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{04124}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04125}04125\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6e6acb5b23357732909d4bec0eb95e}{04126}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{04127}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04128}04128\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c77950c4ec1c45ab5c4c2936186d36}{04129}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{04130}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04131}04131\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a37ea3a0bc9d4232ee89f18782ff53}{04132}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{04133}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04134}04134\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb99d019f1abf788685338176fa8595}{04135}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{04136}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04137}04137\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875a0587956149206e0df84242e5c38a}{04138}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{04139}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04140}04140\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee59bc46345bde430c9ecf20c8df7a2}{04141}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{04142}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04143}04143\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f146c0436009e8b77597db4f06dc88}{04144}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F0R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{04145}}\ \textcolor{preprocessor}{\#define\ CAN\_F0R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F0R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04147}04147\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F1R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04148}04148\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37390e12fa87a072599d57c581f82b1}{04149}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{04150}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04151}04151\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4652769a8b81aefaa5acbaddc83e47}{04152}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{04153}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04154}04154\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550988821dc17b71e58d745367d552fb}{04155}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{04156}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04157}04157\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52c7978074227730285d698cdcb15c7}{04158}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{04159}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04160}04160\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab404d9e8cd80526beb5b83ea62236c40}{04161}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{04162}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04163}04163\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210b70ca25333f077035c8178683b3c}{04164}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{04165}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04166}04166\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840206e4408eeadf35ca5ce492121b7}{04167}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{04168}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04169}04169\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9f5471e1a8abd2ca55fe5a4cf120f}{04170}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{04171}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04172}04172\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade520b46b08abd462743828dfdb211e1}{04173}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{04174}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04175}04175\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e355feec329b328d200ea79a3c4e73}{04176}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{04177}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04178}04178\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fa9a6d11d4066ce8cbed7772e5c4c1}{04179}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{04180}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04181}04181\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aef88c920add1bcec693ba43f890cf}{04182}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{04183}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04184}04184\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4486004019a70c1c41822611cfbc24a7}{04185}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{04186}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04187}04187\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ef2954ebc503eaf6c44eb4ec9a593e}{04188}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{04189}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04190}04190\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace28daab139f94dc2ed7e388fd1b9b59}{04191}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{04192}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04193}04193\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb0a0b5dd87d593fc1cf8b9269bf365}{04194}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{04195}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04196}04196\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427c05edd87c70fb5bfede3ece583106}{04197}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{04198}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04199}04199\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7423c9dd0740125ba2dc7a9068c449}{04200}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{04201}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04202}04202\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcea3b8cd42bcc687c67e62a0ccf7471}{04203}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{04204}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04205}04205\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e119637508ebc998e04873befdea02}{04206}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{04207}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04208}04208\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adb312018dfbe719072be0d6444b62a}{04209}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{04210}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04211}04211\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a75816e8e01c5c9a90d7b2afa4716f}{04212}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{04213}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04214}04214\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace263ed2b1dcb26232c8be718c733490}{04215}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{04216}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04217}04217\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15089c114f7120bd834ecddd74795989}{04218}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{04219}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04220}04220\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256936e5e1dc313a5846bcdb38746940}{04221}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{04222}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04223}04223\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8861d429f3e5a4cf24015dd24d1035a2}{04224}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{04225}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04226}04226\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca03affd919dc4618d7e47f545714fe}{04227}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{04228}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04229}04229\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4685d281238d461eb78b7f846411f6f3}{04230}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{04231}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04232}04232\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6e9dc7e9d061ce75e04aceae3cfd6b}{04233}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{04234}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04235}04235\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fee7c49b899c8af5ae4b60d47461ea2}{04236}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{04237}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04238}04238\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ec718cd11264085752c85b44e6ef3}{04239}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{04240}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04241}04241\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cebad85393ecc2a9214f9788b77c676}{04242}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F1R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{04243}}\ \textcolor{preprocessor}{\#define\ CAN\_F1R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F1R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04245}04245\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F2R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04246}04246\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4399948716780ec8c4dd96270469843}{04247}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{04248}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04249}04249\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d91c1c72f554e0e99650a3f47e737}{04250}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{04251}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04252}04252\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dff14e0209cd48bf0c29dc53ede26b}{04253}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{04254}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04255}04255\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3b7ec530ba7d4f3effd0c42ab49ca9}{04256}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{04257}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04258}04258\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcaf819adc61da902e94fc549c5eca7}{04259}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{04260}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04261}04261\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb028302ad008b6326533727d4fb75b0}{04262}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{04263}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04264}04264\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d23fc25f4bfb50a6f590e31e11c4838}{04265}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{04266}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04267}04267\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c27ede1b3c0ad55b1d3ceeb774abbd}{04268}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{04269}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04270}04270\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace122156ecd18b6abea1a5f23e1cfce}{04271}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{04272}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04273}04273\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a5442d9fc437bc2acdf878279cf7c6}{04274}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{04275}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04276}04276\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf3a00b21dc2a665b2e8e7b99cefaae}{04277}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{04278}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04279}04279\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb77bebe0b062fe55efc6304cf8840b4}{04280}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{04281}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04282}04282\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd0cb91d888b98351e33516a4547e1}{04283}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{04284}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04285}04285\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6af8fc2890a6b457435f0ab29908e4}{04286}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{04287}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04288}04288\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7f01b289ae8ae3eecedd8a29ddc1eb1}{04289}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{04290}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04291}04291\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c79b4445a4d0eb87b2121d58c73d9bc}{04292}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{04293}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04294}04294\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7788f7206aca6e83ba0cd081af5b2}{04295}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{04296}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04297}04297\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d302da92dc7ff48bfb3935a739c56f}{04298}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{04299}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04300}04300\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee8abd5207088cb6f59a3fd5af3b89a}{04301}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{04302}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04303}04303\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ad53d41a895d341e102901c2e4113b}{04304}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{04305}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04306}04306\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b747f768a440c5e8fe08febc1d0683}{04307}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{04308}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04309}04309\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc046157f775cb1a2c5b2b90aa15d745}{04310}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{04311}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04312}04312\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23fdd1fa55e6729712aad51a2ce62834}{04313}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{04314}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04315}04315\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4508040a17ba6d514e9c5db40131a196}{04316}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{04317}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04318}04318\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fde946459dc3fc90da9e8809d6d05}{04319}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{04320}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04321}04321\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03da1089ea38abbe1093471a67a971fa}{04322}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{04323}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04324}04324\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef46477e39c33367b4cc071c1e3fc69}{04325}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{04326}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04327}04327\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833458f427d74480b7a400ace687432e}{04328}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{04329}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04330}04330\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc909d367700acef6e2bf8954fcbed1c}{04331}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{04332}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04333}04333\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030b2a517b48686820ece2c433e2f13}{04334}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{04335}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04336}04336\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbf050f9c8c01df6dd11938eb663221}{04337}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{04338}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04339}04339\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5f7d56afc77679c64cc8559c9637c}{04340}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F2R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{04341}}\ \textcolor{preprocessor}{\#define\ CAN\_F2R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F2R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04343}04343\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F3R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04344}04344\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00bc043a80895a2364fdb9e51b3c110}{04345}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{04346}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04347}04347\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f4626256cd6e806d02f8ddd1abc6d6}{04348}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{04349}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04350}04350\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2e95083cd9cba8a5e1dea50a2647b5}{04351}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{04352}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04353}04353\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1586ad1b9e7dc5ea9060b11c91c64df}{04354}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{04355}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04356}04356\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e602cc571c125a4b0a37ef41a35944b}{04357}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{04358}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04359}04359\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8c785ed06bbd1d49756b36134e7acb}{04360}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{04361}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04362}04362\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8497045acac1d2e6704dcefa92d3b0}{04363}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{04364}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04365}04365\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655169f5704760518f05c635259c7177}{04366}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{04367}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04368}04368\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad82eee295a8a2858712b7a8e78b2a0}{04369}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{04370}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04371}04371\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13711889ff55a6b01f7141db5f702c7a}{04372}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{04373}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04374}04374\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdde33568809be7611190d6b1b81012}{04375}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{04376}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04377}04377\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed31d50f1d71f70a49a880e2c743663}{04378}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{04379}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04380}04380\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fcb0196d04b5e606b1c4a2287a3f36}{04381}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{04382}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04383}04383\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c0fc4c6e615f3274c846c5f63319bb}{04384}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{04385}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04386}04386\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7318a2aa45622bb3ff2067b295c89839}{04387}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{04388}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04389}04389\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf5ab40d21a35f3bd2330139043b4c6}{04390}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{04391}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04392}04392\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae505ba19e3d139a3e51aa661927c2f79}{04393}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{04394}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04395}04395\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcd762f60b60e56fe4bd937ac7950b}{04396}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{04397}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04398}04398\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cadef74e15229097c45f255cdeb8e}{04399}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{04400}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04401}04401\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31404c72668cd4b409b16a1335a73dae}{04402}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{04403}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04404}04404\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd69af5b3822a2a480bb9041a8011074}{04405}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{04406}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04407}04407\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102b108170e7865f895d7ca6c40f12e}{04408}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{04409}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04410}04410\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a42411bd3d2c7a7dc3e41bd40777ae}{04411}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{04412}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04413}04413\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cae3507194258095f48d348f1307b0}{04414}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{04415}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04416}04416\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9218c367ef6f00e60b093f3f23a7a0b9}{04417}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{04418}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04419}04419\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f46cde0b8517ab5b9625a614ea3d922}{04420}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{04421}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04422}04422\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13acbfad9a6174945e4b814d2b3e5a8}{04423}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{04424}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04425}04425\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6f5115c365c1103bfb0c2e447de450}{04426}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{04427}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04428}04428\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969752803fe126111b3cd5149859c94e}{04429}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{04430}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04431}04431\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e06415202aa98552793b9fa28ee9a7}{04432}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{04433}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04434}04434\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367133e3ee7501aef9513944565cea6f}{04435}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{04436}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04437}04437\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994e84701ba2b7c21cdc7392a46e9d80}{04438}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F3R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{04439}}\ \textcolor{preprocessor}{\#define\ CAN\_F3R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F3R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04441}04441\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F4R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04442}04442\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9048515e8f37041f6aff9999aff569}{04443}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{04444}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04445}04445\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b07509549c3a1b2559040dd01c9a0e}{04446}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{04447}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04448}04448\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f84ea90801ae445733a36c8f10ec608}{04449}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{04450}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04451}04451\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fe680c0484c7757d15d939a50e8b1}{04452}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{04453}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04454}04454\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91056080450f8e5f68b3120ed7b609fb}{04455}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{04456}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04457}04457\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96484b04cb3e058e3f70b722713990dc}{04458}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{04459}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04460}04460\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7359de773b8b427dddca91f99a3c2}{04461}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{04462}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04463}04463\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfab19292dba8c2e7c6f6d366f1490}{04464}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{04465}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04466}04466\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82667269e283535191eb3439f4ad6a2}{04467}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{04468}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04469}04469\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae060ee50f1193b9e8a2b2ad84789eed7}{04470}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{04471}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04472}04472\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152ad433d216935b86e5014dd69626e}{04473}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{04474}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04475}04475\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc14b1315fea6d9b3948d9f00f07de7}{04476}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{04477}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04478}04478\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d1eae74bfd099a0512f44a4bd928c9}{04479}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{04480}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04481}04481\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9d3c7bbf0cf276350b00a04b43c37}{04482}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{04483}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04484}04484\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31079d3271fc34363eed112cb9a3ed23}{04485}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{04486}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04487}04487\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd57e61b87f3e1e9632ad2075732fa5a}{04488}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{04489}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04490}04490\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24f6b4c83f05dfbd05e15c128ad6fbf}{04491}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{04492}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04493}04493\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973be88ab5b27952acbdb24e0b817d78}{04494}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{04495}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04496}04496\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85749ab4396b250aac41526571cecf3}{04497}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{04498}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04499}04499\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74002038e0de0bebc00117c89343be6}{04500}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{04501}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04502}04502\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814015c75ef6ae829af165ba84aa7692}{04503}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{04504}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04505}04505\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d83298755e6833a20617ab15f8712d}{04506}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{04507}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04508}04508\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94ecf7d43f6a018320c3d25bc9b46c2}{04509}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{04510}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04511}04511\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e657b91bf8789bccd4f52b8f865b2d}{04512}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{04513}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04514}04514\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1696522c0eecd85f864be345e40a29ea}{04515}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{04516}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04517}04517\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bfc25c457c753a6e6635781a348471}{04518}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{04519}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04520}04520\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9b82299251b22f45b8ead71dc2675}{04521}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{04522}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04523}04523\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9295be11108120ae840e8c0f12f0ed5}{04524}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{04525}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04526}04526\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d7545d55253cd33e9bc8a186692071}{04527}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{04528}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04529}04529\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3158da58bb55ec0b8e038214bf57c}{04530}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{04531}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04532}04532\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172377c09e98ed68359ffe7bb49f556c}{04533}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{04534}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04535}04535\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9da9f03b531cb1019a2a401e9177d6}{04536}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F4R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{04537}}\ \textcolor{preprocessor}{\#define\ CAN\_F4R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F4R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04539}04539\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F5R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04540}04540\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f1756425341377c80a011da4cfcb1}{04541}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{04542}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04543}04543\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa669537bb8f8adf60f0d40d76f5d9fb9}{04544}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{04545}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04546}04546\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81eadbcd56cc52d9c0b7435ba5b40e9}{04547}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{04548}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04549}04549\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4271ce693ee149054334055f32083514}{04550}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{04551}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04552}04552\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd49575e4657b373fd5cdc67067e0d}{04553}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{04554}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04555}04555\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14329fcf8b7c680e02b7967e8cb98ea}{04556}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{04557}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04558}04558\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d967c2b9dff5291f892ed55650722}{04559}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{04560}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04561}04561\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72af802de3283727835678b4d783b7e}{04562}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{04563}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04564}04564\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa770d4e9ecd17918854fc97a3d96bdfd}{04565}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{04566}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04567}04567\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4e4451476d46716de06cef008beb1}{04568}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{04569}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04570}04570\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f7fadc560b00fe1878226c9a847be}{04571}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{04572}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04573}04573\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf1650e026cc5bb83c111dc8e9ce5e}{04574}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{04575}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04576}04576\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed02925c42bc722b25c350bc00ec815f}{04577}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{04578}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04579}04579\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a2dbe8f45f7a844a2dd0dcf07786d6}{04580}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{04581}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04582}04582\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d471b7cf1edcabeba6eb8af6a2ca83}{04583}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{04584}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04585}04585\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde50a6686b9be1d26d3d855e85f7c}{04586}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{04587}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04588}04588\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee326307cb31cf3cc82c36765a14f5f}{04589}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{04590}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04591}04591\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d64f35fb861a436083a675a4d55087}{04592}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{04593}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04594}04594\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae05e7364c82e1f610e927785ec039d6a}{04595}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{04596}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04597}04597\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707fb2bec18e9152234fc5c58b5cbc9}{04598}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{04599}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04600}04600\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543013c958dcfd0719772fcea3ec7442}{04601}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{04602}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04603}04603\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64136662c15ae221d5a0c1a5dd54b08}{04604}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{04605}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04606}04606\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b1a77cc46c59213948b974f622090d}{04607}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{04608}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04609}04609\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c053ca550685ca82a4068cb35dcf1e}{04610}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{04611}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04612}04612\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a78f8f2aa15cad8513b89355533e9c}{04613}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{04614}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04615}04615\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008957461f388566b56639ecbc17cebb}{04616}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{04617}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04618}04618\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933f9591f9dd20f70ba06053f261fac2}{04619}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{04620}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04621}04621\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9d77aef830c128d7c7582c5b05799b}{04622}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{04623}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04624}04624\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c9aaa77d535cf3323afecae54f2014}{04625}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{04626}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04627}04627\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a0ff1fd4b5ea4e84e5ef7c11553ac6}{04628}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{04629}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04630}04630\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d4abd59ef329e2a4cdacd80450b71e}{04631}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{04632}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04633}04633\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872287cb1dc75d841a74fef1df7d04c4}{04634}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F5R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{04635}}\ \textcolor{preprocessor}{\#define\ CAN\_F5R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F5R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04637}04637\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F6R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04638}04638\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57610bbf8a5efd029417aae54d4bbb}{04639}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{04640}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04641}04641\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b30db0682c6a7847de91680b2532808}{04642}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{04643}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04644}04644\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa901630470057df2e214f14994a714aa}{04645}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{04646}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04647}04647\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d1bbfb93db519a92310ca7074289e7}{04648}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{04649}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04650}04650\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c01d82b012765a96bf20ae2d1e614}{04651}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{04652}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04653}04653\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731205c17b0265b0aed17e7335d665f1}{04654}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{04655}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04656}04656\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab107baf898c53eca495a0cec40383c4a}{04657}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{04658}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04659}04659\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec3cbdfadb57b83f4a10629f5ff93a6}{04660}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{04661}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04662}04662\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb8cf6a22127fde7bbef7da331362fa}{04663}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{04664}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04665}04665\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1625345e2205b59ee47e4522833a023f}{04666}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{04667}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04668}04668\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611}{04669}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{04670}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04671}04671\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbaa9f91a1fc5474ecf6e149dbd309d}{04672}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{04673}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04674}04674\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7899cda2b27c9f78f33a3050f975a22}{04675}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{04676}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04677}04677\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07a6c5c781e5f858d27a824a3228ad6}{04678}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{04679}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04680}04680\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ad2ab34322414451520650bf405b8}{04681}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{04682}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04683}04683\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8109424b373ae93010f98f0c7ad80e5c}{04684}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{04685}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04686}04686\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a59865040cac5815a6a4099e72e0e4}{04687}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{04688}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04689}04689\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1ca2f91f8ea1af952b18ebd27dc725}{04690}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{04691}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04692}04692\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c4bcd69ad9af4bd97c63269e95278a}{04693}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{04694}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04695}04695\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19c8600e4c828eab5759dae7cf2fc5}{04696}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{04697}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04698}04698\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7a0134b94773f327e99d20877707b}{04699}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{04700}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04701}04701\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049c4c90a51a7370af5575dd2ce43b25}{04702}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{04703}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04704}04704\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70456f1faf630198eb6a6aa9d014465b}{04705}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{04706}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04707}04707\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1523937cea2319fb9c692056b8599861}{04708}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{04709}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04710}04710\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b080d0ae18594e56bc64fa67e298d6d}{04711}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{04712}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04713}04713\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8abbda99bc68f0dcfe984ee985bd5d}{04714}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{04715}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04716}04716\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cf38e7dad669f04679189c848749f3}{04717}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{04718}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04719}04719\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607397b46ace68583b5b13f6d6f23cb7}{04720}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{04721}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04722}04722\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed265f9447716d0d3bc7dad1a295630c}{04723}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{04724}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04725}04725\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e13bb0d4c0c6e131e3989c5a5d88b0}{04726}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{04727}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04728}04728\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6901cea91b3ea9b40c0d40980f554}{04729}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{04730}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04731}04731\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6098323e8ea2d82b3dd9b355977d6b}{04732}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F6R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{04733}}\ \textcolor{preprocessor}{\#define\ CAN\_F6R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F6R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04735}04735\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F7R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04736}04736\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e6ac71d87a53fb60da7f7d7bb4a31c}{04737}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{04738}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04739}04739\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046be844d45ddd93b750c2b3fdeffb5}{04740}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{04741}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04742}04742\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae222910542a55154e8b02affd43c1bb1}{04743}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{04744}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04745}04745\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bc62b248184ab11796b147fd12fa4}{04746}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{04747}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04748}04748\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6532dbd923dbc1ae43394d64065b01f9}{04749}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{04750}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04751}04751\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791664168f6ee37eea4331bf0f17f878}{04752}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{04753}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04754}04754\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12b37158633c7274a01feacbf342c6}{04755}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{04756}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04757}04757\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae323bdff49096a4afee6dec3d9d9aebd}{04758}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{04759}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04760}04760\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec8c5b0a88b30a17f9afb284bcc95c1}{04761}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{04762}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04763}04763\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf18ed7d215a3e4a3ebbca297626877c}{04764}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{04765}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04766}04766\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81766a9d745aeadd4ba0a34d3ded18e7}{04767}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{04768}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04769}04769\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33730db505f710ba327f8c6c1f04da4f}{04770}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{04771}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04772}04772\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c278c9bfd9314c34ac6da260c08403}{04773}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{04774}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04775}04775\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fec0160eec943f81f05ad9d48ce9b2}{04776}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{04777}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04778}04778\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906faed52246a867bbe9675b588c2fe0}{04779}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{04780}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04781}04781\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54c82654d230ba010300b9b879f606}{04782}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{04783}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04784}04784\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23ba211219c2ece524f3867e2b1cc4e}{04785}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{04786}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04787}04787\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714ba087c8c662749a5e1db9f82af81d}{04788}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{04789}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04790}04790\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228a38b1060b3ff498d35aed4e128917}{04791}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{04792}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04793}04793\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4893f06f2a927a5e1a38e9faf3edb90}{04794}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{04795}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04796}04796\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074bda7aca4edf2e11e8125a57cbc5a}{04797}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{04798}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04799}04799\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dacdf1e167c8a3f7509e4ddf5757e1}{04800}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{04801}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04802}04802\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37f85aab2fa384e5d0643b17eae8440}{04803}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{04804}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04805}04805\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01aed48c87877406fcd8a0da994b8b6}{04806}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{04807}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04808}04808\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3274b8fc32c7104c1ae6015fe725c63b}{04809}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{04810}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04811}04811\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee9ad1b18fe010798526b61b23773b7}{04812}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{04813}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04814}04814\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a2979cf8c968b94a82ade9eb7aa77}{04815}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{04816}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04817}04817\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005b8dfa3d1f6eb19c33deed337fab12}{04818}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{04819}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04820}04820\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa906c94d6d83a7a5c1d8645e814fa3}{04821}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{04822}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04823}04823\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1f2f87a2de3ef977b9f042559110f7}{04824}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{04825}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04826}04826\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c413d3294aa6762edf76c05352d13}{04827}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{04828}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04829}04829\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0df32a1bad3f616506614c53de9a18}{04830}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F7R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{04831}}\ \textcolor{preprocessor}{\#define\ CAN\_F7R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F7R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04833}04833\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F8R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04834}04834\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5424a898996971be642271b0cb305d}{04835}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{04836}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04837}04837\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bdeb68c24f386e0181eb04937cf109}{04838}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{04839}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04840}04840\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad180babb8dfebb2d725c57d12ee6c434}{04841}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{04842}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04843}04843\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b411230765103ce07b48d181683a8ff}{04844}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{04845}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04846}04846\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f223e200cbe85d62785c1c1411780}{04847}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{04848}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04849}04849\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715b276f569abd0659cef3d6041ca97f}{04850}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{04851}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04852}04852\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc83f8b713c699af6c4a058d97a0212}{04853}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{04854}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04855}04855\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b34be24a3201f24c3c5fb3e4518496a}{04856}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{04857}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04858}04858\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246521830f06fc6e78fa76e3460c0c90}{04859}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{04860}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04861}04861\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109bccb45d80c850a1753d91810b17e6}{04862}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{04863}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04864}04864\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4781d01da4573f59d5bf3d87e3f55c3}{04865}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{04866}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04867}04867\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34eab8d93d53237b1f29ca2989602250}{04868}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{04869}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04870}04870\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44ebdb7cb153d4776813386c72d379}{04871}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{04872}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04873}04873\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a533bc42a75cb20b6d2225af3259335}{04874}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{04875}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04876}04876\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d8dd791898a26610ad5c99e04c7b85}{04877}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{04878}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04879}04879\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a10d9b3c535b4c04f30d1976a74003}{04880}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{04881}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04882}04882\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a44278629e098fdeefef5c6e699a21}{04883}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{04884}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04885}04885\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743f3fc9128154a5e10a49378b39dde0}{04886}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{04887}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04888}04888\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355102db61d562b19aea995401360f5}{04889}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{04890}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04891}04891\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd103af2e8859f67477580800625162}{04892}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{04893}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04894}04894\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a8af72eea61e6976bb97fdff7fe51}{04895}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{04896}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04897}04897\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bb6e52fcfdf43778db13faf53a6591}{04898}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{04899}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04900}04900\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5d496538d2bf3157c80523c0c5fb45}{04901}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{04902}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04903}04903\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa768932cd5eef5a2ee54bfe8a0ac41ea}{04904}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{04905}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04906}04906\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0989578ce3e5a1a533853538f3b649ff}{04907}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{04908}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04909}04909\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a4af539b9ed1e260226c5a2f4c8242}{04910}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{04911}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04912}04912\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d064f4e04559c8ceeb38759b0332381}{04913}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{04914}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04915}04915\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bcaf39d0176157117636c373492ded}{04916}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{04917}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04918}04918\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b60416465405bc628ede32f1ca22221}{04919}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{04920}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04921}04921\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62518d43230d7fe0907da3068092020}{04922}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{04923}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04924}04924\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cd28b7dd676bb4df664b0f4c886dba}{04925}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{04926}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04927}04927\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbb1cd26bdd6c1690ac3b208a27898}{04928}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F8R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{04929}}\ \textcolor{preprocessor}{\#define\ CAN\_F8R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F8R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04931}04931\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F9R2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04932}04932\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47309fd6134f2abe4e3b1b496093d9be}{04933}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{04934}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB0\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04935}04935\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB1\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfe55444ba47900acdea02a8e64db98b}{04936}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{04937}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB1\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04938}04938\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB2\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3aeaa699aed8591a458dbdb8fd3358}{04939}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{04940}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB2\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04941}04941\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB3\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bf0ad567bc6a89528616adb3d30cc0}{04942}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{04943}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB3\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04944}04944\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5010d303de1ed187fcf3d663cc5b7b3a}{04945}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{04946}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB4\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04947}04947\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB5\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596e424fe2e4186174d148aeef611074}{04948}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{04949}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB5\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04950}04950\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB6\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652ee4940983c9766b517598ad270e1f}{04951}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{04952}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB6\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04953}04953\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB7\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed416d6141752c65110daae0c617859a}{04954}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{04955}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB7\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04956}04956\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB8\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad301a470b47c85751c573fc3579d91a9}{04957}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB8\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{04958}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB8\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04959}04959\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB9\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa912a018c3cc0adcbeacd61b6e5871a6}{04960}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB9\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{04961}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB9\ \ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04962}04962\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB10\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f169b5d13d9d6d69d89d99c8451ebd}{04963}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB10\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{04964}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB10\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04965}04965\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB11\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87e7eba6f9fbe4a1e390599703e4ea}{04966}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB11\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{04967}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB11\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04968}04968\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB12\_Pos\ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b961aa158542f370fd755e37e3ebbf7}{04969}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB12\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{04970}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB12\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04971}04971\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB13\_Pos\ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e88250b1d9d44f23df2ddc46397574}{04972}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB13\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{04973}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB13\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04974}04974\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB14\_Pos\ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2659b21a47fe2b7475163ef583622c7}{04975}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB14\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{04976}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB14\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04977}04977\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB15\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e40bc2fcebd32d4d77b2b38c68dda}{04978}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB15\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{04979}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB15\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04980}04980\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB16\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae78b5a3198b22b6590676496caa801}{04981}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB16\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{04982}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB16\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04983}04983\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB17\_Pos\ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30db50cc21514e923c0bf91374491e91}{04984}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB17\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{04985}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB17\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04986}04986\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB18\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07c3cc02fa2a02058063f3fed95f97c}{04987}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB18\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{04988}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB18\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04989}04989\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB19\_Pos\ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280fd7273494894b41cf8b3e05a94423}{04990}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB19\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{04991}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB19\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04992}04992\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB20\_Pos\ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebf7e69a5cbb23be0d72df90d938455}{04993}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB20\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{04994}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB20\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04995}04995\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB21\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e80a00a8a175f05ccec5b2465f707f}{04996}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB21\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{04997}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB21\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04998}04998\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB22\_Pos\ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l04999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e762f3d91189614712c5f708c13ec}{04999}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB22\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{05000}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB22\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05001}05001\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB23\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6411880c098bbbe9e746ae660f1d3643}{05002}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB23\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{05003}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB23\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05004}05004\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB24\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9112971db909b1bf0bd272c687ca44ba}{05005}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB24\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{05006}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB24\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05007}05007\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB25\_Pos\ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276cb2e015ee7b075eec7a16686ac3}{05008}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB25\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{05009}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB25\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05010}05010\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB26\_Pos\ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664cbbe2443064efe7fb3129550c226b}{05011}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB26\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{05012}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB26\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05013}05013\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB27\_Pos\ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21473aad3bbd0a024b0e714c9bbf4e47}{05014}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB27\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{05015}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB27\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05016}05016\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB28\_Pos\ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23124d9ac50f080e32aebae3449ee1a0}{05017}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB28\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{05018}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB28\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05019}05019\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB29\_Pos\ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c149f89a9b7f6a847fc01fe55304dd2}{05020}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB29\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{05021}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB29\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05022}05022\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB30\_Pos\ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d278d95612c8049d4ade5a1a30fabe}{05023}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB30\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{05024}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB30\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05025}05025\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB31\_Pos\ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3863b24c5580c3f1dcf4dcfccb08796f}{05026}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB31\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F9R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{05027}}\ \textcolor{preprocessor}{\#define\ CAN\_F9R2\_FB31\ \ \ \ \ \ \ \ \ \ CAN\_F9R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05029}05029\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F10R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05030}05030\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac774a841f16adc00aaa2ec9fc7e19fcb}{05031}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{05032}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05033}05033\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4ed750a26abda88304eac5be92b6a5}{05034}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{05035}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05036}05036\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87f405ddb1abb90958df292c6fc0a4a}{05037}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{05038}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05039}05039\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd1293748da16cb1139224b528082c4}{05040}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{05041}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05042}05042\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445fedfbaf84b454483c73e6b72bedfe}{05043}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{05044}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05045}05045\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b37e77455ba2d98eee41464c2fe039}{05046}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{05047}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05048}05048\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f57e8c16bb81bb9291c5ebb4a04b1a}{05049}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{05050}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05051}05051\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d86237a0fff09a8f49360d47f28d05}{05052}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{05053}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05054}05054\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad459c18ab4e613bb142e5c1f78691bb8}{05055}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{05056}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05057}05057\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ac6067a7226de096a846276a7770e9}{05058}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{05059}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05060}05060\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb490d175c5c7ea273dc5a2ed089028}{05061}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{05062}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB10\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05063}05063\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898eafb1c345981f1feaa3e1750f7c32}{05064}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{05065}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB11\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05066}05066\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d87b23898f43c4c310c9e9098e78b9}{05067}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{05068}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB12\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05069}05069\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7044a16f8b7a80cfaeaca7c1c8b244f}{05070}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{05071}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB13\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05072}05072\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaaa620579ebfb8e1d78f1c3a0960c8}{05073}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{05074}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB14\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05075}05075\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44ba649751e52a75f36d5279ae51668}{05076}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{05077}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB15\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05078}05078\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8427af5b1aa6b8275902848c766a6a}{05079}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{05080}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB16\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05081}05081\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc510b54127fe09c9fc93d265f197fd}{05082}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{05083}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB17\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05084}05084\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15818be97fc1df403386e5fa3791f02f}{05085}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{05086}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB18\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05087}05087\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7ed5a571a970931be36e0883c9821}{05088}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{05089}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB19\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05090}05090\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df60197cdd2e5914c14a7dd75e026b}{05091}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{05092}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB20\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05093}05093\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19dd43ea7d9942f810f2d93169ff5ca6}{05094}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{05095}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB21\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05096}05096\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace06a38396f56ff90887b648c8683acc}{05097}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{05098}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB22\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05099}05099\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2806783fb4a13314098d247596f8ac9c}{05100}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{05101}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB23\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05102}05102\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57d7ec2281a4b5a7ecd3db7a80110ba}{05103}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{05104}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB24\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05105}05105\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b18d4f50852e67f214d2c885ab1d96b}{05106}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{05107}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB25\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05108}05108\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac022d750541154d1c25ae0b342ff3c8d}{05109}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{05110}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB26\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05111}05111\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441739ed3bdd065bee7417d50afc96ab}{05112}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{05113}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB27\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05114}05114\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906bacdcf21c6bffaa9d45fa6746f80e}{05115}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{05116}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB28\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05117}05117\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8c560adab03768e49cad994a71cccb}{05118}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{05119}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB29\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05120}05120\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7ed61987ecdd8236e5236edc35946f}{05121}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{05122}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB30\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05123}05123\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6278728b6cc74ad7d4bc41d6014839f3}{05124}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F10R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{05125}}\ \textcolor{preprocessor}{\#define\ CAN\_F10R2\_FB31\ \ \ \ \ \ \ \ \ CAN\_F10R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05127}05127\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F11R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05128}05128\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756b9a7f35ddb243019a737cc9c5d4aa}{05129}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{05130}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05131}05131\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73175a30063e3781dd1b5ee2b9ff5c7c}{05132}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{05133}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05134}05134\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43042d452e6efb4e24fecc0ef71f0b53}{05135}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{05136}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05137}05137\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603a033a522647ec072b27204f411c27}{05138}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{05139}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05140}05140\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3cc6f8734688ffd55f0eae6d8a3e1}{05141}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{05142}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05143}05143\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d5a8929cac40dc2d8d6bfaf2effb0}{05144}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{05145}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05146}05146\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2541f8510aa2f59dd2b2cfbf1bc99c1}{05147}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{05148}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05149}05149\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739365d7644847c2b2e9424b5361782}{05150}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{05151}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05152}05152\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7159e2db436359c52f6db1dda067a7c2}{05153}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{05154}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05155}05155\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d8d29dcf8047b47275915562036f6e}{05156}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{05157}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05158}05158\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867bbf2aeec0751fb8d9bc028a3e20}{05159}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{05160}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB10\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05161}05161\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f02c0270c8560877a6849dc3ec12734}{05162}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{05163}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB11\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05164}05164\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f27deb61d7cecd98a3707baeee44c33}{05165}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{05166}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB12\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05167}05167\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89abf41152c9c443eec298c3c4ee0a}{05168}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{05169}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB13\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05170}05170\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf385990b78e0ad2903adf8ca5d31592d}{05171}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{05172}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB14\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05173}05173\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac617eb6a2c9da89608e9a1fd20bedb05}{05174}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{05175}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB15\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05176}05176\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7a12de16318eca8c069f7a4a107ba4}{05177}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{05178}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB16\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05179}05179\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6194082f1b79eacc5490d6c4571f2993}{05180}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{05181}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB17\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05182}05182\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578e9b0b0fc78522d232926aa5a474b4}{05183}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{05184}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB18\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05185}05185\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa7935ffacb2eb500c03e6f297c9abf}{05186}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{05187}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB19\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05188}05188\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecca1f88d1ccfd94c942c1dba195f566}{05189}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{05190}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB20\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05191}05191\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b076a8a45e423f12d66b72888a62c1}{05192}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{05193}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB21\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05194}05194\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a3601ecccef7d68dceacf69694f57c}{05195}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{05196}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB22\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05197}05197\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9acb53490837c29f03538f37e92ab7b0}{05198}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{05199}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB23\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05200}05200\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d08ee868e97a722b5e25b145581435}{05201}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{05202}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB24\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05203}05203\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9aaac92b7b5c524dfd488651f66d1b}{05204}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{05205}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB25\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05206}05206\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769efd27c8d450433589d3a59e4b49b7}{05207}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{05208}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB26\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05209}05209\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38daca04f9249b41d451122bfcb63b2d}{05210}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{05211}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB27\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05212}05212\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb214fcb4208a4d5db09465c5260d5e4}{05213}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{05214}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB28\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05215}05215\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6ff5e482dc1d88d0f39a0e2329427}{05216}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{05217}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB29\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05218}05218\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be4778f941b5287fcc39a5ce3724e71}{05219}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{05220}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB30\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05221}05221\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f08f45859f87d045ab080dd511302bd}{05222}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F11R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{05223}}\ \textcolor{preprocessor}{\#define\ CAN\_F11R2\_FB31\ \ \ \ \ \ \ \ \ CAN\_F11R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05225}05225\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F12R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05226}05226\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8707c57f295a01f74ba15708f138c27}{05227}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{05228}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05229}05229\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c445b90087e01550b4d69a41d01920b}{05230}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{05231}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05232}05232\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ef8899e2a3d28d760dfd1ecc26534}{05233}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{05234}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05235}05235\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918b1d48e5c6e30363e5f5274428f6f}{05236}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{05237}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05238}05238\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7278ef3ee9707ed890c9fe0e6100898e}{05239}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{05240}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05241}05241\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db42645316b7d12f6761201dde5266e}{05242}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{05243}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05244}05244\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105d22692de0996a549d7381117a9343}{05245}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{05246}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05247}05247\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef9a09cde9defbbef26f0fdb18e2eab}{05248}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{05249}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05250}05250\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997778eae60bd7c86e4ac5f512cf37d1}{05251}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{05252}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05253}05253\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d597dd76bca430d66ce6cdc1dab0039}{05254}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{05255}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05256}05256\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fe14171ea2823a2cc42bd77f8285f5}{05257}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{05258}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB10\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05259}05259\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf995048a494eef63803ad6d1ee208669}{05260}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{05261}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB11\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05262}05262\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1c705252d4dda9fc1e08a83bf44014}{05263}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{05264}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB12\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05265}05265\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5720bd6028451390e7e09643a959eb}{05266}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{05267}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB13\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05268}05268\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f9e9d46f1bebfa7abcb094e87536}{05269}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{05270}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB14\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05271}05271\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114ed600ca719c7df01b6e0ebd1b46e}{05272}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{05273}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB15\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05274}05274\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b484b519e43973af447f5f39fa9ea6}{05275}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{05276}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB16\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05277}05277\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2460e4afab4b8dc064ffc0342f4d9d}{05278}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{05279}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB17\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05280}05280\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63f4ec2056e1d8cee09e7582dd0cc4f}{05281}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{05282}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB18\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05283}05283\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17513f0a12a63dd49ef869f7f69c89b0}{05284}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{05285}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB19\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05286}05286\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98344bb2606581ffe2826c660c129f8b}{05287}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{05288}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB20\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05289}05289\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27369d641bde06fff00068460db1fad7}{05290}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{05291}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB21\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05292}05292\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0293d477ec5d1c58228b05da05d5ab9a}{05293}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{05294}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB22\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05295}05295\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bb02cff06985ebc935cd0c71033e309}{05296}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{05297}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB23\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05298}05298\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5942038c40cb69a4523cf59d41addaf}{05299}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{05300}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB24\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05301}05301\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c232170c49225690370bd7b94cc34}{05302}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{05303}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB25\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05304}05304\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051ec82cb86668c1907e9091bf7db162}{05305}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{05306}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB26\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05307}05307\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1eb6cc6be0e68041cb7e72b9ef73e22}{05308}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{05309}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB27\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05310}05310\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c63cc29f569c165a9b93cb0cb2d7557}{05311}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{05312}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB28\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05313}05313\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58b7118e577b7ea51f92ed3d6a86a56}{05314}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{05315}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB29\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05316}05316\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe16c8a9c44110d181e931e96458cee}{05317}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{05318}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB30\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05319}05319\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677ce6a45ad5da29fbe4b3674294c356}{05320}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F12R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{05321}}\ \textcolor{preprocessor}{\#define\ CAN\_F12R2\_FB31\ \ \ \ \ \ \ \ \ CAN\_F12R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05323}05323\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CAN\_F13R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05324}05324\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB0\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5829958d09421fd61fcf0b77d51d2da9}{05325}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{05326}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB0\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05327}05327\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB1\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d158b5eebb1632e54e5be5d97c8ac26}{05328}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{05329}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB1\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05330}05330\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB2\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4433c9b9f1466001eaf2305aa5abcf88}{05331}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{05332}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB2\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05333}05333\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB3\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab05ac64cc9be63004a672f439a7ab70}{05334}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{05335}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB3\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05336}05336\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB4\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b936b6b027a2936ab21bd3f46c830aa}{05337}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{05338}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB4\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05339}05339\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB5\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ab0ef27b2b9cc09019b73f3cffed1}{05340}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{05341}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB5\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05342}05342\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB6\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96e3c22df9a1af249c91056375c24dc}{05343}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{05344}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB6\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05345}05345\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB7\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3accaea73cb0bb14c61c8327adff66}{05346}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{05347}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB7\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05348}05348\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB8\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5134cad65b0825f53f4f4e78f0c8e11c}{05349}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB8\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{05350}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB8\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05351}05351\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB9\_Pos\ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c3a79fcb1bc2bb884dcda8e10ffd0}{05352}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB9\_Msk\ \ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{05353}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB9\ \ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05354}05354\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB10\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad8207a0741ab38136b3b5c3b1d3d91}{05355}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB10\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{05356}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB10\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05357}05357\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB11\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001860328be3ee22113d0c10f4d3cf23}{05358}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB11\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{05359}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB11\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05360}05360\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB12\_Pos\ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd232459994d381a778abd4aa43bbb70}{05361}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB12\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{05362}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB12\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05363}05363\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB13\_Pos\ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078d3a3cfba178ef1d8b0499e04326e1}{05364}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB13\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{05365}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB13\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05366}05366\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB14\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b3e370df1a4ec6f8a69cd648a823cb}{05367}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB14\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{05368}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB14\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05369}05369\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB15\_Pos\ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760672a8bb29f0054fbef52bc3b71c0a}{05370}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB15\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{05371}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB15\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05372}05372\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB16\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce486f2da389ec7cf80e6d102b7bc56}{05373}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB16\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{05374}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB16\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05375}05375\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB17\_Pos\ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d552599612053845141e0db3c89ca86}{05376}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB17\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{05377}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB17\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05378}05378\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB18\_Pos\ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fcf71e30ba700e1b975c6273a99de5}{05379}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB18\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{05380}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB18\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05381}05381\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB19\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b5c1ede34327d024575f334f3895b7}{05382}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB19\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{05383}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB19\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05384}05384\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB20\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae823f61c39d0a97b05947308792e122}{05385}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB20\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{05386}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB20\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05387}05387\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB21\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea7b7f481ba0bc31d2909460e0bc54e}{05388}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB21\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{05389}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB21\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05390}05390\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB22\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb2f382a4967515fa63a8454131fb9}{05391}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB22\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{05392}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB22\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05393}05393\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB23\_Pos\ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee64a9c633df1a34f5435406103085}{05394}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB23\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB23\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{05395}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB23\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB23\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05396}05396\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB24\_Pos\ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4176f0f14ef22173c436763a6c483e}{05397}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB24\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB24\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{05398}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB24\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB24\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05399}05399\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB25\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55a497a172eeaeb711d04f5cc81f411}{05400}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB25\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB25\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{05401}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB25\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB25\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05402}05402\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB26\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117bfac3184445e41ca1709495cd1603}{05403}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB26\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB26\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{05404}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB26\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05405}05405\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB27\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2716a8a28de7a05f7f448d6b581928fe}{05406}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB27\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB27\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{05407}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB27\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB27\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05408}05408\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB28\_Pos\ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9c86580fedab6d11c0e935e787fd31}{05409}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB28\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB28\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{05410}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB28\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05411}05411\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB29\_Pos\ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed854c540fda686a9c51d21cf45cff3}{05412}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB29\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB29\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{05413}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB29\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB29\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05414}05414\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB30\_Pos\ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812a202cba22a21b94811b815cc57611}{05415}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB30\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB30\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{05416}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB30\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB30\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05417}05417\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB31\_Pos\ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eceafce3dabadee19db4afd0e0884d6}{05418}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB31\_Msk\ \ \ \ \ (0x1UL\ <<\ CAN\_F13R2\_FB31\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{05419}}\ \textcolor{preprocessor}{\#define\ CAN\_F13R2\_FB31\ \ \ \ \ \ \ \ \ CAN\_F13R2\_FB31\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05421}05421\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05422}05422\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05423}05423\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CRC\ calculation\ unit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05424}05424\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05425}05425\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05426}05426\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_DR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05427}05427\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{05428}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ CRC\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{05429}}\ \textcolor{preprocessor}{\#define\ CRC\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ CRC\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05432}05432\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ CRC\_IDR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05433}05433\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{05434}}\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\_Msk\ \ \ \ \ (0xFFUL\ <<\ CRC\_IDR\_IDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{05435}}\ \textcolor{preprocessor}{\#define\ CRC\_IDR\_IDR\ \ \ \ \ \ \ \ \ CRC\_IDR\_IDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05438}05438\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ CRC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05439}05439\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{05440}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\_Msk\ \ \ \ (0x1UL\ <<\ CRC\_CR\_RESET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{05441}}\ \textcolor{preprocessor}{\#define\ CRC\_CR\_RESET\ \ \ \ \ \ \ \ CRC\_CR\_RESET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05443}05443\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05444}05444\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05445}05445\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Digital\ to\ Analog\ Converter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05446}05446\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05447}05447\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05448}05448\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05449}05449\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F4\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05450}05450\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88aaf7e89ddcd648227fd514315c9838}{05451}}\ \textcolor{preprocessor}{\#define\ DAC\_CHANNEL2\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05452}05452\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05453}05453\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{05454}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{05455}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05456}05456\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{05457}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_BOFF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{05458}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_BOFF1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05459}05459\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{05460}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{05461}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05463}05463\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{05464}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{05465}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{05466}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{05467}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{05468}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05470}05470\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{05471}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{05472}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{05473}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{05474}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05476}05476\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{05477}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{05478}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{05479}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{05480}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{05481}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{05482}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05484}05484\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{05485}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{05486}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05487}05487\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{05488}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{05489}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE1\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05490}05490\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{05491}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_EN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{05492}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_EN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_EN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05493}05493\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{05494}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_BOFF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{05495}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_BOFF2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_BOFF2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05496}05496\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{05497}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{05498}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05500}05500\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{05501}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{05502}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_TSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{05503}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{05504}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{05505}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_TSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_TSEL2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05507}05507\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{05508}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{05509}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_WAVE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{05510}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{05511}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_WAVE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_WAVE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05513}05513\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{05514}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{05515}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_MAMP2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{05516}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{05517}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{05518}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{05519}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_MAMP2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ DAC\_CR\_MAMP2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05521}05521\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{05522}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAEN2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{05523}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAEN2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAEN2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05524}05524\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{05525}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_CR\_DMAUDRIE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}{05526}}\ \textcolor{preprocessor}{\#define\ DAC\_CR\_DMAUDRIE2\ \ \ \ \ \ \ \ \ \ \ \ DAC\_CR\_DMAUDRIE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05528}05528\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_SWTRIGR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05529}05529\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{05530}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{05531}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG1\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05532}05532\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{05533}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ (0x1UL\ <<\ DAC\_SWTRIGR\_SWTRIG2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{05534}}\ \textcolor{preprocessor}{\#define\ DAC\_SWTRIGR\_SWTRIG2\ \ \ \ \ \ \ \ \ DAC\_SWTRIGR\_SWTRIG2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05536}05536\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05537}05537\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{05538}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{05539}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05541}05541\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05542}05542\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{05543}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{05544}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L1\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12L1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05546}05546\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05547}05547\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{05548}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R1\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{05549}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R1\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R1\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05551}05551\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05552}05552\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{05553}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12R2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{05554}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12R2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05556}05556\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12L2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05557}05557\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{05558}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12L2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{05559}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12L2\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12L2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05561}05561\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8R2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05562}05562\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{05563}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8R2\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{05564}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8R2\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8R2\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05566}05566\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12RD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05567}05567\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{05568}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{05569}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05570}05570\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{05571}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12RD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{05572}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12RD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05574}05574\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ DAC\_DHR12LD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05575}05575\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{05576}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{05577}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC1DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05578}05578\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{05579}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ (0xFFFUL\ <<\ DAC\_DHR12LD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{05580}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR12LD\_DACC2DHR\ \ \ \ \ \ \ \ DAC\_DHR12LD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05582}05582\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DAC\_DHR8RD\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05583}05583\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{05584}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC1DHR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{05585}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC1DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC1DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05586}05586\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{05587}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ (0xFFUL\ <<\ DAC\_DHR8RD\_DACC2DHR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{05588}}\ \textcolor{preprocessor}{\#define\ DAC\_DHR8RD\_DACC2DHR\ \ \ \ \ \ \ \ \ DAC\_DHR8RD\_DACC2DHR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05590}05590\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05591}05591\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{05592}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR1\_DACC1DOR\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{05593}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR1\_DACC1DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR1\_DACC1DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05595}05595\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ DAC\_DOR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05596}05596\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{05597}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ (0xFFFUL\ <<\ DAC\_DOR2\_DACC2DOR\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{05598}}\ \textcolor{preprocessor}{\#define\ DAC\_DOR2\_DACC2DOR\ \ \ \ \ \ \ \ \ \ \ DAC\_DOR2\_DACC2DOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05600}05600\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DAC\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05601}05601\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{05602}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{05603}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05604}05604\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Pos\ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{05605}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DAC\_SR\_DMAUDR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{05606}}\ \textcolor{preprocessor}{\#define\ DAC\_SR\_DMAUDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DAC\_SR\_DMAUDR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05608}05608\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05609}05609\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05610}05610\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05611}05611\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05612}05612\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05613}05613\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_CR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05614}05614\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CAPTURE\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f2c325d001c3d3d5a1939106584fb3}{05615}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CAPTURE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_CAPTURE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05616}05616\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CAPTURE\ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_CAPTURE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05617}05617\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9213d50a3270e1e2df73b73a97300b0}{05618}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_CM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05619}05619\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_CM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05620}05620\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CROP\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45cccbefdbcefa8f1b4effbd30e4fd57}{05621}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CROP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_CROP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05622}05622\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CROP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_CROP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05623}05623\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_JPEG\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4bc80edc936ebf381a4c2149a9aa9c}{05624}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_JPEG\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_JPEG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05625}05625\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_JPEG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_JPEG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05626}05626\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_ESS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4f4d68488cc78decac4e7fe8838655}{05627}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_ESS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_ESS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05628}05628\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_ESS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_ESS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05629}05629\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_PCKPOL\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ec8d81a49c61ae9fd02cc5de658f8c}{05630}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_PCKPOL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_PCKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05631}05631\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_PCKPOL\ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_PCKPOL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05632}05632\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_HSPOL\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c027a03833f80bfddbf2205d092769e}{05633}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_HSPOL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_HSPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05634}05634\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_HSPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_HSPOL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05635}05635\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_VSPOL\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ac7d448956eaddaa8f416598662089}{05636}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_VSPOL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_VSPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05637}05637\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_VSPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_VSPOL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05638}05638\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_FCRC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05639}05639\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_FCRC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000200U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05640}05640\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_EDM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000400U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05641}05641\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_EDM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000800U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05642}05642\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3810273d9f0eeae0f5b8e3d3b5a14b3a}{05643}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_CRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05644}05644\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_CRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_CRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05645}05645\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_ENABLE\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1b2217a7ae182f5cb6739fd28c0cc}{05646}}\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_ENABLE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_CR\_ENABLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05647}05647\ \textcolor{preprocessor}{\#define\ DCMI\_CR\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CR\_ENABLE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05648}05648\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05649}05649\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_SR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05650}05650\ \textcolor{preprocessor}{\#define\ DCMI\_SR\_HSYNC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a8a170e5bc418b043e712c65852121}{05651}}\ \textcolor{preprocessor}{\#define\ DCMI\_SR\_HSYNC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_SR\_HSYNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05652}05652\ \textcolor{preprocessor}{\#define\ DCMI\_SR\_HSYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_SR\_HSYNC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05653}05653\ \textcolor{preprocessor}{\#define\ DCMI\_SR\_VSYNC\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae563614237e37f375f3a0cea5d01d272}{05654}}\ \textcolor{preprocessor}{\#define\ DCMI\_SR\_VSYNC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_SR\_VSYNC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05655}05655\ \textcolor{preprocessor}{\#define\ DCMI\_SR\_VSYNC\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_SR\_VSYNC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05656}05656\ \textcolor{preprocessor}{\#define\ DCMI\_SR\_FNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19357d2286c9647ce0fce32c8b0578c}{05657}}\ \textcolor{preprocessor}{\#define\ DCMI\_SR\_FNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_SR\_FNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05658}05658\ \textcolor{preprocessor}{\#define\ DCMI\_SR\_FNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_SR\_FNE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05659}05659\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05660}05660\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_RIS\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05661}05661\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_FRAME\_RIS\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f7059f0838e9089197abd09dbb1773}{05662}}\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_FRAME\_RIS\_Msk\ \ \ \ \ (0x1UL\ <<\ DCMI\_RIS\_FRAME\_RIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05663}05663\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_FRAME\_RIS\ \ \ \ \ \ \ \ \ DCMI\_RIS\_FRAME\_RIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05664}05664\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_OVR\_RIS\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf3ee23039b601106d1d91e9acced53}{05665}}\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_OVR\_RIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_RIS\_OVR\_RIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05666}05666\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_OVR\_RIS\ \ \ \ \ \ \ \ \ \ \ DCMI\_RIS\_OVR\_RIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05667}05667\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_ERR\_RIS\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f212d4ebfc932e28a9a190f96e1861}{05668}}\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_ERR\_RIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_RIS\_ERR\_RIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05669}05669\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_ERR\_RIS\ \ \ \ \ \ \ \ \ \ \ DCMI\_RIS\_ERR\_RIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05670}05670\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_VSYNC\_RIS\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2902c19b9063c83d8e269f83428a6d}{05671}}\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_VSYNC\_RIS\_Msk\ \ \ \ \ (0x1UL\ <<\ DCMI\_RIS\_VSYNC\_RIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05672}05672\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_VSYNC\_RIS\ \ \ \ \ \ \ \ \ DCMI\_RIS\_VSYNC\_RIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05673}05673\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_LINE\_RIS\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143c2c95deb861fb392953a15b99c174}{05674}}\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_LINE\_RIS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DCMI\_RIS\_LINE\_RIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05675}05675\ \textcolor{preprocessor}{\#define\ DCMI\_RIS\_LINE\_RIS\ \ \ \ \ \ \ \ \ \ DCMI\_RIS\_LINE\_RIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05676}05676\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05677}05677\ \textcolor{preprocessor}{\#define\ DCMI\_RISR\_FRAME\_RIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_RIS\_FRAME\_RIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05678}05678\ \textcolor{preprocessor}{\#define\ DCMI\_RISR\_OVR\_RIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_RIS\_OVR\_RIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05679}05679\ \textcolor{preprocessor}{\#define\ DCMI\_RISR\_ERR\_RIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_RIS\_ERR\_RIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05680}05680\ \textcolor{preprocessor}{\#define\ DCMI\_RISR\_VSYNC\_RIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_RIS\_VSYNC\_RIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05681}05681\ \textcolor{preprocessor}{\#define\ DCMI\_RISR\_LINE\_RIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_RIS\_LINE\_RIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05682}05682\ \textcolor{preprocessor}{\#define\ DCMI\_RISR\_OVF\_RIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_RIS\_OVR\_RIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05683}05683\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05684}05684\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_IER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05685}05685\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_FRAME\_IE\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f620e3f5ac8a334cda95e761e7e410b}{05686}}\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_FRAME\_IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DCMI\_IER\_FRAME\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05687}05687\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_FRAME\_IE\ \ \ \ \ \ \ \ \ \ DCMI\_IER\_FRAME\_IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05688}05688\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_OVR\_IE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b10a920924f2a6b2fbc3a29e1dfab62}{05689}}\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_OVR\_IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_IER\_OVR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05690}05690\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_OVR\_IE\ \ \ \ \ \ \ \ \ \ \ \ DCMI\_IER\_OVR\_IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05691}05691\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_ERR\_IE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdbc46256c696cc52602dbb3c275090}{05692}}\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_ERR\_IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_IER\_ERR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05693}05693\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_ERR\_IE\ \ \ \ \ \ \ \ \ \ \ \ DCMI\_IER\_ERR\_IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05694}05694\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_VSYNC\_IE\_Pos\ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8df43e41d5ffd5f74e8ab0e892a5eb9}{05695}}\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_VSYNC\_IE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DCMI\_IER\_VSYNC\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05696}05696\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_VSYNC\_IE\ \ \ \ \ \ \ \ \ \ DCMI\_IER\_VSYNC\_IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05697}05697\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_LINE\_IE\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b024ef7c45524af9a733769c453ee4}{05698}}\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_LINE\_IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_IER\_LINE\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05699}05699\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_LINE\_IE\ \ \ \ \ \ \ \ \ \ \ DCMI\_IER\_LINE\_IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05700}05700\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05701}05701\ \textcolor{preprocessor}{\#define\ DCMI\_IER\_OVF\_IE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_IER\_OVR\_IE}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05702}05702\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05703}05703\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_MIS\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05704}05704\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_FRAME\_MIS\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bccb72ae32d9e1af338767329728ecf}{05705}}\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_FRAME\_MIS\_Msk\ \ \ \ \ (0x1UL\ <<\ DCMI\_MIS\_FRAME\_MIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05706}05706\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_FRAME\_MIS\ \ \ \ \ \ \ \ \ DCMI\_MIS\_FRAME\_MIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05707}05707\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_OVR\_MIS\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56960bc01ad1ed046aab7db0fc2d0a5e}{05708}}\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_OVR\_MIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_MIS\_OVR\_MIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05709}05709\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_OVR\_MIS\ \ \ \ \ \ \ \ \ \ \ DCMI\_MIS\_OVR\_MIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05710}05710\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_ERR\_MIS\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49e11fcd9d6e779c0f03fb206ba50dd}{05711}}\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_ERR\_MIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_MIS\_ERR\_MIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05712}05712\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_ERR\_MIS\ \ \ \ \ \ \ \ \ \ \ DCMI\_MIS\_ERR\_MIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05713}05713\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_VSYNC\_MIS\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff5663b22aac5464b75cb3514f262e}{05714}}\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_VSYNC\_MIS\_Msk\ \ \ \ \ (0x1UL\ <<\ DCMI\_MIS\_VSYNC\_MIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05715}05715\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_VSYNC\_MIS\ \ \ \ \ \ \ \ \ DCMI\_MIS\_VSYNC\_MIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05716}05716\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_LINE\_MIS\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06dbeaf099a326aa55f1ea65dd821af4}{05717}}\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_LINE\_MIS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DCMI\_MIS\_LINE\_MIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05718}05718\ \textcolor{preprocessor}{\#define\ DCMI\_MIS\_LINE\_MIS\ \ \ \ \ \ \ \ \ \ DCMI\_MIS\_LINE\_MIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05719}05719\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05720}05720\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05721}05721\ \textcolor{preprocessor}{\#define\ DCMI\_MISR\_FRAME\_MIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_MIS\_FRAME\_MIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05722}05722\ \textcolor{preprocessor}{\#define\ DCMI\_MISR\_OVF\_MIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_MIS\_OVR\_MIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05723}05723\ \textcolor{preprocessor}{\#define\ DCMI\_MISR\_ERR\_MIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_MIS\_ERR\_MIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05724}05724\ \textcolor{preprocessor}{\#define\ DCMI\_MISR\_VSYNC\_MIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_MIS\_VSYNC\_MIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05725}05725\ \textcolor{preprocessor}{\#define\ DCMI\_MISR\_LINE\_MIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_MIS\_LINE\_MIS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05726}05726\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05727}05727\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_ICR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05728}05728\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_FRAME\_ISC\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc8bd2a6b5de3b723915ab6fbfc9603}{05729}}\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_FRAME\_ISC\_Msk\ \ \ \ \ (0x1UL\ <<\ DCMI\_ICR\_FRAME\_ISC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05730}05730\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_FRAME\_ISC\ \ \ \ \ \ \ \ \ DCMI\_ICR\_FRAME\_ISC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05731}05731\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_OVR\_ISC\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ef3349d85e073e5a212e523ad1ac50}{05732}}\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_OVR\_ISC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_ICR\_OVR\_ISC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05733}05733\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_OVR\_ISC\ \ \ \ \ \ \ \ \ \ \ DCMI\_ICR\_OVR\_ISC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05734}05734\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_ERR\_ISC\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab819f4eb028d0bce638a7fc5aac68e1e}{05735}}\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_ERR\_ISC\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DCMI\_ICR\_ERR\_ISC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05736}05736\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_ERR\_ISC\ \ \ \ \ \ \ \ \ \ \ DCMI\_ICR\_ERR\_ISC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05737}05737\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_VSYNC\_ISC\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7f889d6c3a2e1f6300618333b54b78}{05738}}\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_VSYNC\_ISC\_Msk\ \ \ \ \ (0x1UL\ <<\ DCMI\_ICR\_VSYNC\_ISC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05739}05739\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_VSYNC\_ISC\ \ \ \ \ \ \ \ \ DCMI\_ICR\_VSYNC\_ISC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05740}05740\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_LINE\_ISC\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdca5913b4eae2aeb02469e77434d557}{05741}}\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_LINE\_ISC\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DCMI\_ICR\_LINE\_ISC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05742}05742\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_LINE\_ISC\ \ \ \ \ \ \ \ \ \ DCMI\_ICR\_LINE\_ISC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05743}05743\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05744}05744\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05745}05745\ \textcolor{preprocessor}{\#define\ DCMI\_ICR\_OVF\_ISC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_ICR\_OVR\_ISC}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05746}05746\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05747}05747\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_ESCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05748}05748\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_FSC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ce58bb8ea8ca57dc51016be5eadb2d6}{05749}}\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_FSC\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_ESCR\_FSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05750}05750\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_FSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_ESCR\_FSC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05751}05751\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_LSC\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70700ed96c539f193ff3dde57c41e414}{05752}}\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_LSC\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_ESCR\_LSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05753}05753\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_LSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_ESCR\_LSC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05754}05754\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_LEC\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48737db683e9eb6c654fb009eccd7be}{05755}}\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_LEC\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_ESCR\_LEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05756}05756\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_LEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_ESCR\_LEC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05757}05757\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_FEC\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ae393fc1fb2182bdf482cc4a1f5ff3}{05758}}\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_FEC\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_ESCR\_FEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05759}05759\ \textcolor{preprocessor}{\#define\ DCMI\_ESCR\_FEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_ESCR\_FEC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05760}05760\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05761}05761\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_ESUR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05762}05762\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_FSU\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036205fd064f7ac796af221a5c01d719}{05763}}\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_FSU\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_ESUR\_FSU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05764}05764\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_FSU\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_ESUR\_FSU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05765}05765\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_LSU\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f623ee4d63d33aa7ffba98e4eb56d2}{05766}}\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_LSU\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_ESUR\_LSU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05767}05767\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_LSU\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_ESUR\_LSU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05768}05768\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_LEU\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57fa1027141af3c9cbca28d364bfff6}{05769}}\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_LEU\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_ESUR\_LEU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05770}05770\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_LEU\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_ESUR\_LEU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05771}05771\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_FEU\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9324fdd6bc3877df9bc3bdc2adecb6c}{05772}}\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_FEU\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_ESUR\_FEU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05773}05773\ \textcolor{preprocessor}{\#define\ DCMI\_ESUR\_FEU\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_ESUR\_FEU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05774}05774\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05775}05775\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_CWSTRT\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05776}05776\ \textcolor{preprocessor}{\#define\ DCMI\_CWSTRT\_HOFFCNT\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0fae460ad5a360aada91b734fa3ba57}{05777}}\ \textcolor{preprocessor}{\#define\ DCMI\_CWSTRT\_HOFFCNT\_Msk\ \ \ \ (0x3FFFUL\ <<\ DCMI\_CWSTRT\_HOFFCNT\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05778}05778\ \textcolor{preprocessor}{\#define\ DCMI\_CWSTRT\_HOFFCNT\ \ \ \ \ \ \ \ DCMI\_CWSTRT\_HOFFCNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05779}05779\ \textcolor{preprocessor}{\#define\ DCMI\_CWSTRT\_VST\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1652ad176cc9fbdcec26e5ee24e1f90}{05780}}\ \textcolor{preprocessor}{\#define\ DCMI\_CWSTRT\_VST\_Msk\ \ \ \ \ \ \ \ (0x1FFFUL\ <<\ DCMI\_CWSTRT\_VST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05781}05781\ \textcolor{preprocessor}{\#define\ DCMI\_CWSTRT\_VST\ \ \ \ \ \ \ \ \ \ \ \ DCMI\_CWSTRT\_VST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05782}05782\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05783}05783\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_CWSIZE\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05784}05784\ \textcolor{preprocessor}{\#define\ DCMI\_CWSIZE\_CAPCNT\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530930a69892f9cd7ad4ff52a92b133}{05785}}\ \textcolor{preprocessor}{\#define\ DCMI\_CWSIZE\_CAPCNT\_Msk\ \ \ \ \ (0x3FFFUL\ <<\ DCMI\_CWSIZE\_CAPCNT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05786}05786\ \textcolor{preprocessor}{\#define\ DCMI\_CWSIZE\_CAPCNT\ \ \ \ \ \ \ \ \ DCMI\_CWSIZE\_CAPCNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05787}05787\ \textcolor{preprocessor}{\#define\ DCMI\_CWSIZE\_VLINE\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628637bf9713da908eca5a53e0f42d4b}{05788}}\ \textcolor{preprocessor}{\#define\ DCMI\_CWSIZE\_VLINE\_Msk\ \ \ \ \ \ (0x3FFFUL\ <<\ DCMI\_CWSIZE\_VLINE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05789}05789\ \textcolor{preprocessor}{\#define\ DCMI\_CWSIZE\_VLINE\ \ \ \ \ \ \ \ \ \ DCMI\_CWSIZE\_VLINE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05790}05790\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05791}05791\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DCMI\_DR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05792}05792\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c270f5e6d112768db06c11b2cc6e56}{05793}}\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE0\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_DR\_BYTE0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05794}05794\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_DR\_BYTE0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05795}05795\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE1\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17364d3900caed76aecc643774c54bc}{05796}}\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE1\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_DR\_BYTE1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05797}05797\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_DR\_BYTE1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05798}05798\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE2\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee34bf9dabcdca52c0cbf44f25d9c5a}{05799}}\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE2\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_DR\_BYTE2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05800}05800\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_DR\_BYTE2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05801}05801\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE3\_Pos\ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa294b6ac2643ebf5c1492257ad79f45d}{05802}}\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE3\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ DCMI\_DR\_BYTE3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05803}05803\ \textcolor{preprocessor}{\#define\ DCMI\_DR\_BYTE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ DCMI\_DR\_BYTE3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05804}05804\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05805}05805\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05806}05806\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05807}05807\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05808}05808\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05809}05809\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05810}05810\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_SxCR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05811}05811\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c7e607fbf7db7b5515bacbb9070346}{05812}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_Msk\ \ \ \ \ \ \ (0x7UL\ <<\ DMA\_SxCR\_CHSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05813}05813\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CHSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05814}05814\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_0\ \ \ \ \ \ \ \ \ 0x02000000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05815}05815\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_1\ \ \ \ \ \ \ \ \ 0x04000000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05816}05816\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CHSEL\_2\ \ \ \ \ \ \ \ \ 0x08000000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05817}05817\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\_Pos\ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa451942408f8a368a57eb9c45e43e7c8}{05818}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_MBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05819}05819\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MBURST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}{05820}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_MBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{05821}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MBURST\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_MBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05822}05822\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0522a557e1c258b7973e76da59cb7bbb}{05823}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\_Msk\ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_PBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05824}05824\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PBURST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{05825}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{05826}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PBURST\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_PBURST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05827}05827\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CT\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ef149321f19c6fdda5eea2d622b78e}{05828}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_CT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05829}05829\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CT\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05830}05830\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DBM\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b7d274a9e54d2ddabddc9832425b4}{05831}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DBM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_DBM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05832}05832\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DBM\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_DBM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05833}05833\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc66d05a0b6c646926e155f584c2164}{05834}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05835}05835\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{05836}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{05837}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PL\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_PL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05838}05838\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINCOS\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78df7ff746fecc4afaa5e980f11de4d6}{05839}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINCOS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PINCOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05840}05840\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINCOS\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PINCOS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05841}05841\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_Pos\ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dd95d6aa84f0bc0080891094cd5bd}{05842}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05843}05843\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MSIZE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}{05844}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}{05845}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MSIZE\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_MSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05846}05846\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddb21769dcff3c41c4bb61e66d8459a}{05847}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05848}05848\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PSIZE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}{05849}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}{05850}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PSIZE\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05851}05851\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MINC\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9b94c796c25b6dac673c711f74eb48}{05852}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MINC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_MINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05853}05853\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_MINC\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_MINC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05854}05854\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINC\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0829e862db027069781244f9820113ab}{05855}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PINC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05856}05856\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PINC\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PINC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05857}05857\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CIRC\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873f1581fb2b88c20d6621143a5751ac}{05858}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CIRC\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_CIRC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05859}05859\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_CIRC\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_CIRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05860}05860\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c4f77554490fc06ecbd63e0e81a696}{05861}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05862}05862\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_DIR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{05863}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{05864}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DIR\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxCR\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05865}05865\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PFCTRL\_Pos\ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67e3396d4689bc81191afda92e1864c}{05866}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PFCTRL\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_PFCTRL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05867}05867\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_PFCTRL\ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_PFCTRL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05868}05868\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TCIE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e6592b451e33103e1d6d119046a5e3}{05869}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TCIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05870}05870\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_TCIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05871}05871\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_HTIE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b5b47a0da93f112effd85edf7e27b}{05872}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_HTIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_HTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05873}05873\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_HTIE\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_HTIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05874}05874\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TEIE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7331240fc8545d3dba92568b243039}{05875}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TEIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_TEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05876}05876\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_TEIE\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_TEIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05877}05877\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DMEIE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640f196b45fc4e81ac468cbc3503148b}{05878}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DMEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_DMEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05879}05879\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_DMEIE\ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_DMEIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05880}05880\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_EN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038999913cf4b5608f4b06bde0f5b6f1}{05881}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_EN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_EN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05882}05882\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05883}05883\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05884}05884\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05885}05885\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_ACK\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b6c12b1fc9d635ce6abac4b15006e}{05886}}\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_ACK\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxCR\_ACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05887}05887\ \textcolor{preprocessor}{\#define\ DMA\_SxCR\_ACK\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxCR\_ACK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05888}05888\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05889}05889\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_SxCNDTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05890}05890\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9525ced3fadc78d4d5bb8234d226a52}{05891}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05892}05892\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxNDT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}{05893}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0001UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}{05894}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0002UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}{05895}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0004UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}{05896}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0008UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}{05897}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0010UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}{05898}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0020UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}{05899}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0040UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}{05900}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0080UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}{05901}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0100UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}{05902}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0200UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}{05903}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_10\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0400UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}{05904}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_11\ \ \ \ \ \ \ \ \ \ \ \ \ (0x0800UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}{05905}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_12\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1000UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}{05906}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_13\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2000UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}{05907}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_14\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4000UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}{05908}}\ \textcolor{preprocessor}{\#define\ DMA\_SxNDT\_15\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8000UL\ <<\ DMA\_SxNDT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05910}05910\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_SxFCR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05911}05911\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FEIE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff36ebec91293d8106a40bbf580be00}{05912}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxFCR\_FEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05913}05913\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FEIE\ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FEIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05914}05914\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ecd57c9b56be53a38263c02d25c50f}{05915}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ DMA\_SxFCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05916}05916\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}{05917}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxFCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}{05918}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxFCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}{05919}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FS\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ DMA\_SxFCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05920}05920\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_DMDIS\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedd400be2f182737e484d52be6b80c1}{05921}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_DMDIS\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxFCR\_DMDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05922}05922\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_DMDIS\ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_DMDIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05923}05923\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e436952c24ada5a0c553043092285e7}{05924}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ DMA\_SxFCR\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05925}05925\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxFCR\_FTH\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{05926}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_SxFCR\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{05927}}\ \textcolor{preprocessor}{\#define\ DMA\_SxFCR\_FTH\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DMA\_SxFCR\_FTH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05929}05929\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_LISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05930}05930\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF3\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcbb22f764dbcd84f9f7679ba140fd8}{05931}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05932}05932\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TCIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05933}05933\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF3\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202e6ae73e145494851e4c40f5c2eb2e}{05934}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_HTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05935}05935\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_HTIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05936}05936\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF3\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770b6645dff14ef5d2950aff2995ec72}{05937}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05938}05938\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05939}05939\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF3\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4331e1ec530a0dc0cbee400d5950b3a}{05940}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF3\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_DMEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05941}05941\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF3\ \ \ \ \ \ \ \ \ \ DMA\_LISR\_DMEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05942}05942\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF3\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd312d438cb54d4b68b189cf120fd1}{05943}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF3\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_FEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05944}05944\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF3\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_FEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05945}05945\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF2\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae271580139c8f7d241532d0c833afe06}{05946}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05947}05947\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TCIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05948}05948\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF2\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c87fe2679a6130003dd72b363e9c53}{05949}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_HTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05950}05950\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_HTIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05951}05951\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF2\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f9f609e2612044dd911f853c401ce9}{05952}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05953}05953\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05954}05954\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF2\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7a3d352057475b51e9627d497bf8d5}{05955}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF2\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_DMEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05956}05956\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF2\ \ \ \ \ \ \ \ \ \ DMA\_LISR\_DMEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05957}05957\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF2\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4c97aa0bf50b5ff36e271bde6b2285}{05958}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF2\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_FEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05959}05959\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF2\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_FEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05960}05960\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF1\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338a63d76a175d0ef90bd5469232cc69}{05961}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05962}05962\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TCIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05963}05963\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF1\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9343cd010bd919a13bf32f9a8d998f}{05964}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_HTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05965}05965\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_HTIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05966}05966\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF1\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014420a4087c5f7fa521536fed95a57b}{05967}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05968}05968\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05969}05969\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF1\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddcdc61bbf235161b59b2fa356fa3b}{05970}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF1\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_DMEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05971}05971\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF1\ \ \ \ \ \ \ \ \ \ DMA\_LISR\_DMEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05972}05972\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF1\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa932a51d97ae0952a1cf37b876ac9cbc}{05973}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF1\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_FEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05974}05974\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF1\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_FEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05975}05975\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF0\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6dc2ab51b3f572bf7dba9ee25354b}{05976}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TCIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05977}05977\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TCIF0\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TCIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05978}05978\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF0\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a05c426a6fc95eee5f6b387139293}{05979}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_HTIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05980}05980\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_HTIF0\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_HTIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05981}05981\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF0\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8213385927a3d6b07c3e035b331fead4}{05982}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_TEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05983}05983\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_TEIF0\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_TEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05984}05984\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF0\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66347e1824698903c1533784c2413f84}{05985}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF0\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_DMEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05986}05986\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_DMEIF0\ \ \ \ \ \ \ \ \ \ DMA\_LISR\_DMEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05987}05987\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF0\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecaf3690c72bee4bd08746779615dd}{05988}}\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF0\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_LISR\_FEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05989}05989\ \textcolor{preprocessor}{\#define\ DMA\_LISR\_FEIF0\ \ \ \ \ \ \ \ \ \ \ DMA\_LISR\_FEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05990}05990\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05991}05991\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_HISR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05992}05992\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF7\_Pos\ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cecdf83cc7589761412e00b3d71e657}{05993}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05994}05994\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TCIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05995}05995\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF7\_Pos\ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a223400ca195866f036f2a3cdf2029}{05996}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_HTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05997}05997\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_HTIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05998}05998\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF7\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l05999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754f465bbced1dec2e45bbb8fc9a3c4}{05999}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06000}06000\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06001}06001\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF7\_Pos\ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c027560b6bf31fb7926439500c32d6c}{06002}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF7\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_DMEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06003}06003\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF7\ \ \ \ \ \ \ \ \ \ DMA\_HISR\_DMEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06004}06004\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF7\_Pos\ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe1e3a74167419160edbbc759ca3789}{06005}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF7\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_FEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06006}06006\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF7\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_FEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06007}06007\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF6\_Pos\ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504bd4d44054ecc0974a59578f6f6ce}{06008}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06009}06009\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TCIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06010}06010\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF6\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b24166ff10769a7f325a6bda26272}{06011}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_HTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06012}06012\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_HTIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06013}06013\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF6\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d3a65ce374edd183b14be4f40356e2}{06014}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06015}06015\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06016}06016\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF6\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903b58a651a1aaf08e3058d9aefb2e76}{06017}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF6\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_DMEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06018}06018\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF6\ \ \ \ \ \ \ \ \ \ DMA\_HISR\_DMEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06019}06019\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF6\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1736288bfd961d56e8571bdc91bd65b}{06020}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF6\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_FEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06021}06021\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF6\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_FEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06022}06022\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF5\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c25c3b163cfb7c292d5ebce785a2b7}{06023}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06024}06024\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TCIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06025}06025\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF5\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad021f5ec7b128f0493f3f0989ad154ce}{06026}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_HTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06027}06027\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_HTIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06028}06028\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF5\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706c81ee1877cd6f10dd96fd1668d0f8}{06029}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06030}06030\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06031}06031\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF5\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae170cce8a55fc679cc5a50b1b947969d}{06032}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF5\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_DMEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06033}06033\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF5\ \ \ \ \ \ \ \ \ \ DMA\_HISR\_DMEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06034}06034\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF5\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4fff852e4fcf19079f79234caf9ae}{06035}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF5\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_FEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06036}06036\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF5\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_FEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06037}06037\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF4\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0436cbb07d44b1049a8c9ff1e5438c48}{06038}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06039}06039\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TCIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TCIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06040}06040\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF4\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117628ef3e354f4e6ce4ac3656bcd70}{06041}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_HTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06042}06042\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_HTIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_HTIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06043}06043\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF4\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac851827ca11788591231f3d29f4ecc1c}{06044}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_TEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06045}06045\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_TEIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_TEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06046}06046\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF4\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bcb3c175f9e00b37de22d0d5cc041d}{06047}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF4\_Msk\ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_DMEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06048}06048\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_DMEIF4\ \ \ \ \ \ \ \ \ \ DMA\_HISR\_DMEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06049}06049\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF4\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4eb12e7b05343a0bddd0dd413ba4c}{06050}}\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF4\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ DMA\_HISR\_FEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06051}06051\ \textcolor{preprocessor}{\#define\ DMA\_HISR\_FEIF4\ \ \ \ \ \ \ \ \ \ \ DMA\_HISR\_FEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06052}06052\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06053}06053\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_LIFCR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06054}06054\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF3\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a}{06055}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTCIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06056}06056\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF3\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTCIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06057}06057\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF3\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f893f7c820962403289cc0f05e58bd}{06058}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CHTIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06059}06059\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF3\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CHTIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06060}06060\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF3\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab970135917ddac9a49e5c5d246188}{06061}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06062}06062\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF3\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06063}06063\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF3\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87881333fb961788c6b31d08a9705cc5}{06064}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF3\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CDMEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06065}06065\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF3\ \ \ \ \ \ \ \ DMA\_LIFCR\_CDMEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06066}06066\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF3\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1733762b49e7da8c32a4d27044966872}{06067}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF3\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CFEIF3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06068}06068\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF3\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CFEIF3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06069}06069\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF2\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e090383d9196956fa52d732415263d}{06070}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTCIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06071}06071\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF2\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTCIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06072}06072\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF2\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac756f07e62c4b7f720924d67b42b9af7}{06073}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CHTIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06074}06074\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF2\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CHTIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06075}06075\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF2\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d209fe8a4bec205b32f36435895a3a}{06076}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06077}06077\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF2\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06078}06078\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF2\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8f0e26e7170255fb9d9fd31b1ccbe}{06079}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF2\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CDMEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06080}06080\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF2\ \ \ \ \ \ \ \ DMA\_LIFCR\_CDMEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06081}06081\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF2\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117212472340bb8a793f05a4dcb98f03}{06082}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF2\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CFEIF2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06083}06083\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF2\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CFEIF2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06084}06084\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF1\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc3bbc2471af2fc722698c394b5595}{06085}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTCIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06086}06086\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF1\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTCIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06087}06087\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF1\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3edca2d07701c0b50a844454593d54}{06088}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CHTIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06089}06089\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF1\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CHTIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06090}06090\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF1\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08b5acf028d011d3ccf519066f4e58e}{06091}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06092}06092\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF1\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06093}06093\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF1\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5941929a8582fdaf1e413063b56728}{06094}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF1\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CDMEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06095}06095\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF1\ \ \ \ \ \ \ \ DMA\_LIFCR\_CDMEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06096}06096\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF1\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0809a566feea19caa99820c0beb7593a}{06097}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF1\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CFEIF1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06098}06098\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF1\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CFEIF1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06099}06099\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF0\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99e08422f2f1ab8858824e873f0a5d}{06100}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF0\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTCIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06101}06101\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTCIF0\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTCIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06102}06102\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF0\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f3b2beb4ae475024f013bfbe7813e}{06103}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF0\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CHTIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06104}06104\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CHTIF0\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CHTIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06105}06105\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF0\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2bd6764a2c823750659f82e6ab82e4}{06106}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF0\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CTEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06107}06107\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CTEIF0\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CTEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06108}06108\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF0\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad09384dd4e933d5ae8490599f09b60f}{06109}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF0\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CDMEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06110}06110\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CDMEIF0\ \ \ \ \ \ \ \ DMA\_LIFCR\_CDMEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06111}06111\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e3b1026a57f00f382879e844835e95}{06112}}\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF0\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_LIFCR\_CFEIF0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06113}06113\ \textcolor{preprocessor}{\#define\ DMA\_LIFCR\_CFEIF0\ \ \ \ \ \ \ \ \ DMA\_LIFCR\_CFEIF0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06114}06114\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06115}06115\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ DMA\_HIFCR\ \ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06116}06116\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF7\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1f557e9a94cd3841f22f0955ab2a43}{06117}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTCIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06118}06118\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF7\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTCIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06119}06119\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF7\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a0e76673c186a39f9f717af2e2287}{06120}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CHTIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06121}06121\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF7\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CHTIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06122}06122\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF7\_Pos\ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c1daec30b9644c55db577867afe491}{06123}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06124}06124\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF7\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06125}06125\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF7\_Pos\ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5c753438fac42cee45e0e9a34fab6c}{06126}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF7\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CDMEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06127}06127\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF7\ \ \ \ \ \ \ \ DMA\_HIFCR\_CDMEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06128}06128\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF7\_Pos\ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962da3b48acc29b53beae6ae483f5331}{06129}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF7\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CFEIF7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06130}06130\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF7\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CFEIF7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06131}06131\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF6\_Pos\ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8367ef52cfc4bb3dd4e1bbf8c01fc189}{06132}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTCIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06133}06133\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF6\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTCIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06134}06134\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF6\_Pos\ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6464e076a7b905e1b4a73e367fb4488e}{06135}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CHTIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06136}06136\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF6\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CHTIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06137}06137\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF6\_Pos\ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4328c04dd38fc2360b7333d6e22d8f73}{06138}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06139}06139\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF6\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06140}06140\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF6\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798be301c7de50d3015965037a8ec2bd}{06141}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF6\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CDMEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06142}06142\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF6\ \ \ \ \ \ \ \ DMA\_HIFCR\_CDMEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06143}06143\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF6\_Pos\ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb45a54e669718435808019bd2b9fb}{06144}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF6\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CFEIF6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06145}06145\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF6\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CFEIF6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06146}06146\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF5\_Pos\ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bec2f8ae9244ef971aed8aa9253f7fe}{06147}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTCIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06148}06148\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF5\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTCIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06149}06149\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF5\_Pos\ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ff3abfbb813d2e7c030d9b16786d00}{06150}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CHTIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06151}06151\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF5\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CHTIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06152}06152\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF5\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca104c26dd5e9190434023a88d0dc4ac}{06153}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06154}06154\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF5\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06155}06155\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF5\_Pos\ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b99d7b4f3c6346ccafa79d425ee6873}{06156}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF5\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CDMEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06157}06157\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF5\ \ \ \ \ \ \ \ DMA\_HIFCR\_CDMEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06158}06158\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF5\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48755800a0d03cf51f6c69848c6e1ce}{06159}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF5\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CFEIF5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06160}06160\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF5\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CFEIF5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06161}06161\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF4\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02d30716d6c3e975c13073ae65f69e5}{06162}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTCIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06163}06163\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTCIF4\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTCIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06164}06164\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1aa9781098072d161c20890c3d1918}{06165}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CHTIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06166}06166\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CHTIF4\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CHTIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06167}06167\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF4\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa004e3db2fb6845a6678bd30d9a604}{06168}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CTEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06169}06169\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CTEIF4\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CTEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06170}06170\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF4\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5757329dbf0633cbe2ff33591b7f2d}{06171}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF4\_Msk\ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CDMEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06172}06172\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CDMEIF4\ \ \ \ \ \ \ \ DMA\_HIFCR\_CDMEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06173}06173\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF4\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6d4a4e8764fa0406a1c9dd1bc4535f}{06174}}\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF4\_Msk\ \ \ \ \ (0x1UL\ <<\ DMA\_HIFCR\_CFEIF4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06175}06175\ \textcolor{preprocessor}{\#define\ DMA\_HIFCR\_CFEIF4\ \ \ \ \ \ \ \ \ DMA\_HIFCR\_CFEIF4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06176}06176\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06177}06177\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_SxPAR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06178}06178\ \textcolor{preprocessor}{\#define\ DMA\_SxPAR\_PA\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19727ba46d26c121b0133381ceb4b521}{06179}}\ \textcolor{preprocessor}{\#define\ DMA\_SxPAR\_PA\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_SxPAR\_PA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ea0d30f566ad469a7794e088b93ecf}{06180}}\ \textcolor{preprocessor}{\#define\ DMA\_SxPAR\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ DMA\_SxPAR\_PA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06182}06182\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_SxM0AR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06183}06183\ \textcolor{preprocessor}{\#define\ DMA\_SxM0AR\_M0A\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9675f5a5f6306fe441e0ee395b055d36}{06184}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM0AR\_M0A\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_SxM0AR\_M0A\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad87688b73616d4ff9503421a820f1cf}{06185}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM0AR\_M0A\ \ \ \ \ \ \ \ \ \ \ DMA\_SxM0AR\_M0A\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06187}06187\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ DMA\_SxM1AR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06188}06188\ \textcolor{preprocessor}{\#define\ DMA\_SxM1AR\_M1A\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d1e5bcfadadcb890897b907225cd73}{06189}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM1AR\_M1A\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ DMA\_SxM1AR\_M1A\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae057bfb6e5d7b553b668a050fcdb152d}{06190}}\ \textcolor{preprocessor}{\#define\ DMA\_SxM1AR\_M1A\ \ \ \ \ \ \ \ \ \ \ DMA\_SxM1AR\_M1A\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06193}06193\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06194}06194\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06195}06195\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ External\ Interrupt/Event\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06196}06196\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06197}06197\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06198}06198\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_IMR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06199}06199\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{06200}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{06201}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06202}06202\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{06203}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{06204}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06205}06205\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{06206}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{06207}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06208}06208\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{06209}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{06210}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06211}06211\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{06212}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{06213}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06214}06214\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{06215}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{06216}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06217}06217\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{06218}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{06219}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06220}06220\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{06221}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{06222}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06223}06223\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{06224}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{06225}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06226}06226\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{06227}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{06228}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06229}06229\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{06230}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{06231}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR10\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06232}06232\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{06233}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{06234}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR11\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06235}06235\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{06236}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{06237}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR12\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06238}06238\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{06239}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{06240}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR13\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06241}06241\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{06242}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{06243}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR14\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06244}06244\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{06245}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{06246}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR15\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06247}06247\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR16\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{06248}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{06249}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR16\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06250}06250\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR17\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{06251}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{06252}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR17\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06253}06253\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR18\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{06254}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{06255}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR18\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06256}06256\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR19\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{06257}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{06258}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR19\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06259}06259\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR20\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9bb3e1445d27d46816b0be57cbfbbd}{06260}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}{06261}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR20\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06262}06262\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR21\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66e025fa607e21af5498613c7ec7ebf}{06263}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}{06264}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR21\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06265}06265\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR22\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c62ffabf9a216bc5d682fc0f1ad5f6}{06266}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_IMR\_MR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}{06267}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_MR22\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06269}06269\ \textcolor{comment}{/*\ Reference\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06270}06270\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06271}06271\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06272}06272\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06273}06273\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06274}06274\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06275}06275\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06276}06276\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06277}06277\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06278}06278\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06279}06279\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06280}06280\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06281}06281\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06282}06282\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06283}06283\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06284}06284\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06285}06285\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06286}06286\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR16}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06287}06287\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR17}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06288}06288\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR18}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06289}06289\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR19}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06290}06290\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR20}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06291}06291\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR21}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06292}06292\ \textcolor{preprocessor}{\#define\ \ EXTI\_IMR\_IM22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_MR22}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06293}06293\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_IM\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06eeb49b799d40a72140618195e6a55d}{06294}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FFFFFUL\ <<\ EXTI\_IMR\_IM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f23236f2d0bb9ed886556064714c50}{06295}}\ \textcolor{preprocessor}{\#define\ EXTI\_IMR\_IM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR\_IM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06297}06297\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_EMR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06298}06298\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR0\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{06299}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{06300}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06301}06301\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR1\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{06302}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{06303}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06304}06304\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR2\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{06305}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{06306}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06307}06307\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR3\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{06308}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{06309}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06310}06310\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR4\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{06311}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{06312}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06313}06313\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR5\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{06314}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{06315}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06316}06316\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR6\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{06317}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{06318}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06319}06319\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR7\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{06320}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{06321}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06322}06322\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR8\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{06323}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{06324}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06325}06325\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR9\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{06326}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{06327}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06328}06328\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR10\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{06329}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{06330}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR10\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06331}06331\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR11\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{06332}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{06333}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR11\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06334}06334\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR12\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{06335}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{06336}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR12\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06337}06337\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR13\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{06338}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{06339}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR13\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06340}06340\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR14\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{06341}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{06342}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR14\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06343}06343\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR15\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{06344}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{06345}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR15\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06346}06346\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR16\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{06347}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{06348}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR16\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06349}06349\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR17\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{06350}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{06351}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR17\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06352}06352\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR18\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{06353}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{06354}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR18\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06355}06355\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR19\_Pos\ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{06356}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{06357}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR19\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06358}06358\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR20\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae190c58438ea386748cb39b06fc2d62c}{06359}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}{06360}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR20\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06361}06361\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR21\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525d06c52556b824cbf29d85a8925532}{06362}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}{06363}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR21\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06364}06364\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR22\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c121c40bb976f66094ced0a851419a}{06365}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_EMR\_MR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}{06366}}\ \textcolor{preprocessor}{\#define\ EXTI\_EMR\_MR22\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06368}06368\ \textcolor{comment}{/*\ Reference\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06369}06369\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06370}06370\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06371}06371\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06372}06372\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06373}06373\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06374}06374\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06375}06375\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06376}06376\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06377}06377\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06378}06378\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06379}06379\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06380}06380\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06381}06381\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06382}06382\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06383}06383\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06384}06384\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06385}06385\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR16}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06386}06386\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR17}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06387}06387\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR18}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06388}06388\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR19}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06389}06389\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR20}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06390}06390\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR21}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06391}06391\ \textcolor{preprocessor}{\#define\ \ EXTI\_EMR\_EM22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_EMR\_MR22}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06392}06392\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06393}06393\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_RTSR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06394}06394\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{06395}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{06396}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR0\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06397}06397\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{06398}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{06399}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR1\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06400}06400\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{06401}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{06402}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR2\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06403}06403\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{06404}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{06405}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR3\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06406}06406\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{06407}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{06408}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR4\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06409}06409\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{06410}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{06411}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR5\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06412}06412\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{06413}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{06414}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR6\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06415}06415\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{06416}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{06417}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR7\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06418}06418\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{06419}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{06420}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR8\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06421}06421\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{06422}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{06423}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR9\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06424}06424\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{06425}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{06426}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR10\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06427}06427\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{06428}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{06429}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR11\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06430}06430\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{06431}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{06432}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR12\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06433}06433\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{06434}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{06435}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR13\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06436}06436\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{06437}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{06438}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR14\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06439}06439\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{06440}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{06441}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR15\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06442}06442\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR16\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{06443}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR16\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{06444}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR16\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06445}06445\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR17\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{06446}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR17\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{06447}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR17\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06448}06448\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR18\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{06449}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR18\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{06450}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR18\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06451}06451\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR19\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{06452}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR19\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{06453}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR19\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06454}06454\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR20\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3497416ddbe940f3f87bdbe94dcb423}{06455}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR20\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076319b89121213ea97b4767182b17bd}{06456}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR20\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06457}06457\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR21\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acfd045c5ef66801c4f70a7a529a210}{06458}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR21\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1fd6472c3739cb5d21ba25bb6f745d}{06459}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR21\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06460}06460\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR22\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf74a99ed3d1bc23d06f4e6d634b46f}{06461}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR22\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_RTSR\_TR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca577c5c1742e043ed5e0a2ffcc88f82}{06462}}\ \textcolor{preprocessor}{\#define\ EXTI\_RTSR\_TR22\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_RTSR\_TR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06464}06464\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_FTSR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06465}06465\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{06466}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{06467}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR0\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06468}06468\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{06469}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{06470}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR1\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06471}06471\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{06472}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{06473}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR2\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06474}06474\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{06475}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{06476}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR3\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06477}06477\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{06478}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{06479}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR4\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06480}06480\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{06481}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{06482}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR5\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06483}06483\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{06484}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{06485}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR6\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06486}06486\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{06487}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{06488}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR7\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06489}06489\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{06490}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{06491}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR8\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06492}06492\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{06493}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{06494}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR9\ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06495}06495\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR10\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{06496}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR10\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{06497}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR10\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06498}06498\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR11\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{06499}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR11\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{06500}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR11\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06501}06501\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR12\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{06502}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR12\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{06503}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR12\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06504}06504\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR13\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{06505}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR13\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{06506}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR13\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06507}06507\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR14\_Pos\ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{06508}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR14\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{06509}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR14\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06510}06510\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR15\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{06511}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR15\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{06512}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR15\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06513}06513\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR16\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{06514}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR16\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{06515}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR16\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06516}06516\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR17\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{06517}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR17\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{06518}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR17\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06519}06519\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR18\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{06520}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR18\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{06521}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR18\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06522}06522\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR19\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{06523}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR19\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{06524}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR19\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06525}06525\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR20\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f627753cee5eab2cc5111bc5698fd36}{06526}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR20\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae185289c161b407cdcd5ca185aca5477}{06527}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR20\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06528}06528\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR21\_Pos\ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb39db3d5a47c3e7baf4240b5738064}{06529}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR21\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04957f9a7aa38bc50d6ac9340697a826}{06530}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR21\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06531}06531\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR22\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06532}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39fdb81f4c5e0e4a566369b17b1a88a}{06532}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR22\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_FTSR\_TR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7931f3a5864584bc80de7ab3455517e}{06533}}\ \textcolor{preprocessor}{\#define\ EXTI\_FTSR\_TR22\ \ \ \ \ \ \ \ \ \ \ \ EXTI\_FTSR\_TR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06535}06535\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ EXTI\_SWIER\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06536}06536\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{06537}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER0\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{06538}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER0\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06539}06539\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER1\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{06540}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER1\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{06541}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER1\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06542}06542\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER2\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{06543}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER2\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{06544}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER2\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06545}06545\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER3\_Pos\ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{06546}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER3\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{06547}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER3\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06548}06548\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER4\_Pos\ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{06549}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER4\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{06550}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER4\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06551}06551\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER5\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{06552}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER5\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{06553}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER5\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06554}06554\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER6\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{06555}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER6\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{06556}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER6\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06557}06557\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER7\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{06558}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER7\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{06559}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER7\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06560}06560\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER8\_Pos\ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{06561}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER8\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{06562}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER8\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06563}06563\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER9\_Pos\ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{06564}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER9\_Msk\ \ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{06565}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER9\ \ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06566}06566\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER10\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{06567}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER10\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{06568}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER10\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06569}06569\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER11\_Pos\ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{06570}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER11\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{06571}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER11\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06572}06572\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER12\_Pos\ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{06573}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER12\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{06574}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER12\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06575}06575\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER13\_Pos\ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{06576}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER13\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{06577}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER13\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06578}06578\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER14\_Pos\ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{06579}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER14\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{06580}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER14\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06581}06581\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER15\_Pos\ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{06582}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER15\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{06583}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER15\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06584}06584\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER16\_Pos\ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{06585}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER16\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{06586}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER16\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06587}06587\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER17\_Pos\ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{06588}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER17\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{06589}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER17\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06590}06590\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER18\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{06591}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER18\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{06592}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER18\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06593}06593\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER19\_Pos\ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{06594}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER19\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{06595}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER19\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06596}06596\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER20\_Pos\ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed39df1c85fd5856af03e80a5f42e445}{06597}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER20\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac71bf967ecd31eaa57ba4064877a75b}{06598}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER20\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06599}06599\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER21\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53e7b09746e33f833ad4143bfeb4977}{06600}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER21\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b409de4bca55f1f16cd309e58e88e6}{06601}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER21\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06602}06602\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER22\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58cca6423fc2497df3e6a9ff5942ff3}{06603}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER22\_Msk\ \ \ \ (0x1UL\ <<\ EXTI\_SWIER\_SWIER22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd7759b8d48c722f05ea3d2e64fc02}{06604}}\ \textcolor{preprocessor}{\#define\ EXTI\_SWIER\_SWIER22\ \ \ \ \ \ \ \ EXTI\_SWIER\_SWIER22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06606}06606\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ EXTI\_PR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06607}06607\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR0\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{06608}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR0\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{06609}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06610}06610\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR1\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{06611}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{06612}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06613}06613\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR2\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{06614}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{06615}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06616}06616\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR3\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{06617}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{06618}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06619}06619\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR4\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{06620}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{06621}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06622}06622\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR5\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{06623}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR5\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{06624}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06625}06625\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR6\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{06626}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR6\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{06627}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06628}06628\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR7\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{06629}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR7\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{06630}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06631}06631\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR8\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{06632}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{06633}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06634}06634\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR9\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{06635}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR9\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{06636}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06637}06637\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR10\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{06638}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR10\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{06639}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06640}06640\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR11\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{06641}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR11\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR11\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{06642}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06643}06643\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR12\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{06644}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR12\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR12\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{06645}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06646}06646\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR13\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{06647}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR13\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR13\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{06648}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06649}06649\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR14\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{06650}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR14\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR14\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{06651}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06652}06652\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR15\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{06653}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR15\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR15\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{06654}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06655}06655\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR16\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{06656}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR16\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{06657}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR16\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06658}06658\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR17\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{06659}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR17\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR17\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{06660}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR17\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR17\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06661}06661\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR18\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{06662}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR18\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR18\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{06663}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR18\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR18\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06664}06664\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR19\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{06665}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR19\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR19\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{06666}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR19\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR19\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06667}06667\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR20\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02bf4106a2d978a81fc825c808eace4}{06668}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR20\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR20\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39358e6261a245eba447dfc1a1842e32}{06669}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR20\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR20\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06670}06670\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR21\_Pos\ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b7c51abb06113eb6b53ca2c963fba}{06671}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR21\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR21\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14b609a68b5c4cb4a20fb24e34954df}{06672}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR21\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR21\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06673}06673\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR22\_Pos\ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b7a89ed2d6deef9017757d311e52a}{06674}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR22\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ EXTI\_PR\_PR22\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199f21c468deeb2685865c26770ac07}{06675}}\ \textcolor{preprocessor}{\#define\ EXTI\_PR\_PR22\ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_PR\_PR22\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06677}06677\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06678}06678\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06679}06679\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06680}06680\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06681}06681\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06682}06682\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_ACR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06683}06683\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{06684}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FLASH\_ACR\_LATENCY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06685}06685\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_LATENCY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06686}06686\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_0WS\ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06687}06687\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_1WS\ \ \ \ \ \ \ \ \ \ 0x00000001U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06688}06688\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_2WS\ \ \ \ \ \ \ \ \ \ 0x00000002U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06689}06689\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_3WS\ \ \ \ \ \ \ \ \ \ 0x00000003U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06690}06690\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_4WS\ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06691}06691\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_5WS\ \ \ \ \ \ \ \ \ \ 0x00000005U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06692}06692\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_6WS\ \ \ \ \ \ \ \ \ \ 0x00000006U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06693}06693\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_LATENCY\_7WS\ \ \ \ \ \ \ \ \ \ 0x00000007U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06694}06694\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06695}06695\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06696}06696\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{06697}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_PRFTEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06698}06698\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_PRFTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_PRFTEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06699}06699\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{06700}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06701}06701\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06702}06702\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{06703}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06704}06704\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06705}06705\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{06706}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_ICRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06707}06707\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_ICRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_ICRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06708}06708\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{06709}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_ACR\_DCRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06710}06710\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_DCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_ACR\_DCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06711}06711\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE0\_ADDRESS\_Pos\ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e53f8ca7c06552c5383884a01908a58}{06712}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE0\_ADDRESS\_Msk\ \ \ \ (0x10008FUL\ <<\ FLASH\_ACR\_BYTE0\_ADDRESS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06713}06713\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE0\_ADDRESS\ \ \ \ \ \ \ \ FLASH\_ACR\_BYTE0\_ADDRESS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06714}06714\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE2\_ADDRESS\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb60f05f974d5fa62cea9de4dc907d1}{06715}}\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE2\_ADDRESS\_Msk\ \ \ \ (0x40023C03UL\ <<\ FLASH\_ACR\_BYTE2\_ADDRESS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06716}06716\ \textcolor{preprocessor}{\#define\ FLASH\_ACR\_BYTE2\_ADDRESS\ \ \ \ \ \ \ \ FLASH\_ACR\_BYTE2\_ADDRESS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06717}06717\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06718}06718\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_SR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06719}06719\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{06720}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_EOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06721}06721\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_EOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_EOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06722}06722\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd0272b01aaf5f6f7d69cd5906f3d755}{06723}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_SOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06724}06724\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_SOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_SOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06725}06725\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{06726}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_WRPERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06727}06727\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_WRPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_WRPERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06728}06728\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{06729}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGAERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06730}06730\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGAERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGAERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06731}06731\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGPERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caf6ab98ec1dd59205297dcf582c945}{06732}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGPERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGPERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06733}06733\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGPERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGPERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06734}06734\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{06735}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_PGSERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06736}06736\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_PGSERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_PGSERR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06737}06737\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{06738}}\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06739}06739\ \textcolor{preprocessor}{\#define\ FLASH\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_SR\_BSY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06740}06740\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06741}06741\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_CR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06742}06742\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{06743}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06744}06744\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06745}06745\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6479f79813e55ff738208840dd3abfeb}{06746}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_SER\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06747}06747\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_SER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06748}06748\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{06749}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_MER\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06750}06750\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_MER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_MER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06751}06751\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d162f1700e851ee1f94a541f761c7d}{06752}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06753}06753\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_SNB\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}{06754}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}{06755}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}{06756}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}{06757}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06758}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga734972442e2704a86bfb69c5707b33a1}{06758}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_SNB\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FLASH\_CR\_SNB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06759}06759\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6b8486e155b78a7617fe046bade831}{06760}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FLASH\_CR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06761}06761\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_PSIZE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}{06762}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}{06763}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_PSIZE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FLASH\_CR\_PSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06764}06764\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{06765}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_STRT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06766}06766\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_STRT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_STRT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06767}06767\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{06768}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_EOPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06769}06769\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_EOPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_EOPIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06770}06770\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06771}06771\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_ERRIE\_Pos)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06772}06772\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_ERRIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06773}06773\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{06774}}\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_CR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06775}06775\ \textcolor{preprocessor}{\#define\ FLASH\_CR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_CR\_LOCK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06776}06776\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06777}06777\ \textcolor{comment}{/*******************\ \ Bits\ definition\ for\ FLASH\_OPTCR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06778}06778\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTLOCK\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fb506626a51c8b29c864573f6c2835}{06779}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTLOCK\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_OPTLOCK\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06780}06780\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTLOCK\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_OPTLOCK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06781}06781\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTSTRT\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93699ed3b5dc9bb83833f2bf1610b11}{06782}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTSTRT\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_OPTSTRT\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06783}06783\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_OPTSTRT\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_OPTSTRT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06784}06784\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06785}06785\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\_0\ \ \ \ \ \ \ \ \ \ 0x00000004U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06786}06786\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\_1\ \ \ \ \ \ \ \ \ \ 0x00000008U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06787}06787\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bbb4145b4e60c9aba5a41b52ca7de42}{06788}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FLASH\_OPTCR\_BOR\_LEV\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06789}06789\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_BOR\_LEV\ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_BOR\_LEV\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06790}06790\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_WDG\_SW\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a820fdb171a46fddcc020aa769a7b87}{06791}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_WDG\_SW\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_WDG\_SW\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06792}06792\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_WDG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_WDG\_SW\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06793}06793\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STOP\_Pos\ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203b0fae4100b7cb942d38ab22459793}{06794}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STOP\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_nRST\_STOP\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06795}06795\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STOP\ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_nRST\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06796}06796\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STDBY\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3e4e48e88b93407109e671e8aaf0e}{06797}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STDBY\_Msk\ \ \ \ \ (0x1UL\ <<\ FLASH\_OPTCR\_nRST\_STDBY\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06798}06798\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nRST\_STDBY\ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_nRST\_STDBY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06799}06799\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc4c590daea652ce57f3a44a6a67d84}{06800}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06801}06801\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_RDP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}{06802}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}{06803}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}{06804}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}{06805}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}{06806}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}{06807}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}{06808}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}{06809}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_RDP\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FLASH\_OPTCR\_RDP\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06810}06810\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aa677769879cad328db0ee92829df}{06811}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ FLASH\_OPTCR\_nWRP\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06812}06812\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR\_nWRP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06813}06813\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00010000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06814}06814\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00020000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06815}06815\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00040000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06816}06816\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00080000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06817}06817\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00100000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06818}06818\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_5\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00200000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06819}06819\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_6\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00400000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06820}06820\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_7\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00800000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06821}06821\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_8\ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06822}06822\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_9\ \ \ \ \ \ \ \ \ \ \ \ \ 0x02000000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06823}06823\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_10\ \ \ \ \ \ \ \ \ \ \ \ 0x04000000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06824}06824\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR\_nWRP\_11\ \ \ \ \ \ \ \ \ \ \ \ 0x08000000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06825}06825\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06826}06826\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ FLASH\_OPTCR1\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06827}06827\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_Pos\ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584b3c849783bc64b9fde5f4f15090b6}{06828}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06829}06829\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\ \ \ \ \ \ \ \ \ \ \ \ \ \ FLASH\_OPTCR1\_nWRP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8704f7d9b4f2ed666a36fd524200393}{06830}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbe2ea161a6b8f8f9410097b56e7f37}{06831}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95055e7aee08960157182164896ab53e}{06832}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga215ec5e70d6f8e9bcfc23e808720b7b5}{06833}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552186f19bc88ebbceb4b20fd17fa15c}{06834}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4370733a7b56759492f1af72272d086}{06835}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecb61b8efdc36c40fce01e4cd1d5907}{06836}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e3446bcd7be06c230bc6cbceadae5cf}{06837}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aac6b31d856505401e3bef486df10f}{06838}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_8\ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab067bd8ab9645c93e6acf3b839dd8d}{06839}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_9\ \ \ \ \ \ \ \ \ \ \ \ (0x200UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf08f9db2b0ca30861faac54b6df672e}{06840}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_10\ \ \ \ \ \ \ \ \ \ \ (0x400UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244656eb3ca465d38aba14e92f8c5870}{06841}}\ \textcolor{preprocessor}{\#define\ FLASH\_OPTCR1\_nWRP\_11\ \ \ \ \ \ \ \ \ \ \ (0x800UL\ <<\ FLASH\_OPTCR1\_nWRP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06843}06843\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06844}06844\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06845}06845\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Flexible\ Static\ Memory\ Controller\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06846}06846\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06847}06847\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06848}06848\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BCR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06849}06849\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MBKEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb54a74314811fa88d317a79004527c}{06850}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_MBKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}{06851}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MBKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06852}06852\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MUXEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1346d0cf99bad4d9863fd777d1930d6c}{06853}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_MUXEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}{06854}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MUXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06856}06856\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76cf34bfdd2f5d9a7959fee17050319f}{06857}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BCR1\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}{06858}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}{06859}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MTYP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}{06860}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MTYP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR1\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06862}06862\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MWID\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e42eb74853897be5a39fe4e8549d166}{06863}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BCR1\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}{06864}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MWID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}{06865}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MWID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}{06866}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_MWID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR1\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06868}06868\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_FACCEN\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5822754c7aa0947d0b6623d884438f0e}{06869}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_FACCEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_FACCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}{06870}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_FACCEN\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_FACCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06871}06871\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_BURSTEN\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093941fc5df6f3d174d23a4863be87c3}{06872}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_BURSTEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_BURSTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}{06873}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_BURSTEN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_BURSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06874}06874\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WAITPOL\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ec261e040de2455880252747ec2954}{06875}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WAITPOL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_WAITPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}{06876}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WAITPOL\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_WAITPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06877}06877\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WRAPMOD\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07f435df040041ae6b196ebc57e5038}{06878}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WRAPMOD\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_WRAPMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}{06879}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WRAPMOD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_WRAPMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06880}06880\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WAITCFG\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccfccbca149c2df3ec50918bcb5822e}{06881}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WAITCFG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_WAITCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}{06882}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WAITCFG\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_WAITCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06883}06883\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6049a6f86dcc5df8daaaa481e6927d}{06884}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_WREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}{06885}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06886}06886\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WAITEN\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423ede6efc2a21e6a832faf9154df8a0}{06887}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WAITEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_WAITEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}{06888}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_WAITEN\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_WAITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06889}06889\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_EXTMOD\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c8fad26fdda8528641ccde63012333}{06890}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_EXTMOD\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_EXTMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}{06891}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_EXTMOD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_EXTMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06892}06892\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_ASYNCWAIT\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2587d2fc09a87653afa500cc77ce010}{06893}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_ASYNCWAIT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_ASYNCWAIT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}{06894}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_ASYNCWAIT\ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_ASYNCWAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06895}06895\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_CPSIZE\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10293af49314e88488ceb0d3e0faa53a}{06896}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_CPSIZE\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FSMC\_BCR1\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192791b6dc4c25e4992b07f098006a4e}{06897}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_CPSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_CPSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f6d13b70b5cadaf0325336ffa204c2}{06898}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_CPSIZE\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f9cde76aa0df2b76bec396614542d2}{06899}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_CPSIZE\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR1\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b7e96850fe4f75e4ad878696ef94356}{06900}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_CPSIZE\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BCR1\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06901}06901\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_CBURSTRW\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56ae50002811cf51dce4cb26da2a18bb}{06902}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_CBURSTRW\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR1\_CBURSTRW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}{06903}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR1\_CBURSTRW\ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR1\_CBURSTRW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06905}06905\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BCR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06906}06906\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MBKEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ef33bf632e3d9fbe345050be4f322a}{06907}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_MBKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}{06908}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MBKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06909}06909\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MUXEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf9eb6b6bdd6af3179dddcaabca890a}{06910}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_MUXEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}{06911}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MUXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06913}06913\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166ddafe3e417b6bb11f233e4e2dedf3}{06914}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BCR2\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}{06915}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}{06916}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MTYP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}{06917}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MTYP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR2\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06919}06919\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MWID\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f1c8878a8d8a6680537bf0c5ae926}{06920}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BCR2\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}{06921}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MWID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}{06922}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MWID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}{06923}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_MWID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR2\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06925}06925\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_FACCEN\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a7aed98f38419b4d55f4e746ddb78}{06926}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_FACCEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_FACCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}{06927}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_FACCEN\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_FACCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06928}06928\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_BURSTEN\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ef7898a3300a0e437e98e0f3e266e3}{06929}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_BURSTEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_BURSTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}{06930}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_BURSTEN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_BURSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06931}06931\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WAITPOL\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363eda93ed7acbb8f0d18a3a291730c7}{06932}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WAITPOL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_WAITPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}{06933}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WAITPOL\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_WAITPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06934}06934\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WRAPMOD\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3424ec4e7bd6b62133ca3427cc80293c}{06935}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WRAPMOD\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_WRAPMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}{06936}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WRAPMOD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_WRAPMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06937}06937\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WAITCFG\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0200789ac85e6c5e1e481c3df1446e18}{06938}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WAITCFG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_WAITCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}{06939}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WAITCFG\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_WAITCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06940}06940\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33a8ad888dead565af3852d70b3ad6b9}{06941}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_WREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}{06942}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06943}06943\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WAITEN\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c82d9bdf8bfef070bc96dcfe7e3d8d}{06944}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WAITEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_WAITEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}{06945}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_WAITEN\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_WAITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06946}06946\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_EXTMOD\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d624c95c3930043d2561545ecfd5a5}{06947}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_EXTMOD\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_EXTMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}{06948}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_EXTMOD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_EXTMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06949}06949\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_ASYNCWAIT\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afee4a8591dcaaa4161fbb6ca509c68}{06950}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_ASYNCWAIT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_ASYNCWAIT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}{06951}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_ASYNCWAIT\ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_ASYNCWAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06952}06952\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_CPSIZE\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379d9cd3ddb5ad5c73a6aaecd6a39842}{06953}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_CPSIZE\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FSMC\_BCR2\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4546f80f34121d6700fbb8389f69854a}{06954}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_CPSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_CPSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd12d2e7ea6f99a6fb5c2519d3f7a48}{06955}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_CPSIZE\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db6a0901e5f500c9c907a8fa2304c4d}{06956}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_CPSIZE\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR2\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983f7ba781deff462208b000d0749d42}{06957}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_CPSIZE\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BCR2\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06958}06958\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_CBURSTRW\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354accac428f799c4156a56f43d81c5e}{06959}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_CBURSTRW\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR2\_CBURSTRW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}{06960}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR2\_CBURSTRW\ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR2\_CBURSTRW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06962}06962\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BCR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06963}06963\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MBKEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969d8a0800e499c8cfaae30766673baf}{06964}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_MBKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}{06965}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MBKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06966}06966\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MUXEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade598d66e7b6ff96d1cc42e78566291b}{06967}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_MUXEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}{06968}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MUXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06970}06970\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988d00e68c4a63b1fc0b575bd9297db2}{06971}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BCR3\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}{06972}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}{06973}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MTYP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}{06974}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MTYP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR3\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06976}06976\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MWID\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd430671ae5969640d73b758ffdf612}{06977}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BCR3\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}{06978}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MWID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}{06979}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MWID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}{06980}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_MWID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR3\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06982}06982\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_FACCEN\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38db506ff5f00d90249a3a8521df490b}{06983}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_FACCEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_FACCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}{06984}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_FACCEN\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_FACCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06985}06985\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_BURSTEN\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633d9f36439fa9f12c12c2a46152624b}{06986}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_BURSTEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_BURSTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}{06987}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_BURSTEN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_BURSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06988}06988\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WAITPOL\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76308f3761147bead10be8690363ba75}{06989}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WAITPOL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_WAITPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}{06990}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WAITPOL\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_WAITPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06991}06991\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WRAPMOD\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03d16e63e73b02834d26f33cc91dc64}{06992}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WRAPMOD\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_WRAPMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}{06993}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WRAPMOD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_WRAPMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06994}06994\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WAITCFG\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ce7ee19c1952a2cd3a7dd07988d404}{06995}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WAITCFG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_WAITCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}{06996}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WAITCFG\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_WAITCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06997}06997\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe425cfa93902161f696ee0d9b26e9c5}{06998}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_WREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l06999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}{06999}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07000}07000\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WAITEN\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955ff9500147df62bd5e71fd46ab399c}{07001}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WAITEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_WAITEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}{07002}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_WAITEN\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_WAITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07003}07003\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_EXTMOD\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f660417a9ec23815a2d362dea91b1e3}{07004}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_EXTMOD\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_EXTMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}{07005}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_EXTMOD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_EXTMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07006}07006\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_ASYNCWAIT\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c1483478667f1f1121b1b53aaf5bbc}{07007}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_ASYNCWAIT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_ASYNCWAIT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}{07008}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_ASYNCWAIT\ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_ASYNCWAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07009}07009\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_CPSIZE\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e584400d48bf2a9f09b16d93e9aab4}{07010}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_CPSIZE\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FSMC\_BCR3\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7953ee4991f90a96c3b6a72315731}{07011}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_CPSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_CPSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe607c14de8dfcce9919fecba70f4b4}{07012}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_CPSIZE\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6790c025341fd005cee64fb8a4a231d8}{07013}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_CPSIZE\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR3\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d43cb841e9374c76e93ea443630ad}{07014}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_CPSIZE\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BCR3\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07015}07015\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_CBURSTRW\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14301188370a35a883fbd2c29fbfab7}{07016}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_CBURSTRW\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR3\_CBURSTRW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}{07017}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR3\_CBURSTRW\ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR3\_CBURSTRW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07019}07019\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BCR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07020}07020\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MBKEN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b3f9e5b69de79c42b203113832b8767}{07021}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_MBKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}{07022}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MBKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_MBKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07023}07023\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MUXEN\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1556380a7357a40ef14a0e064adb39ef}{07024}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_MUXEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}{07025}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MUXEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_MUXEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07027}07027\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4900e19f018d5deee5bbbd8605ccc9}{07028}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BCR4\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}{07029}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_MTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}{07030}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MTYP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}{07031}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MTYP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR4\_MTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07033}07033\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MWID\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad01b905b7a139494a1577694bb6401f}{07034}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BCR4\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}{07035}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MWID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_MWID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}{07036}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MWID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}{07037}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_MWID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR4\_MWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07039}07039\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_FACCEN\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887e51078b00ac24b3ac8a5ff1d2290c}{07040}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_FACCEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_FACCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}{07041}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_FACCEN\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_FACCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07042}07042\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_BURSTEN\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adae69dfd0ea81a4e50501b4e71dcf1}{07043}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_BURSTEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_BURSTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}{07044}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_BURSTEN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_BURSTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07045}07045\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WAITPOL\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12e7172887f85904c50033b9d8b78fd}{07046}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WAITPOL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_WAITPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}{07047}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WAITPOL\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_WAITPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07048}07048\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WRAPMOD\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f39d62a63c9708594f0d9819d3ad2a}{07049}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WRAPMOD\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_WRAPMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}{07050}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WRAPMOD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_WRAPMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07051}07051\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WAITCFG\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe8c8ee1b76354cdd74bb024e2b036d}{07052}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WAITCFG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_WAITCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}{07053}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WAITCFG\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_WAITCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07054}07054\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WREN\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3879a08367749ad58d7f17708998f28}{07055}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_WREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}{07056}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_WREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07057}07057\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WAITEN\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ba3588b86b81122eb8da69f0593741}{07058}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WAITEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_WAITEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}{07059}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_WAITEN\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_WAITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07060}07060\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_EXTMOD\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d523e6b38ea3647b831b65a596faca}{07061}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_EXTMOD\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_EXTMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}{07062}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_EXTMOD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_EXTMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07063}07063\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_ASYNCWAIT\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486c5a22b57dba36a2010257c92514ca}{07064}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_ASYNCWAIT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_ASYNCWAIT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}{07065}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_ASYNCWAIT\ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_ASYNCWAIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07066}07066\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_CPSIZE\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a79495e98a82e6895d4b51c66b9af59}{07067}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_CPSIZE\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FSMC\_BCR4\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40c68c7a7806c531d78af3ba712f0cd}{07068}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_CPSIZE\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_CPSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801fee8ca2fcd5c881f95fa7eb319160}{07069}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_CPSIZE\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7615f0150d36affdecdb05bdff084020}{07070}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_CPSIZE\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BCR4\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bdb0695f948fa7369451fc38380c12}{07071}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_CPSIZE\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BCR4\_CPSIZE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07072}07072\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_CBURSTRW\_Pos\ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b3d5023ae64207d965b9d26816b72}{07073}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_CBURSTRW\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BCR4\_CBURSTRW\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}{07074}}\ \textcolor{preprocessor}{\#define\ FSMC\_BCR4\_CBURSTRW\ \ \ \ \ \ \ \ \ \ \ FSMC\_BCR4\_CBURSTRW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07076}07076\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BTR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07077}07077\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDSET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b91cf869f5ab06c40ad7620ae59ffa8}{07078}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}{07079}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDSET\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}{07080}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDSET\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}{07081}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDSET\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}{07082}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDSET\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}{07083}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDSET\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07085}07085\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDHLD\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1abafea7ca6c3eecc720b4e9e15b3e}{07086}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}{07087}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}{07088}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDHLD\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07089}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}{07089}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDHLD\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}{07090}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDHLD\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}{07091}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ADDHLD\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07093}07093\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a503b09190898423d53534300bf397}{07094}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_BTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}{07095}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}{07096}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_BTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}{07097}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_BTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}{07098}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_BTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}{07099}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_BTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46c64dd27460218f4398f84f8a1eb050}{07100}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_BTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d19491b3e729c6aac0fea41cc62b695}{07101}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_5\ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_BTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c28cb325d28369d1a9ef764c63887b}{07102}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_6\ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_BTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f54453aa732f52cbb5a1562d2eddd23}{07103}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATAST\_7\ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_BTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07105}07105\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_BUSTURN\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd0e3c6b2b476a6e6c0578a2bdf3d5d}{07106}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_BUSTURN\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}{07107}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_BUSTURN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}{07108}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_BUSTURN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}{07109}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_BUSTURN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}{07110}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_BUSTURN\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}{07111}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_BUSTURN\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07113}07113\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_CLKDIV\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c720b329720574b2c8d30c072f78716}{07114}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR1\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}{07115}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_CLKDIV\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}{07116}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_CLKDIV\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR1\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}{07117}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_CLKDIV\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR1\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}{07118}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_CLKDIV\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR1\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}{07119}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_CLKDIV\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR1\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07121}07121\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATLAT\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c7f2d933e94d7f60c22027558f2a23}{07122}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATLAT\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR1\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}{07123}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATLAT\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_DATLAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}{07124}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATLAT\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR1\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}{07125}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATLAT\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR1\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}{07126}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATLAT\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR1\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}{07127}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_DATLAT\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR1\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07129}07129\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ACCMOD\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f35ab9565eeb82324ab5015237cdbd}{07130}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BTR1\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}{07131}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR1\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}{07132}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ACCMOD\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR1\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}{07133}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR1\_ACCMOD\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR1\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07135}07135\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BTR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07136}07136\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDSET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903bf76eee82e88b1cefc9d1ed1aa4c7}{07137}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}{07138}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDSET\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR2\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}{07139}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDSET\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}{07140}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDSET\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}{07141}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDSET\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}{07142}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDSET\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07144}07144\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDHLD\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe23e10bb28cb59dced9d9db5a4106db}{07145}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}{07146}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR2\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}{07147}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDHLD\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}{07148}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDHLD\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}{07149}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDHLD\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}{07150}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ADDHLD\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07152}07152\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f2c0de6b8e42c44f1006a29507ce07}{07153}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_BTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}{07154}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR2\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}{07155}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_BTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}{07156}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_BTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}{07157}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_BTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}{07158}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_BTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4856fb97d7d04d612f24d7267e6c9b76}{07159}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_BTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb50ada649984a8bde5535cc3163344c}{07160}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_5\ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_BTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4784549001168b5ab21a93852100d0}{07161}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_6\ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_BTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdd6994cb33a10447cbce5c563746da}{07162}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATAST\_7\ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_BTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07164}07164\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_BUSTURN\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92af3fcfa317680d6fc598faa951d8e9}{07165}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_BUSTURN\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}{07166}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_BUSTURN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR2\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}{07167}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_BUSTURN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}{07168}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_BUSTURN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}{07169}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_BUSTURN\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}{07170}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_BUSTURN\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07172}07172\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_CLKDIV\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9c74d5bceaaa34ce11040cff130c7c}{07173}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR2\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}{07174}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_CLKDIV\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR2\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07175}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}{07175}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_CLKDIV\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR2\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}{07176}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_CLKDIV\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR2\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}{07177}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_CLKDIV\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR2\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}{07178}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_CLKDIV\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR2\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07180}07180\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATLAT\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3518166716c8654e8c0ad881bf0d2c66}{07181}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATLAT\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR2\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}{07182}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATLAT\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR2\_DATLAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}{07183}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATLAT\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR2\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}{07184}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATLAT\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR2\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}{07185}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATLAT\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR2\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}{07186}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_DATLAT\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR2\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07188}07188\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ACCMOD\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad11258e9138b98bf6387167f0a2645f9}{07189}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BTR2\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}{07190}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR2\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}{07191}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ACCMOD\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR2\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}{07192}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR2\_ACCMOD\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR2\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07194}07194\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FSMC\_BTR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07195}07195\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDSET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a2fd577c6b176ec1d1ed35f4230ea74}{07196}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}{07197}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDSET\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR3\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}{07198}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDSET\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}{07199}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDSET\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}{07200}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDSET\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}{07201}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDSET\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07203}07203\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDHLD\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf5884c4cc7c453908e3ac5272244b7}{07204}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}{07205}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR3\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}{07206}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDHLD\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}{07207}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDHLD\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}{07208}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDHLD\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}{07209}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ADDHLD\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07211}07211\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38dfdbab53cbef7b90eb2503114f121}{07212}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_BTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}{07213}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR3\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}{07214}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_BTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}{07215}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_BTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}{07216}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_BTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}{07217}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_BTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab78ca925e07c24a308b1e603ed42aae1}{07218}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_BTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b61775591ffb8faef03a13435fd98b8}{07219}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_5\ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_BTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d58607a3de993f0f7227a14b81ab56c}{07220}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_6\ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_BTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10dc7226824fa6ad00380417b3ba095d}{07221}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATAST\_7\ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_BTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07223}07223\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_BUSTURN\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87c9110d709faefbf2d08ee49ca874}{07224}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_BUSTURN\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}{07225}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_BUSTURN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR3\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}{07226}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_BUSTURN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}{07227}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_BUSTURN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}{07228}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_BUSTURN\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}{07229}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_BUSTURN\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07231}07231\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_CLKDIV\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050d3fd57381342b9c5d1153623e5d64}{07232}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR3\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}{07233}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_CLKDIV\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR3\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}{07234}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_CLKDIV\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR3\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}{07235}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_CLKDIV\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR3\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}{07236}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_CLKDIV\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR3\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}{07237}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_CLKDIV\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR3\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07239}07239\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATLAT\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b7682eb997746f807814f4d41ca6b}{07240}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATLAT\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR3\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}{07241}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATLAT\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR3\_DATLAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}{07242}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATLAT\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR3\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}{07243}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATLAT\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR3\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}{07244}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATLAT\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR3\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}{07245}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_DATLAT\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR3\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07247}07247\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ACCMOD\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02766e5c7ca9549655ea80d68267062e}{07248}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BTR3\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}{07249}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR3\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}{07250}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ACCMOD\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR3\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}{07251}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR3\_ACCMOD\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR3\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07253}07253\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BTR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07254}07254\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDSET\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffb05b35bc25ca9f5f8629e241482c2}{07255}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}{07256}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDSET\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR4\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}{07257}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDSET\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}{07258}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDSET\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}{07259}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDSET\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}{07260}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDSET\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07262}07262\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDHLD\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabb5da557aa89d3f786f2bae2fb3bf0}{07263}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}{07264}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR4\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}{07265}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDHLD\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}{07266}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDHLD\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}{07267}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDHLD\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}{07268}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ADDHLD\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07270}07270\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab99647a6ac8c924ad739bc5cc7244c01}{07271}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_BTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}{07272}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR4\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}{07273}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_BTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}{07274}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_BTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}{07275}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_BTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}{07276}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_BTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6f871ca941d2beed194d2fc5190183}{07277}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_BTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa798a7170769793b25d5cc37e9eff679}{07278}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_5\ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_BTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c89f39ac5a74bdd3fc406da173fe79}{07279}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_6\ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_BTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633b76f7fce6507cf044dcb3d82a0d8d}{07280}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATAST\_7\ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_BTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07282}07282\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_BUSTURN\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72c6ff1ec6f4fb7dee9a109ddc9835f}{07283}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_BUSTURN\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}{07284}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_BUSTURN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR4\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}{07285}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_BUSTURN\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}{07286}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_BUSTURN\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}{07287}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_BUSTURN\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}{07288}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_BUSTURN\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07290}07290\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_CLKDIV\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d19a8021d7c397928886a751546a0f}{07291}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR4\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}{07292}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_CLKDIV\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR4\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}{07293}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_CLKDIV\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR4\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}{07294}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_CLKDIV\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR4\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}{07295}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_CLKDIV\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR4\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}{07296}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_CLKDIV\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR4\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07298}07298\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATLAT\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737ae8e9d7fbf9906256a03e24d498aa}{07299}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATLAT\_Msk\ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BTR4\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}{07300}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATLAT\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR4\_DATLAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}{07301}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATLAT\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR4\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}{07302}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATLAT\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR4\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}{07303}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATLAT\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BTR4\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}{07304}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_DATLAT\_3\ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BTR4\_DATLAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07306}07306\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ACCMOD\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37535c8d3cc7d4388312e6640d513f6a}{07307}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BTR4\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}{07308}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BTR4\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}{07309}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ACCMOD\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BTR4\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}{07310}}\ \textcolor{preprocessor}{\#define\ FSMC\_BTR4\_ACCMOD\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BTR4\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07312}07312\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BWTR1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07313}07313\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDSET\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513a9612a5c7c61086b2f85d83e2653f}{07314}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDSET\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}{07315}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDSET\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR1\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}{07316}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDSET\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}{07317}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDSET\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}{07318}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDSET\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}{07319}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDSET\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR1\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07321}07321\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDHLD\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4772c530938b9f655bb0a807b9cd0f9d}{07322}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDHLD\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}{07323}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR1\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}{07324}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDHLD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}{07325}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDHLD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}{07326}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDHLD\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}{07327}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ADDHLD\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR1\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07329}07329\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de71f2a794f4e7a5e3135c715f644cc}{07330}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_BWTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}{07331}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR1\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}{07332}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_BWTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}{07333}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_BWTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}{07334}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_BWTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}{07335}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_BWTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b5d7ddf6673ff23684c147c192f61b}{07336}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_BWTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211042c480c7d87941b584a591f7d0ab}{07337}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_BWTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62232d4ec2bbbf375cfa555f947345fa}{07338}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_BWTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7768908f2843432c6e4a4eb8e5153539}{07339}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_DATAST\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_BWTR1\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07341}07341\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_BUSTURN\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60c9f9abbf9f8110e9d7d5b729932af0}{07342}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_BUSTURN\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07343}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01289633ae20e7face5cb85cc031b532}{07343}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_BUSTURN\ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR1\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fad3a30bdcb37dadcf7a443798e202}{07344}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_BUSTURN\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c0dc053a9639673abb045e1d50756fa}{07345}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_BUSTURN\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafafcc625222c5be36a617572881d6704}{07346}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_BUSTURN\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd830ff4d12444139479977ee13c730b}{07347}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_BUSTURN\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR1\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07349}07349\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ACCMOD\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb84768b1b7f99be132fd7fabf109710}{07350}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ACCMOD\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BWTR1\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}{07351}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR1\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}{07352}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ACCMOD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR1\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}{07353}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR1\_ACCMOD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR1\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07355}07355\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BWTR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07356}07356\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDSET\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124ca65a19ddd2bf11faba48c98f3e84}{07357}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDSET\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}{07358}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDSET\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR2\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}{07359}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDSET\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}{07360}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDSET\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}{07361}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDSET\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}{07362}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDSET\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR2\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07364}07364\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDHLD\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a432338fb1c54a6d09a5646556dc1a0}{07365}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDHLD\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}{07366}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR2\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}{07367}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDHLD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}{07368}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDHLD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}{07369}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDHLD\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}{07370}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ADDHLD\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR2\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07372}07372\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8e67d5ff1e02c745ce4db92a251e7f}{07373}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_BWTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}{07374}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR2\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}{07375}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_BWTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}{07376}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_BWTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}{07377}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_BWTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}{07378}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_BWTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59727cc45244014c0837b63b79787ef8}{07379}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_BWTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7bb34356cc805ef2354194307e4119c}{07380}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_BWTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348a18f1a4b0c5463a8692a9f12464a9}{07381}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_BWTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6497892b70d765d6f54b43351140d9c8}{07382}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_DATAST\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_BWTR2\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07384}07384\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_BUSTURN\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb530ab2bf59ff2d2c1339177dc5b}{07385}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_BUSTURN\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46c9ba35109d12ff41e5d40f16911546}{07386}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_BUSTURN\ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR2\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e0a32552e1d57efa9ecacb5121a685}{07387}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_BUSTURN\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6ea37fe04083cee9202e3b814095cd}{07388}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_BUSTURN\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff765b875a7e16a849d6019e1af147f0}{07389}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_BUSTURN\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0684d050236cdf6c0a1b6e99c523fd}{07390}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_BUSTURN\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR2\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07392}07392\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ACCMOD\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cebbf681a61a82429105f62eff22230}{07393}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ACCMOD\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BWTR2\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}{07394}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR2\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}{07395}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ACCMOD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR2\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}{07396}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR2\_ACCMOD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR2\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07398}07398\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BWTR3\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07399}07399\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDSET\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc45a7e8a398c8932cd545fb3ed10a6}{07400}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDSET\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}{07401}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDSET\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR3\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}{07402}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDSET\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}{07403}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDSET\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}{07404}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDSET\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}{07405}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDSET\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR3\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07407}07407\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDHLD\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1025758662868a34da456a8f3c9600dd}{07408}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDHLD\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}{07409}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR3\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}{07410}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDHLD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}{07411}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDHLD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}{07412}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDHLD\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}{07413}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ADDHLD\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR3\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07415}07415\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d5ed2f485b7b92825e4677e11e095a}{07416}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_BWTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}{07417}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR3\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}{07418}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_BWTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}{07419}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_BWTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}{07420}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_BWTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}{07421}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_BWTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd5b6e11c52314eb07772d72353002fa}{07422}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_BWTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590322c15eb3fb579edec41fd4a86ea5}{07423}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_BWTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aec6604821cd38fafbceeaf81556d63}{07424}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_BWTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e7035f0bb60e6082f699ee98d2ffc2}{07425}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_DATAST\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_BWTR3\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07427}07427\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_BUSTURN\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4922c75c6b3c2baf134ad5119a97a098}{07428}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_BUSTURN\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333004366913e1c938f2efb57c259c39}{07429}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_BUSTURN\ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR3\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966a4bb7d0878efc320d50457c26749d}{07430}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_BUSTURN\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b560ff9aaa44e2f4a18ac548c8d65e}{07431}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_BUSTURN\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89448c3668da87fe261d575166325f3d}{07432}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_BUSTURN\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e615ef161c836eb338cc410f474cf6}{07433}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_BUSTURN\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR3\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07435}07435\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ACCMOD\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc2c37152b55b3c8c5e178778567261}{07436}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ACCMOD\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BWTR3\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}{07437}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR3\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}{07438}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ACCMOD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR3\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}{07439}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR3\_ACCMOD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR3\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07441}07441\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_BWTR4\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07442}07442\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDSET\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9acf4808b842bc735479c137aceb01}{07443}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDSET\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}{07444}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDSET\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR4\_ADDSET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}{07445}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDSET\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}{07446}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDSET\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}{07447}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDSET\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}{07448}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDSET\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR4\_ADDSET\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07450}07450\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDHLD\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cf1485c80e4326e49ab8dc889e5537}{07451}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDHLD\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}{07452}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDHLD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR4\_ADDHLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}{07453}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDHLD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}{07454}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDHLD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}{07455}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDHLD\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}{07456}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ADDHLD\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR4\_ADDHLD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07458}07458\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae370408fcf34c2db09d389102c249b1e}{07459}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_BWTR4\_DATAST\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}{07460}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR4\_DATAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}{07461}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_0\ \ \ \ \ \ \ \ \ \ 0x00000100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}{07462}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_1\ \ \ \ \ \ \ \ \ \ 0x00000200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}{07463}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_2\ \ \ \ \ \ \ \ \ \ 0x00000400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}{07464}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_3\ \ \ \ \ \ \ \ \ \ 0x00000800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8dde48be5fa0ea0e920d72e7b43ad0}{07465}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_4\ \ \ \ \ \ \ \ \ \ 0x00001000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff7e92fad8d55c205ee1225868c54a4}{07466}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_5\ \ \ \ \ \ \ \ \ \ 0x00002000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dbfd952e906c67ec6bb813d220638f9}{07467}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_6\ \ \ \ \ \ \ \ \ \ 0x00004000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a7e379e49efcdb4a42ed45eb20c620}{07468}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_DATAST\_7\ \ \ \ \ \ \ \ \ \ 0x00008000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07470}07470\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_BUSTURN\_Pos\ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152a5383e408f7ec2e000fcf40f335df}{07471}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_BUSTURN\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_BWTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2251ad4a30e8fd743b5ee0cf1f64b479}{07472}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_BUSTURN\ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR4\_BUSTURN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc959ee76e0bf42eca48b4cc8ddb5bf6}{07473}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_BUSTURN\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e77325faba8acb512b97a5bfac186df}{07474}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_BUSTURN\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc92938093fc0c4da4b3e82b0ac0f440}{07475}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_BUSTURN\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_BWTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c239a600bcaa8addc11ef97c5c6248c}{07476}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_BUSTURN\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_BWTR4\_BUSTURN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07478}07478\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ACCMOD\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9daae3a3b8aaafa7afc2069debd8d14}{07479}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ACCMOD\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_BWTR4\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}{07480}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ACCMOD\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_BWTR4\_ACCMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}{07481}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ACCMOD\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_BWTR4\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}{07482}}\ \textcolor{preprocessor}{\#define\ FSMC\_BWTR4\_ACCMOD\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_BWTR4\_ACCMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07484}07484\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PCR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07485}07485\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PWAITEN\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427ff4cc50d76345ee3d8885f7f09863}{07486}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PWAITEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR2\_PWAITEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}{07487}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PWAITEN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_PWAITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07488}07488\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PBKEN\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23ca7d9404f38c74f54c617779417247}{07489}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PBKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR2\_PBKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}{07490}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PBKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_PBKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07491}07491\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf702c34178ab9c91c1e5e31c5b6b8f}{07492}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR2\_PTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}{07493}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_PTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07495}07495\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PWID\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaeb0bbbb281a4cc378e1ac5c0af401b}{07496}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PWID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_PCR2\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}{07497}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PWID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_PWID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}{07498}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PWID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR2\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}{07499}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_PWID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR2\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07501}07501\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_ECCEN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050ab1ee23d46eb34ed79f22bde35200}{07502}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_ECCEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR2\_ECCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{07503}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_ECCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_ECCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07505}07505\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TCLR\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f526b241c14b7292561799c4e824e76}{07506}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_PCR2\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}{07507}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TCLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_TCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}{07508}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TCLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR2\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}{07509}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TCLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR2\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}{07510}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TCLR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_PCR2\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}{07511}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TCLR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_PCR2\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07513}07513\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TAR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb912af6630ca178d706e72bfeafe4e5}{07514}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_PCR2\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}{07515}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_TAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}{07516}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TAR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR2\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}{07517}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TAR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR2\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}{07518}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TAR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_PCR2\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}{07519}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_TAR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_PCR2\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07521}07521\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_ECCPS\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481ae62d08b68ae47e76399a3db6f343}{07522}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_ECCPS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FSMC\_PCR2\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}{07523}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_ECCPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR2\_ECCPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}{07524}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_ECCPS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR2\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}{07525}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_ECCPS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR2\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}{07526}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR2\_ECCPS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_PCR2\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07528}07528\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PCR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07529}07529\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PWAITEN\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a95cabc9c10687663e8d26706a5a012}{07530}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PWAITEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR3\_PWAITEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}{07531}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PWAITEN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR3\_PWAITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07532}07532\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PBKEN\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82453ed7e868ba250086608f62fc27c}{07533}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PBKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR3\_PBKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}{07534}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PBKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR3\_PBKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07535}07535\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698eaa08d2ec1dedfceb558efe404a83}{07536}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR3\_PTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}{07537}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR3\_PTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07539}07539\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PWID\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292dbafb10a606fcee46e2ed5a6465fc}{07540}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PWID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_PCR3\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}{07541}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PWID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR3\_PWID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}{07542}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PWID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR3\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}{07543}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_PWID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR3\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07545}07545\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_ECCEN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b7f1f808fa00fda792439b9c0f10df}{07546}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_ECCEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR3\_ECCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}{07547}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_ECCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR3\_ECCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07549}07549\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TCLR\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9f398e720fdb04a1c5cdecc91cd857}{07550}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_PCR3\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}{07551}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TCLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR3\_TCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}{07552}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TCLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR3\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}{07553}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TCLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR3\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}{07554}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TCLR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_PCR3\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}{07555}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TCLR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_PCR3\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07557}07557\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TAR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba49396ea8498e090556ab597f1a4964}{07558}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_PCR3\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}{07559}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR3\_TAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}{07560}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TAR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR3\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}{07561}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TAR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR3\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}{07562}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TAR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_PCR3\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}{07563}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_TAR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_PCR3\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07565}07565\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_ECCPS\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c4fa241bbfe5cce0debcb6ad2052ce}{07566}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_ECCPS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FSMC\_PCR3\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}{07567}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_ECCPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR3\_ECCPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}{07568}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_ECCPS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR3\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}{07569}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_ECCPS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR3\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}{07570}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR3\_ECCPS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_PCR3\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07572}07572\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PCR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07573}07573\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PWAITEN\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8766498d3b50a9c490695d777713d492}{07574}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PWAITEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR4\_PWAITEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}{07575}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PWAITEN\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_PWAITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07576}07576\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PBKEN\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36baaaa99b92a8eb95f34e111e7b1129}{07577}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PBKEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR4\_PBKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}{07578}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PBKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_PBKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07579}07579\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a1ef73cc660cb04c99fc409bfc75b7}{07580}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR4\_PTYP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}{07581}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_PTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07583}07583\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PWID\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487f41300b79f8833d468b64195315f9}{07584}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PWID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ FSMC\_PCR4\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}{07585}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PWID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_PWID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}{07586}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PWID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR4\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}{07587}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_PWID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR4\_PWID\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07589}07589\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_ECCEN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bee93c8682a87840c8b437c174eb13b}{07590}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_ECCEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR4\_ECCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}{07591}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_ECCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_ECCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07593}07593\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TCLR\_Pos\ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9971f1f3806a65aee5a5993f687c582}{07594}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_PCR4\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}{07595}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TCLR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_TCLR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}{07596}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TCLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR4\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}{07597}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TCLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR4\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}{07598}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TCLR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_PCR4\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}{07599}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TCLR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_PCR4\_TCLR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07601}07601\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TAR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f6431c476681f6a4e72f807eba2e41}{07602}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ FSMC\_PCR4\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}{07603}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_TAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}{07604}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TAR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR4\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}{07605}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TAR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR4\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}{07606}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TAR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_PCR4\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}{07607}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_TAR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ FSMC\_PCR4\_TAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07609}07609\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_ECCPS\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b5adc339bceccfa581082c73978949}{07610}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_ECCPS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ FSMC\_PCR4\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}{07611}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_ECCPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PCR4\_ECCPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}{07612}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_ECCPS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_PCR4\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}{07613}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_ECCPS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ FSMC\_PCR4\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}{07614}}\ \textcolor{preprocessor}{\#define\ FSMC\_PCR4\_ECCPS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ FSMC\_PCR4\_ECCPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07616}07616\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FSMC\_SR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07617}07617\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad134a6cdb6d9df958be6f45ea4f952a7}{07618}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR2\_IRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}{07619}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR2\_IRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07620}07620\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_ILS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ea643e2a899e222e2c9166f0b47af9}{07621}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_ILS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR2\_ILS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}{07622}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_ILS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR2\_ILS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07623}07623\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IFS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892a452cb80f67fc2c5f4a0ff775ff5b}{07624}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR2\_IFS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}{07625}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR2\_IFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07626}07626\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99bc457a07a274821c92d025bee142b2}{07627}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR2\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}{07628}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR2\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07629}07629\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_ILEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59b87df9b2b879f3c6228b44f8e67ec}{07630}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_ILEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR2\_ILEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07631}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}{07631}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_ILEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR2\_ILEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07632}07632\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3607ef98ac617609731f96d63a6d8c}{07633}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR2\_IFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}{07634}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_IFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR2\_IFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07635}07635\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_FEMPT\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa95bc00b8c686ad2b0078d28b0f4830}{07636}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_FEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR2\_FEMPT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}{07637}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR2\_FEMPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR2\_FEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07639}07639\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FSMC\_SR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07640}07640\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38a4f74813da2200db8d8f7254742593}{07641}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR3\_IRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}{07642}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR3\_IRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07643}07643\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_ILS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c83ca70c1030e39babd809c181301b}{07644}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_ILS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR3\_ILS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}{07645}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_ILS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR3\_ILS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07646}07646\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IFS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a6b22553c9ad5a974bb1e8288932a54}{07647}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR3\_IFS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}{07648}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR3\_IFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07649}07649\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b1cab2aa1407a79d66c5c85029ea815}{07650}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR3\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}{07651}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07652}07652\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_ILEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec67196217e783676f157212cfc7976}{07653}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_ILEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR3\_ILEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}{07654}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_ILEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR3\_ILEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07655}07655\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65588f7ae2e908af340e5ff1bfb18671}{07656}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR3\_IFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}{07657}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_IFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR3\_IFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07658}07658\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_FEMPT\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6436500aea203033a62f7ddcbad814a3}{07659}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_FEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR3\_FEMPT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}{07660}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR3\_FEMPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR3\_FEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07662}07662\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ FSMC\_SR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07663}07663\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga359dc66df56e053e76cf0c8d8b1228f3}{07664}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR4\_IRS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}{07665}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR4\_IRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07666}07666\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_ILS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f640a57868933823d67ed24baae3cd}{07667}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_ILS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR4\_ILS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}{07668}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_ILS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR4\_ILS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07669}07669\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IFS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38930113868c959a3661b7296be4f3b4}{07670}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR4\_IFS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}{07671}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR4\_IFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07672}07672\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7026294e98de80663d4530e07ae1777c}{07673}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR4\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}{07674}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR4\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07675}07675\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_ILEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2d4242df3e464630c5723bf8ce62f9}{07676}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_ILEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR4\_ILEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}{07677}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_ILEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR4\_ILEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07678}07678\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf050b0a4e3500f081929ef8893f3a01c}{07679}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR4\_IFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}{07680}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_IFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR4\_IFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07681}07681\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_FEMPT\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85d7dabbc8635c7fbcf55e18c1b38c7}{07682}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_FEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ FSMC\_SR4\_FEMPT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}{07683}}\ \textcolor{preprocessor}{\#define\ FSMC\_SR4\_FEMPT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_SR4\_FEMPT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07685}07685\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PMEM2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07686}07686\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b57a52f74837d3aa9b7731a1a33159b}{07687}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM2\_MEMSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}{07688}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\ \ \ \ \ \ \ \ \ \ \ FSMC\_PMEM2\_MEMSET2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}{07689}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM2\_MEMSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}{07690}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM2\_MEMSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}{07691}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM2\_MEMSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}{07692}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM2\_MEMSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}{07693}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM2\_MEMSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}{07694}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM2\_MEMSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}{07695}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM2\_MEMSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}{07696}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMSET2\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM2\_MEMSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07698}07698\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90343ef2f0e0433265e721aeba552f3f}{07699}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM2\_MEMWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}{07700}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\ \ \ \ \ \ \ \ \ \ FSMC\_PMEM2\_MEMWAIT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}{07701}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM2\_MEMWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}{07702}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM2\_MEMWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}{07703}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM2\_MEMWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}{07704}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM2\_MEMWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}{07705}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM2\_MEMWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}{07706}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM2\_MEMWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}{07707}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM2\_MEMWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}{07708}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMWAIT2\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM2\_MEMWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07710}07710\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f1e5661bbb15ad918a6e2f7d09fcfe6}{07711}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM2\_MEMHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}{07712}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\ \ \ \ \ \ \ \ \ \ FSMC\_PMEM2\_MEMHOLD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}{07713}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM2\_MEMHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}{07714}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM2\_MEMHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}{07715}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM2\_MEMHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}{07716}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM2\_MEMHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}{07717}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM2\_MEMHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}{07718}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM2\_MEMHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07719}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}{07719}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM2\_MEMHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}{07720}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHOLD2\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM2\_MEMHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07722}07722\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6155f1c3280ce295a8c90bb5e3dfba9}{07723}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM2\_MEMHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}{07724}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\ \ \ \ \ \ \ \ \ \ \ FSMC\_PMEM2\_MEMHIZ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}{07725}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM2\_MEMHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}{07726}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM2\_MEMHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}{07727}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM2\_MEMHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}{07728}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM2\_MEMHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}{07729}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM2\_MEMHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}{07730}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM2\_MEMHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}{07731}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM2\_MEMHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}{07732}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM2\_MEMHIZ2\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM2\_MEMHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07734}07734\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PMEM3\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07735}07735\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa58775ce9ebda0e97d4bf481c7bd53e}{07736}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM3\_MEMSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}{07737}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\ \ \ \ \ \ \ \ \ \ \ FSMC\_PMEM3\_MEMSET3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}{07738}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM3\_MEMSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}{07739}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM3\_MEMSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}{07740}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM3\_MEMSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}{07741}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM3\_MEMSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}{07742}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM3\_MEMSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}{07743}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM3\_MEMSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}{07744}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM3\_MEMSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}{07745}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMSET3\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM3\_MEMSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07747}07747\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e03075040da97e636158721615ca93}{07748}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM3\_MEMWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}{07749}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\ \ \ \ \ \ \ \ \ \ FSMC\_PMEM3\_MEMWAIT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}{07750}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM3\_MEMWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}{07751}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM3\_MEMWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}{07752}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM3\_MEMWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}{07753}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM3\_MEMWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}{07754}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM3\_MEMWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}{07755}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM3\_MEMWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}{07756}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM3\_MEMWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}{07757}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMWAIT3\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM3\_MEMWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07759}07759\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dba6050327dc9b2282e64e8236e6725}{07760}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM3\_MEMHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}{07761}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\ \ \ \ \ \ \ \ \ \ FSMC\_PMEM3\_MEMHOLD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}{07762}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM3\_MEMHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}{07763}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM3\_MEMHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}{07764}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM3\_MEMHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}{07765}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM3\_MEMHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}{07766}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM3\_MEMHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}{07767}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM3\_MEMHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}{07768}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM3\_MEMHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}{07769}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHOLD3\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM3\_MEMHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07771}07771\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dfe7b65ecc252eca58b04156dbd4c32}{07772}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM3\_MEMHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}{07773}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\ \ \ \ \ \ \ \ \ \ \ FSMC\_PMEM3\_MEMHIZ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}{07774}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM3\_MEMHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}{07775}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM3\_MEMHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}{07776}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM3\_MEMHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}{07777}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM3\_MEMHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}{07778}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM3\_MEMHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}{07779}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM3\_MEMHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}{07780}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM3\_MEMHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}{07781}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM3\_MEMHIZ3\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM3\_MEMHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07783}07783\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PMEM4\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07784}07784\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6506768173e0734a59f62d527f3f0a4}{07785}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM4\_MEMSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}{07786}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\ \ \ \ \ \ \ \ \ \ \ FSMC\_PMEM4\_MEMSET4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}{07787}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM4\_MEMSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}{07788}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM4\_MEMSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}{07789}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM4\_MEMSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}{07790}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM4\_MEMSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}{07791}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM4\_MEMSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}{07792}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM4\_MEMSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}{07793}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM4\_MEMSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}{07794}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMSET4\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM4\_MEMSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07796}07796\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6d7917d078c6ccdc62cd80e9578513}{07797}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM4\_MEMWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}{07798}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\ \ \ \ \ \ \ \ \ \ FSMC\_PMEM4\_MEMWAIT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}{07799}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM4\_MEMWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}{07800}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM4\_MEMWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}{07801}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM4\_MEMWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}{07802}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM4\_MEMWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}{07803}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM4\_MEMWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}{07804}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM4\_MEMWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}{07805}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM4\_MEMWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}{07806}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMWAIT4\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM4\_MEMWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07808}07808\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cf6a3b9e83d5785668a232f179922b}{07809}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM4\_MEMHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}{07810}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\ \ \ \ \ \ \ \ \ \ FSMC\_PMEM4\_MEMHOLD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}{07811}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM4\_MEMHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}{07812}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM4\_MEMHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}{07813}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM4\_MEMHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}{07814}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM4\_MEMHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}{07815}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM4\_MEMHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}{07816}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM4\_MEMHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}{07817}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM4\_MEMHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}{07818}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHOLD4\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM4\_MEMHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07820}07820\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99cb02c3b57623c92d17f68b44f84a4}{07821}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PMEM4\_MEMHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}{07822}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\ \ \ \ \ \ \ \ \ \ \ FSMC\_PMEM4\_MEMHIZ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}{07823}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PMEM4\_MEMHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}{07824}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PMEM4\_MEMHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}{07825}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PMEM4\_MEMHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}{07826}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PMEM4\_MEMHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}{07827}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PMEM4\_MEMHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}{07828}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PMEM4\_MEMHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}{07829}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PMEM4\_MEMHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}{07830}}\ \textcolor{preprocessor}{\#define\ FSMC\_PMEM4\_MEMHIZ4\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PMEM4\_MEMHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07832}07832\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PATT2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07833}07833\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4ae266a174a451c7eff4c6e82a08d6}{07834}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT2\_ATTSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}{07835}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\ \ \ \ \ \ \ \ \ \ \ FSMC\_PATT2\_ATTSET2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}{07836}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT2\_ATTSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}{07837}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT2\_ATTSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}{07838}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT2\_ATTSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}{07839}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT2\_ATTSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}{07840}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT2\_ATTSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}{07841}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT2\_ATTSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}{07842}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT2\_ATTSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}{07843}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTSET2\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT2\_ATTSET2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07845}07845\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b82eb626e2249b2365749e2ddd5b82}{07846}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT2\_ATTWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}{07847}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\ \ \ \ \ \ \ \ \ \ FSMC\_PATT2\_ATTWAIT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}{07848}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT2\_ATTWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}{07849}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT2\_ATTWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}{07850}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT2\_ATTWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}{07851}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT2\_ATTWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}{07852}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT2\_ATTWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}{07853}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT2\_ATTWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}{07854}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT2\_ATTWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}{07855}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTWAIT2\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT2\_ATTWAIT2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07857}07857\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836b8150e0ee69c3acc4e1330ad8c9f2}{07858}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT2\_ATTHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}{07859}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\ \ \ \ \ \ \ \ \ \ FSMC\_PATT2\_ATTHOLD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}{07860}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT2\_ATTHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}{07861}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT2\_ATTHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07862}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}{07862}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT2\_ATTHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}{07863}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT2\_ATTHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}{07864}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT2\_ATTHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}{07865}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT2\_ATTHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}{07866}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT2\_ATTHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}{07867}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHOLD2\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT2\_ATTHOLD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07869}07869\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a00587d76421282a4c27b05ab794e4}{07870}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT2\_ATTHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}{07871}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\ \ \ \ \ \ \ \ \ \ \ FSMC\_PATT2\_ATTHIZ2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}{07872}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT2\_ATTHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}{07873}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT2\_ATTHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}{07874}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT2\_ATTHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}{07875}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT2\_ATTHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}{07876}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT2\_ATTHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}{07877}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT2\_ATTHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}{07878}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT2\_ATTHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}{07879}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT2\_ATTHIZ2\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT2\_ATTHIZ2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07881}07881\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PATT3\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07882}07882\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea2296ea7aafbc8aadd589669dfb638}{07883}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT3\_ATTSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}{07884}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\ \ \ \ \ \ \ \ \ \ \ FSMC\_PATT3\_ATTSET3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}{07885}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT3\_ATTSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}{07886}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT3\_ATTSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}{07887}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT3\_ATTSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}{07888}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT3\_ATTSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}{07889}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT3\_ATTSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}{07890}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT3\_ATTSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}{07891}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT3\_ATTSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}{07892}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTSET3\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT3\_ATTSET3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07894}07894\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f4da8f79e8595a22f0089aa1a3085b}{07895}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT3\_ATTWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}{07896}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\ \ \ \ \ \ \ \ \ \ FSMC\_PATT3\_ATTWAIT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}{07897}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT3\_ATTWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}{07898}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT3\_ATTWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}{07899}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT3\_ATTWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}{07900}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT3\_ATTWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}{07901}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT3\_ATTWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}{07902}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT3\_ATTWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}{07903}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT3\_ATTWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}{07904}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTWAIT3\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT3\_ATTWAIT3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07906}07906\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd55c17fa5ff544f7d19482034dd6de}{07907}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT3\_ATTHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}{07908}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\ \ \ \ \ \ \ \ \ \ FSMC\_PATT3\_ATTHOLD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}{07909}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT3\_ATTHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}{07910}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT3\_ATTHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}{07911}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT3\_ATTHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}{07912}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT3\_ATTHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}{07913}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT3\_ATTHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}{07914}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT3\_ATTHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}{07915}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT3\_ATTHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}{07916}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHOLD3\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT3\_ATTHOLD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07918}07918\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbd7b49755e0e7052d77f774d72ca18}{07919}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT3\_ATTHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}{07920}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\ \ \ \ \ \ \ \ \ \ \ FSMC\_PATT3\_ATTHIZ3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}{07921}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT3\_ATTHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}{07922}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT3\_ATTHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}{07923}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT3\_ATTHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}{07924}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT3\_ATTHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}{07925}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT3\_ATTHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}{07926}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT3\_ATTHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}{07927}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT3\_ATTHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}{07928}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT3\_ATTHIZ3\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT3\_ATTHIZ3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07930}07930\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PATT4\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07931}07931\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ee09881a3a83d040c49e7ec91e16f8}{07932}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT4\_ATTSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}{07933}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\ \ \ \ \ \ \ \ \ \ \ FSMC\_PATT4\_ATTSET4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}{07934}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT4\_ATTSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}{07935}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT4\_ATTSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}{07936}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT4\_ATTSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}{07937}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT4\_ATTSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}{07938}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT4\_ATTSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}{07939}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT4\_ATTSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}{07940}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT4\_ATTSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}{07941}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTSET4\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT4\_ATTSET4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07943}07943\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9b0b756ec9357585c52037f88e87c00}{07944}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT4\_ATTWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}{07945}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\ \ \ \ \ \ \ \ \ \ FSMC\_PATT4\_ATTWAIT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}{07946}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT4\_ATTWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}{07947}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT4\_ATTWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}{07948}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT4\_ATTWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}{07949}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT4\_ATTWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}{07950}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT4\_ATTWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}{07951}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT4\_ATTWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}{07952}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT4\_ATTWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}{07953}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTWAIT4\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT4\_ATTWAIT4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07955}07955\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0108d421a275b527d8cb978b6d9685ce}{07956}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_Msk\ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT4\_ATTHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}{07957}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\ \ \ \ \ \ \ \ \ \ FSMC\_PATT4\_ATTHOLD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}{07958}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_0\ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT4\_ATTHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}{07959}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_1\ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT4\_ATTHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}{07960}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_2\ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT4\_ATTHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}{07961}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_3\ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT4\_ATTHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}{07962}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_4\ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT4\_ATTHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}{07963}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_5\ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT4\_ATTHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}{07964}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_6\ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT4\_ATTHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}{07965}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHOLD4\_7\ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT4\_ATTHOLD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07967}07967\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10548dc39d989f970e3397287096126}{07968}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_Msk\ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PATT4\_ATTHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}{07969}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\ \ \ \ \ \ \ \ \ \ \ FSMC\_PATT4\_ATTHIZ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}{07970}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_0\ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PATT4\_ATTHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}{07971}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_1\ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PATT4\_ATTHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}{07972}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_2\ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PATT4\_ATTHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}{07973}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_3\ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PATT4\_ATTHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}{07974}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_4\ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PATT4\_ATTHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}{07975}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_5\ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PATT4\_ATTHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}{07976}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_6\ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PATT4\_ATTHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}{07977}}\ \textcolor{preprocessor}{\#define\ FSMC\_PATT4\_ATTHIZ4\_7\ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PATT4\_ATTHIZ4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07979}07979\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_PIO4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07980}07980\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3358c18b8b82cd13305ec60101187b5c}{07981}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PIO4\_IOSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}{07982}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PIO4\_IOSET4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}{07983}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PIO4\_IOSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}{07984}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PIO4\_IOSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}{07985}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PIO4\_IOSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}{07986}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PIO4\_IOSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}{07987}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PIO4\_IOSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}{07988}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_5\ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PIO4\_IOSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}{07989}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_6\ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PIO4\_IOSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}{07990}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOSET4\_7\ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PIO4\_IOSET4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07992}07992\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4594c1e3df3d2345bf1207cab2de430}{07993}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PIO4\_IOWAIT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}{07994}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PIO4\_IOWAIT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}{07995}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PIO4\_IOWAIT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}{07996}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PIO4\_IOWAIT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}{07997}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PIO4\_IOWAIT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}{07998}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PIO4\_IOWAIT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l07999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}{07999}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PIO4\_IOWAIT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}{08000}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PIO4\_IOWAIT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}{08001}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PIO4\_IOWAIT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}{08002}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOWAIT4\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PIO4\_IOWAIT4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08004}08004\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cfbf79cf550a6d25af660a9b78ae382}{08005}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PIO4\_IOHOLD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}{08006}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PIO4\_IOHOLD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}{08007}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_0\ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PIO4\_IOHOLD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}{08008}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_1\ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PIO4\_IOHOLD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}{08009}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_2\ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PIO4\_IOHOLD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}{08010}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_3\ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PIO4\_IOHOLD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}{08011}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_4\ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PIO4\_IOHOLD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}{08012}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_5\ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PIO4\_IOHOLD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}{08013}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_6\ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PIO4\_IOHOLD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}{08014}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHOLD4\_7\ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PIO4\_IOHOLD4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08016}08016\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_Pos\ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b36d517941428d62268b10e8058abf4}{08017}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_Msk\ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ FSMC\_PIO4\_IOHIZ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}{08018}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_PIO4\_IOHIZ4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}{08019}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_0\ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ FSMC\_PIO4\_IOHIZ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}{08020}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_1\ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ FSMC\_PIO4\_IOHIZ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}{08021}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_2\ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ FSMC\_PIO4\_IOHIZ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}{08022}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_3\ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ FSMC\_PIO4\_IOHIZ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}{08023}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_4\ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ FSMC\_PIO4\_IOHIZ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}{08024}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_5\ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ FSMC\_PIO4\_IOHIZ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}{08025}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_6\ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ FSMC\_PIO4\_IOHIZ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}{08026}}\ \textcolor{preprocessor}{\#define\ FSMC\_PIO4\_IOHIZ4\_7\ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ FSMC\_PIO4\_IOHIZ4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08028}08028\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_ECCR2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08029}08029\ \textcolor{preprocessor}{\#define\ FSMC\_ECCR2\_ECC2\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263cd31cea7c03124b24b94bec2ba751}{08030}}\ \textcolor{preprocessor}{\#define\ FSMC\_ECCR2\_ECC2\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ FSMC\_ECCR2\_ECC2\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}{08031}}\ \textcolor{preprocessor}{\#define\ FSMC\_ECCR2\_ECC2\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_ECCR2\_ECC2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08033}08033\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ FSMC\_ECCR3\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08034}08034\ \textcolor{preprocessor}{\#define\ FSMC\_ECCR3\_ECC3\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f7ec32f0cb28be8c241bf487fdc8c3}{08035}}\ \textcolor{preprocessor}{\#define\ FSMC\_ECCR3\_ECC3\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ FSMC\_ECCR3\_ECC3\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}{08036}}\ \textcolor{preprocessor}{\#define\ FSMC\_ECCR3\_ECC3\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_ECCR3\_ECC3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08038}08038\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08039}08039\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08040}08040\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ General\ Purpose\ I/O\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08041}08041\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08042}08042\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08043}08043\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_MODER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08044}08044\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{08045}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER0\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08046}08046\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{08047}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER0\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{08048}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER0\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08049}08049\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{08050}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08051}08051\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{08052}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{08053}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER1\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08054}08054\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{08055}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08056}08056\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{08057}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{08058}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER2\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08059}08059\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{08060}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08061}08061\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{08062}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{08063}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER3\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08064}08064\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{08065}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08066}08066\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{08067}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{08068}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER4\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08069}08069\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{08070}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08071}08071\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{08072}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{08073}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER5\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08074}08074\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{08075}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08076}08076\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{08077}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{08078}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER6\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08079}08079\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{08080}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08081}08081\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{08082}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{08083}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER7\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08084}08084\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{08085}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08086}08086\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{08087}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{08088}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER8\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08089}08089\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{08090}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08091}08091\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08092}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{08092}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{08093}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER9\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08094}08094\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{08095}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08096}08096\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{08097}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08098}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{08098}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER10\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08099}08099\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{08100}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER11\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08101}08101\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{08102}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER11\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{08103}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER11\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08104}08104\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_Pos\ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{08105}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER12\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08106}08106\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{08107}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER12\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{08108}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER12\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08109}08109\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{08110}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER13\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08111}08111\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{08112}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER13\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{08113}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER13\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08114}08114\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_Pos\ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{08115}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER14\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08116}08116\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{08117}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER14\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{08118}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER14\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08119}08119\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_Pos\ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{08120}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_MODER\_MODER15\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08121}08121\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{08122}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_MODER\_MODER15\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{08123}}\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODER15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_MODER\_MODER15\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08125}08125\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08126}08126\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08127}08127\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08128}08128\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08129}08129\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08130}08130\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08131}08131\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08132}08132\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08133}08133\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08134}08134\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08135}08135\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08136}08136\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08137}08137\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08138}08138\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08139}08139\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08140}08140\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08141}08141\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08142}08142\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08143}08143\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08144}08144\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08145}08145\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08146}08146\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08147}08147\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08148}08148\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08149}08149\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08150}08150\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08151}08151\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08152}08152\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08153}08153\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08154}08154\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08155}08155\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08156}08156\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08157}08157\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08158}08158\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08159}08159\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08160}08160\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08161}08161\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08162}08162\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08163}08163\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08164}08164\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08165}08165\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08166}08166\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08167}08167\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08168}08168\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08169}08169\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08170}08170\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08171}08171\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08172}08172\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08173}08173\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08174}08174\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08175}08175\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08176}08176\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08177}08177\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08178}08178\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08179}08179\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08180}08180\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08181}08181\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08182}08182\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08183}08183\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08184}08184\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08185}08185\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08186}08186\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08187}08187\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08188}08188\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08189}08189\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08190}08190\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08191}08191\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08192}08192\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08193}08193\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08194}08194\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08195}08195\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08196}08196\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08197}08197\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08198}08198\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08199}08199\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08200}08200\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08201}08201\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08202}08202\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08203}08203\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08204}08204\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08205}08205\ \textcolor{preprocessor}{\#define\ GPIO\_MODER\_MODE15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_MODER\_MODER15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08206}08206\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08207}08207\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OTYPER\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08208}08208\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{08209}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT0\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08210}08210\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08211}08211\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{08212}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08213}08213\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08214}08214\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{08215}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08216}08216\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08217}08217\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{08218}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT3\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08219}08219\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08220}08220\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{08221}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT4\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08222}08222\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08223}08223\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{08224}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT5\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08225}08225\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08226}08226\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{08227}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT6\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08228}08228\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08229}08229\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{08230}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT7\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08231}08231\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08232}08232\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{08233}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT8\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08234}08234\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08235}08235\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{08236}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT9\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08237}08237\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08238}08238\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{08239}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT10\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08240}08240\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08241}08241\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{08242}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT11\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08243}08243\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08244}08244\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{08245}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT12\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08246}08246\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08247}08247\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{08248}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT13\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08249}08249\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08250}08250\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{08251}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT14\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08252}08252\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08253}08253\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{08254}}\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OTYPER\_OT15\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08255}08255\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08256}08256\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08257}08257\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08258}08258\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08259}08259\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08260}08260\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08261}08261\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08262}08262\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08263}08263\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08264}08264\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08265}08265\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08266}08266\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08267}08267\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08268}08268\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08269}08269\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08270}08270\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08271}08271\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08272}08272\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08273}08273\ \textcolor{preprocessor}{\#define\ GPIO\_OTYPER\_OT\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OTYPER\_OT15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08274}08274\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08275}08275\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_OSPEEDR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08276}08276\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{08277}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08278}08278\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{08279}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{08280}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED0\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED0\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08281}08281\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{08282}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08283}08283\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{08284}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{08285}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED1\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED1\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08286}08286\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{08287}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08288}08288\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{08289}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{08290}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED2\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED2\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08291}08291\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{08292}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08293}08293\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{08294}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{08295}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED3\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED3\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08296}08296\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{08297}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08298}08298\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{08299}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{08300}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED4\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED4\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08301}08301\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{08302}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08303}08303\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{08304}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{08305}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED5\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED5\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08306}08306\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{08307}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08308}08308\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{08309}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{08310}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED6\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED6\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08311}08311\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{08312}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08313}08313\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{08314}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{08315}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED7\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED7\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08316}08316\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{08317}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08318}08318\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{08319}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{08320}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED8\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED8\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08321}08321\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{08322}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08323}08323\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{08324}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{08325}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED9\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED9\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08326}08326\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{08327}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08328}08328\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{08329}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{08330}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED10\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED10\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08331}08331\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Pos\ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{08332}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08333}08333\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{08334}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{08335}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED11\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED11\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08336}08336\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Pos\ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{08337}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08338}08338\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{08339}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{08340}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED12\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED12\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08341}08341\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Pos\ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{08342}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08343}08343\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{08344}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{08345}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED13\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED13\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08346}08346\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{08347}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08348}08348\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{08349}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{08350}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED14\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED14\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08351}08351\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08352}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{08352}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08353}08353\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\ \ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{08354}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{08355}}\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDR\_OSPEED15\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_OSPEEDR\_OSPEED15\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08357}08357\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08358}08358\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08359}08359\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08360}08360\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR0\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08361}08361\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08362}08362\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08363}08363\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR1\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08364}08364\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08365}08365\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08366}08366\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR2\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08367}08367\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08368}08368\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08369}08369\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR3\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08370}08370\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08371}08371\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08372}08372\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR4\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08373}08373\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08374}08374\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08375}08375\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR5\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08376}08376\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08377}08377\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08378}08378\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR6\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08379}08379\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08380}08380\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08381}08381\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR7\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08382}08382\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08383}08383\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08384}08384\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR8\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08385}08385\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\ \ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08386}08386\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_0\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08387}08387\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR9\_1\ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08388}08388\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08389}08389\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08390}08390\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR10\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08391}08391\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08392}08392\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08393}08393\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR11\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08394}08394\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08395}08395\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08396}08396\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR12\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08397}08397\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08398}08398\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08399}08399\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR13\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08400}08400\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08401}08401\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08402}08402\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR14\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08403}08403\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\ \ \ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08404}08404\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_0\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08405}08405\ \textcolor{preprocessor}{\#define\ GPIO\_OSPEEDER\_OSPEEDR15\_1\ \ \ \ \ \ \ \ GPIO\_OSPEEDR\_OSPEED15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08406}08406\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08407}08407\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_PUPDR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08408}08408\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{08409}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08410}08410\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{08411}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{08412}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08413}08413\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{08414}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08415}08415\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{08416}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{08417}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08418}08418\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{08419}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08420}08420\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{08421}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{08422}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08423}08423\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{08424}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08425}08425\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{08426}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{08427}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08428}08428\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{08429}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08430}08430\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{08431}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{08432}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08433}08433\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{08434}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08435}08435\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{08436}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{08437}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08438}08438\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{08439}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08440}08440\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{08441}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{08442}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08443}08443\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{08444}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08445}08445\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{08446}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{08447}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08448}08448\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{08449}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08450}08450\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{08451}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{08452}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08453}08453\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{08454}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08455}08455\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{08456}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{08457}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08458}08458\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{08459}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08460}08460\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{08461}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{08462}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08463}08463\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{08464}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08465}08465\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{08466}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{08467}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08468}08468\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{08469}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08470}08470\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{08471}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{08472}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08473}08473\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{08474}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08475}08475\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{08476}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{08477}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08478}08478\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{08479}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08480}08480\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{08481}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{08482}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08483}08483\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{08484}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08485}08485\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{08486}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{08487}}\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPD15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_PUPDR\_PUPD15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08489}08489\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08490}08490\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08491}08491\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08492}08492\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08493}08493\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08494}08494\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08495}08495\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08496}08496\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08497}08497\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08498}08498\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08499}08499\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08500}08500\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08501}08501\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08502}08502\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08503}08503\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08504}08504\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08505}08505\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08506}08506\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08507}08507\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08508}08508\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08509}08509\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08510}08510\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08511}08511\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08512}08512\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08513}08513\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08514}08514\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08515}08515\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08516}08516\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08517}08517\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08518}08518\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08519}08519\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08520}08520\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08521}08521\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08522}08522\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08523}08523\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08524}08524\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08525}08525\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08526}08526\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08527}08527\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08528}08528\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08529}08529\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08530}08530\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08531}08531\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08532}08532\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08533}08533\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08534}08534\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08535}08535\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08536}08536\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08537}08537\ \textcolor{preprocessor}{\#define\ GPIO\_PUPDR\_PUPDR15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_PUPDR\_PUPD15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08538}08538\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08539}08539\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_IDR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08540}08540\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{08541}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08542}08542\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08543}08543\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{08544}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08545}08545\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08546}08546\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{08547}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08548}08548\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08549}08549\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{08550}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08551}08551\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08552}08552\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{08553}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08554}08554\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08555}08555\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{08556}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08557}08557\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08558}08558\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{08559}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08560}08560\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08561}08561\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{08562}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08563}08563\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08564}08564\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{08565}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08566}08566\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08567}08567\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{08568}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08569}08569\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08570}08570\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{08571}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08572}08572\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08573}08573\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{08574}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08575}08575\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08576}08576\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{08577}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08578}08578\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08579}08579\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{08580}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08581}08581\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08582}08582\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{08583}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08584}08584\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08585}08585\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{08586}}\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_IDR\_ID15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08587}08587\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_ID15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08588}08588\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08589}08589\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08590}08590\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08591}08591\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08592}08592\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08593}08593\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08594}08594\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08595}08595\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08596}08596\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08597}08597\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08598}08598\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08599}08599\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08600}08600\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08601}08601\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08602}08602\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08603}08603\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08604}08604\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08605}08605\ \textcolor{preprocessor}{\#define\ GPIO\_IDR\_IDR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_IDR\_ID15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08606}08606\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08607}08607\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_ODR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08608}08608\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{08609}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08610}08610\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08611}08611\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{08612}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08613}08613\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08614}08614\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{08615}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08616}08616\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08617}08617\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{08618}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08619}08619\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08620}08620\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{08621}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08622}08622\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08623}08623\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{08624}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08625}08625\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08626}08626\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{08627}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08628}08628\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08629}08629\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{08630}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08631}08631\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08632}08632\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{08633}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08634}08634\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08635}08635\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{08636}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08637}08637\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08638}08638\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{08639}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08640}08640\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08641}08641\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{08642}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD11\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08643}08643\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08644}08644\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{08645}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD12\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08646}08646\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08647}08647\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{08648}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD13\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08649}08649\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08650}08650\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{08651}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD14\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08652}08652\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08653}08653\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{08654}}\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_ODR\_OD15\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08655}08655\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_OD15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08656}08656\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08657}08657\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08658}08658\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08659}08659\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08660}08660\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08661}08661\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08662}08662\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08663}08663\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08664}08664\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08665}08665\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08666}08666\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08667}08667\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08668}08668\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08669}08669\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08670}08670\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08671}08671\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08672}08672\ \textcolor{preprocessor}{\#define\ GPIO\_ODR\_ODR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_ODR\_OD15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08673}08673\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08674}08674\ \textcolor{comment}{/******************\ \ Bits\ definition\ for\ GPIO\_BSRR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08675}08675\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08676}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{08676}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08677}08677\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08678}08678\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{08679}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08680}08680\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08681}08681\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{08682}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08683}08683\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08684}08684\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{08685}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08686}08686\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08687}08687\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{08688}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08689}08689\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08690}08690\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08691}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{08691}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08692}08692\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08693}08693\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{08694}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08695}08695\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08696}08696\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{08697}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08698}08698\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08699}08699\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{08700}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08701}08701\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08702}08702\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{08703}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08704}08704\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08705}08705\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{08706}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08707}08707\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08708}08708\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{08709}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08710}08710\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08711}08711\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{08712}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08713}08713\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08714}08714\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{08715}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08716}08716\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08717}08717\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{08718}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08719}08719\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08720}08720\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{08721}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BS15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08722}08722\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08723}08723\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{08724}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR0\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08725}08725\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08726}08726\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{08727}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08728}08728\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08729}08729\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{08730}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08731}08731\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08732}08732\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{08733}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08734}08734\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08735}08735\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{08736}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08737}08737\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08738}08738\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{08739}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR5\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08740}08740\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08741}08741\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{08742}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR6\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08743}08743\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08744}08744\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{08745}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR7\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08746}08746\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08747}08747\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{08748}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR8\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08749}08749\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08750}08750\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{08751}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR9\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08752}08752\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08753}08753\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{08754}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR10\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08755}08755\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08756}08756\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{08757}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR11\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08758}08758\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08759}08759\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{08760}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR12\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08761}08761\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08762}08762\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{08763}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR13\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08764}08764\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08765}08765\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{08766}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR14\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08767}08767\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08768}08768\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{08769}}\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_BSRR\_BR15\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08770}08770\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08771}08771\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08772}08772\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08773}08773\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08774}08774\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08775}08775\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08776}08776\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08777}08777\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08778}08778\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08779}08779\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08780}08780\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08781}08781\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08782}08782\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08783}08783\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08784}08784\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08785}08785\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08786}08786\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08787}08787\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08788}08788\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BS\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BS15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08789}08789\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08790}08790\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08791}08791\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08792}08792\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08793}08793\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08794}08794\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08795}08795\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08796}08796\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08797}08797\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08798}08798\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08799}08799\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08800}08800\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08801}08801\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08802}08802\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08803}08803\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08804}08804\ \textcolor{preprocessor}{\#define\ GPIO\_BSRR\_BR\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08805}08805\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08806}08806\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08807}08807\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08808}08808\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08809}08809\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08810}08810\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08811}08811\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08812}08812\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08813}08813\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08814}08814\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08815}08815\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08816}08816\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08817}08817\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08818}08818\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08819}08819\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08820}08820\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08821}08821\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08822}08822\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08823}08823\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08824}08824\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08825}08825\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08826}08826\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08827}08827\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08828}08828\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08829}08829\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08830}08830\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08831}08831\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08832}08832\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08833}08833\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08834}08834\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08835}08835\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08836}08836\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08837}08837\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08838}08838\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08839}08839\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08840}08840\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08841}08841\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08842}08842\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08843}08843\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08844}08844\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08845}08845\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08846}08846\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08847}08847\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08848}08848\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08849}08849\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08850}08850\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08851}08851\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Pos}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08852}08852\ \textcolor{preprocessor}{\#define\ GPIO\_BRR\_BR15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_BSRR\_BR15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08853}08853\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_LCKR\ register\ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08854}08854\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{08855}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK0\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08856}08856\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08857}08857\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{08858}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK1\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08859}08859\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08860}08860\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{08861}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK2\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08862}08862\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08863}08863\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{08864}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK3\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08865}08865\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08866}08866\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{08867}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK4\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08868}08868\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08869}08869\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{08870}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK5\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08871}08871\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08872}08872\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{08873}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK6\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08874}08874\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08875}08875\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{08876}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK7\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08877}08877\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08878}08878\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{08879}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK8\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08880}08880\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08881}08881\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{08882}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK9\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08883}08883\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08884}08884\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{08885}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK10\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08886}08886\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08887}08887\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{08888}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK11\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08889}08889\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08890}08890\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{08891}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK12\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08892}08892\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08893}08893\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{08894}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK13\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08895}08895\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08896}08896\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{08897}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK14\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08898}08898\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08899}08899\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{08900}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCK15\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08901}08901\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCK15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCK15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08902}08902\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{08903}}\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_LCKR\_LCKK\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08904}08904\ \textcolor{preprocessor}{\#define\ GPIO\_LCKR\_LCKK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_LCKR\_LCKK\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08905}08905\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRL\ register\ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08906}08906\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{08907}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08908}08908\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{08909}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{08910}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{08911}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{08912}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL0\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08913}08913\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{08914}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08915}08915\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{08916}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{08917}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{08918}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{08919}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08920}08920\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{08921}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08922}08922\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{08923}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{08924}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{08925}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{08926}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08927}08927\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{08928}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08929}08929\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{08930}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{08931}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{08932}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{08933}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL3\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08934}08934\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{08935}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08936}08936\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{08937}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{08938}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{08939}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{08940}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL4\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08941}08941\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{08942}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08943}08943\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{08944}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{08945}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{08946}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{08947}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL5\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08948}08948\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{08949}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08950}08950\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{08951}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{08952}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{08953}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{08954}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL6\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08955}08955\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{08956}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08957}08957\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{08958}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{08959}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{08960}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{08961}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFSEL7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRL\_AFSEL7\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08963}08963\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08964}08964\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08965}08965\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08966}08966\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08967}08967\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08968}08968\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL0\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08969}08969\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08970}08970\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08971}08971\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08972}08972\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08973}08973\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL1\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08974}08974\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08975}08975\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08976}08976\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08977}08977\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08978}08978\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL2\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08979}08979\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08980}08980\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08981}08981\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08982}08982\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08983}08983\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL3\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08984}08984\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08985}08985\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08986}08986\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08987}08987\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08988}08988\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL4\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08989}08989\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08990}08990\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08991}08991\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08992}08992\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08993}08993\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL5\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08994}08994\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08995}08995\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08996}08996\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08997}08997\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08998}08998\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL6\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l08999}08999\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09000}09000\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09001}09001\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09002}09002\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09003}09003\ \textcolor{preprocessor}{\#define\ GPIO\_AFRL\_AFRL7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRL\_AFSEL7\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09004}09004\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09005}09005\ \textcolor{comment}{/******************\ Bit\ definition\ for\ GPIO\_AFRH\ register\ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09006}09006\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{09007}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09008}09008\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{09009}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{09010}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{09011}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{09012}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL8\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL8\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09013}09013\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{09014}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09015}09015\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{09016}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{09017}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{09018}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{09019}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL9\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL9\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09020}09020\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{09021}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09022}09022\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{09023}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{09024}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{09025}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{09026}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL10\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL10\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09027}09027\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{09028}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09029}09029\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{09030}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{09031}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{09032}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{09033}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL11\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL11\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09034}09034\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{09035}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09036}09036\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{09037}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{09038}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{09039}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{09040}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL12\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL12\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09041}09041\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{09042}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09043}09043\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{09044}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{09045}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{09046}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{09047}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL13\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL13\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09048}09048\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{09049}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09050}09050\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{09051}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{09052}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{09053}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{09054}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL14\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL14\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09055}09055\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{09056}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09057}09057\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{09058}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{09059}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{09060}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{09061}}\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFSEL15\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ GPIO\_AFRH\_AFSEL15\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09063}09063\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09064}09064\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09065}09065\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09066}09066\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09067}09067\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09068}09068\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH0\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL8\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09069}09069\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09070}09070\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09071}09071\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09072}09072\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09073}09073\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH1\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL9\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09074}09074\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09075}09075\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09076}09076\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09077}09077\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09078}09078\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH2\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL10\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09079}09079\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09080}09080\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09081}09081\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09082}09082\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09083}09083\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH3\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL11\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09084}09084\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09085}09085\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09086}09086\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09087}09087\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09088}09088\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH4\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL12\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09089}09089\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09090}09090\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09091}09091\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09092}09092\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09093}09093\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH5\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL13\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09094}09094\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09095}09095\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09096}09096\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09097}09097\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09098}09098\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH6\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL14\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09099}09099\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09100}09100\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09101}09101\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09102}09102\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09103}09103\ \textcolor{preprocessor}{\#define\ GPIO\_AFRH\_AFRH7\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ GPIO\_AFRH\_AFSEL15\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09104}09104\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09105}09105\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09106}09106\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09107}09107\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09108}09108\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Inter-\/integrated\ Circuit\ Interface\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09109}09109\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09110}09110\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09111}09111\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09112}09112\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{09113}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{09114}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09115}09115\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBUS\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{09116}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBUS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{09117}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBUS\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09118}09118\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBTYPE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{09119}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBTYPE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SMBTYPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{09120}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SMBTYPE\ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SMBTYPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09121}09121\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENARP\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{09122}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENARP\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ENARP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{09123}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENARP\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ENARP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09124}09124\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENPEC\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{09125}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENPEC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ENPEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{09126}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENPEC\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ENPEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09127}09127\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENGC\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{09128}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENGC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ENGC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{09129}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ENGC\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ENGC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09130}09130\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{09131}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_NOSTRETCH\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{09132}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_NOSTRETCH\ \ \ \ \ \ \ \ \ I2C\_CR1\_NOSTRETCH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09133}09133\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_START\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{09134}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_START\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_START\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{09135}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_START\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_START\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09136}09136\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{09137}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{09138}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09139}09139\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ACK\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{09140}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ACK\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{09141}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09142}09142\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_POS\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{09143}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_POS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_POS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{09144}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_POS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09145}09145\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{09146}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_PEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{09147}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09148}09148\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERT\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{09149}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_ALERT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{09150}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_ALERT\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_ALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09151}09151\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{09152}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR1\_SWRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{09153}}\ \textcolor{preprocessor}{\#define\ I2C\_CR1\_SWRST\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR1\_SWRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09155}09155\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09156}09156\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{09157}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{09158}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_FREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{09159}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{09160}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{09161}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{09162}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{09163}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{09164}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_FREQ\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ I2C\_CR2\_FREQ\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09166}09166\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITERREN\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{09167}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITERREN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ITERREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{09168}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITERREN\ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ITERREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09169}09169\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITEVTEN\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{09170}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITEVTEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ITEVTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{09171}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITEVTEN\ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ITEVTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09172}09172\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITBUFEN\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{09173}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITBUFEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_ITBUFEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{09174}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_ITBUFEN\ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_ITBUFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09175}09175\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{09176}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{09177}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09178}09178\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_LAST\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{09179}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_LAST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CR2\_LAST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{09180}}\ \textcolor{preprocessor}{\#define\ I2C\_CR2\_LAST\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CR2\_LAST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09182}09182\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{09183}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD1\_7\ \ \ \ \ \ \ \ \ \ \ 0x000000FEU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{09184}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD8\_9\ \ \ \ \ \ \ \ \ \ \ 0x00000300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09186}09186\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD0\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{09187}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD0\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD0\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{09188}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD0\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09189}09189\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD1\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{09190}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD1\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{09191}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD1\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09192}09192\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD2\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{09193}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD2\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{09194}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD2\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09195}09195\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD3\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{09196}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD3\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{09197}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD3\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09198}09198\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD4\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{09199}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD4\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{09200}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD4\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09201}09201\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD5\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{09202}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD5\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD5\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{09203}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD5\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09204}09204\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD6\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{09205}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD6\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD6\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{09206}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD6\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09207}09207\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD7\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{09208}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD7\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD7\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{09209}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD7\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09210}09210\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD8\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{09211}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD8\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{09212}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD8\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09213}09213\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD9\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{09214}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD9\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADD9\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{09215}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADD9\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADD9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09217}09217\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADDMODE\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{09218}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADDMODE\_Msk\ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR1\_ADDMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{09219}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR1\_ADDMODE\ \ \ \ \ \ \ \ \ \ I2C\_OAR1\_ADDMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09221}09221\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_OAR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09222}09222\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ENDUAL\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{09223}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ENDUAL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_OAR2\_ENDUAL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{09224}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ENDUAL\ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_ENDUAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09225}09225\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ADD2\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{09226}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ADD2\_Msk\ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ I2C\_OAR2\_ADD2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{09227}}\ \textcolor{preprocessor}{\#define\ I2C\_OAR2\_ADD2\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_OAR2\_ADD2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09229}09229\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ I2C\_DR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09230}09230\ \textcolor{preprocessor}{\#define\ I2C\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{09231}}\ \textcolor{preprocessor}{\#define\ I2C\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{09232}}\ \textcolor{preprocessor}{\#define\ I2C\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09234}09234\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_SR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09235}09235\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{09236}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_SB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{09237}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_SB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09238}09238\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADDR\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{09239}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_ADDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{09240}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_ADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09241}09241\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BTF\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{09242}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BTF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_BTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{09243}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_BTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09244}09244\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADD10\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{09245}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADD10\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_ADD10\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{09246}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ADD10\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_ADD10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09247}09247\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_STOPF\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{09248}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_STOPF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_STOPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{09249}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_STOPF\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_STOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09250}09250\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{09251}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{09252}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09253}09253\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09254}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{09254}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{09255}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09256}09256\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BERR\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{09257}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_BERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{09258}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_BERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09259}09259\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ARLO\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09260}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{09260}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_ARLO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{09261}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_ARLO\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_ARLO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09262}09262\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_AF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{09263}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_AF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_AF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{09264}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_AF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_AF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09265}09265\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{09266}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{09267}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09268}09268\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_PECERR\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{09269}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_PECERR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_PECERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{09270}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_PECERR\ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_PECERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09271}09271\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TIMEOUT\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{09272}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TIMEOUT\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_TIMEOUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{09273}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_TIMEOUT\ \ \ \ \ \ \ \ \ \ \ I2C\_SR1\_TIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09274}09274\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SMBALERT\_Pos\ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{09275}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SMBALERT\_Msk\ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR1\_SMBALERT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{09276}}\ \textcolor{preprocessor}{\#define\ I2C\_SR1\_SMBALERT\ \ \ \ \ \ \ \ \ \ I2C\_SR1\_SMBALERT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09278}09278\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_SR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09279}09279\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_MSL\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{09280}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_MSL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_MSL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{09281}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_MSL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_MSL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09282}09282\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_BUSY\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{09283}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_BUSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{09284}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_BUSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09285}09285\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_TRA\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{09286}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_TRA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_TRA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{09287}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_TRA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_TRA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09288}09288\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_GENCALL\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{09289}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_GENCALL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_GENCALL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{09290}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_GENCALL\ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_GENCALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09291}09291\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBDEFAULT\_Pos\ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{09292}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBDEFAULT\_Msk\ \ \ \ (0x1UL\ <<\ I2C\_SR2\_SMBDEFAULT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{09293}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBDEFAULT\ \ \ \ \ \ \ \ I2C\_SR2\_SMBDEFAULT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09294}09294\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBHOST\_Pos\ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{09295}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBHOST\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_SMBHOST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{09296}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_SMBHOST\ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_SMBHOST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09297}09297\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_DUALF\_Pos\ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{09298}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_DUALF\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_SR2\_DUALF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{09299}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_DUALF\ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_DUALF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09300}09300\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_PEC\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{09301}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ I2C\_SR2\_PEC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{09302}}\ \textcolor{preprocessor}{\#define\ I2C\_SR2\_PEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_SR2\_PEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09304}09304\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ I2C\_CCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09305}09305\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_CCR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{09306}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_CCR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ I2C\_CCR\_CCR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{09307}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_CCR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CCR\_CCR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09308}09308\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_DUTY\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{09309}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_DUTY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CCR\_DUTY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{09310}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_DUTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CCR\_DUTY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09311}09311\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_FS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{09312}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_FS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ I2C\_CCR\_FS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{09313}}\ \textcolor{preprocessor}{\#define\ I2C\_CCR\_FS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ I2C\_CCR\_FS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09315}09315\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ I2C\_TRISE\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09316}09316\ \textcolor{preprocessor}{\#define\ I2C\_TRISE\_TRISE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{09317}}\ \textcolor{preprocessor}{\#define\ I2C\_TRISE\_TRISE\_Msk\ \ \ \ \ \ \ (0x3FUL\ <<\ I2C\_TRISE\_TRISE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{09318}}\ \textcolor{preprocessor}{\#define\ I2C\_TRISE\_TRISE\ \ \ \ \ \ \ \ \ \ \ I2C\_TRISE\_TRISE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09321}09321\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09322}09322\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09323}09323\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Independent\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09324}09324\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09325}09325\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09326}09326\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_KR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09327}09327\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{09328}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\_Msk\ \ \ \ \ (0xFFFFUL\ <<\ IWDG\_KR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{09329}}\ \textcolor{preprocessor}{\#define\ IWDG\_KR\_KEY\ \ \ \ \ \ \ \ \ IWDG\_KR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09331}09331\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_PR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09332}09332\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{09333}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ (0x7UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{09334}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\ \ \ \ \ \ \ \ \ \ IWDG\_PR\_PR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{09335}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{09336}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{09337}}\ \textcolor{preprocessor}{\#define\ IWDG\_PR\_PR\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ IWDG\_PR\_PR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09339}09339\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_RLR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09340}09340\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{09341}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\_Msk\ \ \ \ \ (0xFFFUL\ <<\ IWDG\_RLR\_RL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{09342}}\ \textcolor{preprocessor}{\#define\ IWDG\_RLR\_RL\ \ \ \ \ \ \ \ \ IWDG\_RLR\_RL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09344}09344\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ IWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09345}09345\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{09346}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\_Msk\ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_PVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{09347}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_PVU\ \ \ \ \ \ \ \ \ IWDG\_SR\_PVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09348}09348\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{09349}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\_Msk\ \ \ \ \ (0x1UL\ <<\ IWDG\_SR\_RVU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{09350}}\ \textcolor{preprocessor}{\#define\ IWDG\_SR\_RVU\ \ \ \ \ \ \ \ \ IWDG\_SR\_RVU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09354}09354\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09355}09355\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09356}09356\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Power\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09357}09357\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09358}09358\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09359}09359\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PWR\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09360}09360\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPDS\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{09361}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPDS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_LPDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{09362}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_LPDS\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_LPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09363}09363\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PDDS\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{09364}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PDDS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_PDDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{09365}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PDDS\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PDDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09366}09366\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CWUF\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{09367}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CWUF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_CWUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{09368}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CWUF\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CWUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09369}09369\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CSBF\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{09370}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CSBF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_CSBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{09371}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_CSBF\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_CSBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09372}09372\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PVDE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{09373}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PVDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_PVDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{09374}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PVDE\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PVDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09376}09376\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{09377}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{09378}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_PLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{09379}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{09380}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{09381}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ PWR\_CR\_PLS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{09384}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV0\ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{09385}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV1\ \ \ \ \ \ \ \ 0x00000020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{09386}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV2\ \ \ \ \ \ \ \ 0x00000040U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{09387}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV3\ \ \ \ \ \ \ \ 0x00000060U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{09388}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV4\ \ \ \ \ \ \ \ 0x00000080U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{09389}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV5\ \ \ \ \ \ \ \ 0x000000A0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{09390}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV6\ \ \ \ \ \ \ \ 0x000000C0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{09391}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_PLS\_LEV7\ \ \ \ \ \ \ \ 0x000000E0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09392}09392\ \textcolor{preprocessor}{\#define\ PWR\_CR\_DBP\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{09393}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_DBP\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_DBP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{09394}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_DBP\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_DBP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09395}09395\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FPDS\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e13d0b0eb3f05a11893752cc372677}{09396}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FPDS\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_FPDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{09397}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_FPDS\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_FPDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09398}09398\ \textcolor{preprocessor}{\#define\ PWR\_CR\_VOS\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e94ecdd78a53924cc35417d24fc974a}{09399}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_VOS\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CR\_VOS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{09400}}\ \textcolor{preprocessor}{\#define\ PWR\_CR\_VOS\ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_VOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09402}09402\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09403}09403\ \textcolor{preprocessor}{\#define\ \ PWR\_CR\_PMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CR\_VOS}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09404}09404\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09405}09405\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ PWR\_CSR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09406}09406\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_WUF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{09407}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_WUF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_WUF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{09408}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_WUF\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_WUF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09409}09409\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_SBF\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{09410}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_SBF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_SBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{09411}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_SBF\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_SBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09412}09412\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_PVDO\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{09413}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_PVDO\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_PVDO\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{09414}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_PVDO\ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_PVDO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09415}09415\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRR\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06752058548d6fbcc57dbc032fdde76d}{09416}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRR\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_BRR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{09417}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRR\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_BRR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09418}09418\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP\_Pos\ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b862445449f084acf74d1105f687da}{09419}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_EWUP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{09420}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_EWUP\ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_EWUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09421}09421\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRE\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaed35bfe3de356d9e6def115ef87b9d}{09422}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_BRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{09423}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_BRE\ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_BRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09424}09424\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_VOSRDY\_Pos\ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac90d2b7cd8836e014ee405815273ba9}{09425}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_VOSRDY\_Msk\ \ \ \ \ (0x1UL\ <<\ PWR\_CSR\_VOSRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{09426}}\ \textcolor{preprocessor}{\#define\ PWR\_CSR\_VOSRDY\ \ \ \ \ \ \ \ \ PWR\_CSR\_VOSRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09428}09428\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09429}09429\ \textcolor{preprocessor}{\#define\ \ PWR\_CSR\_REGRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ PWR\_CSR\_VOSRDY}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09430}09430\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09431}09431\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09432}09432\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09433}09433\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Reset\ and\ Clock\ Control\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09434}09434\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09435}09435\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09436}09436\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09437}09437\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{09438}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSION\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09439}09439\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09440}09440\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{09441}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSIRDY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09442}09442\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09443}09443\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09444}09444\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{09445}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09446}09446\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSITRIM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{09447}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{09448}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{09449}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{09450}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{09451}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSITRIM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_CR\_HSITRIM\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09453}09453\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{09454}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09455}09455\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSICAL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{09456}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{09457}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{09458}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{09459}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{09460}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{09461}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{09462}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{09463}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSICAL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ RCC\_CR\_HSICAL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09465}09465\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{09466}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEON\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09467}09467\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09468}09468\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{09469}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSERDY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09470}09470\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSERDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09471}09471\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{09472}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_HSEBYP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09473}09473\ \textcolor{preprocessor}{\#define\ RCC\_CR\_HSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEBYP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09474}09474\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{09475}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_CSSON\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09476}09476\ \textcolor{preprocessor}{\#define\ RCC\_CR\_CSSON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_CSSON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09477}09477\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{09478}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLON\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09479}09479\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09480}09480\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{09481}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLRDY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09482}09482\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09483}09483\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09484}09484\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F4\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09485}09485\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48c0893e590b49fa8079830a0ae8abb}{09486}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2S\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09488}09488\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLI2SON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82caf73e368dd6e0af79ffff40c4c158}{09489}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLI2SON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLI2SON\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09490}09490\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLI2SON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLI2SON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09491}09491\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLI2SRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac102f1739d82c9f002f6d107e37c6d63}{09492}}\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLI2SRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CR\_PLLI2SRDY\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09493}09493\ \textcolor{preprocessor}{\#define\ RCC\_CR\_PLLI2SRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_PLLI2SRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09494}09494\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09495}09495\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_PLLCFGR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09496}09496\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{09497}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09498}09498\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09499}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{09499}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{09500}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{09501}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}{09502}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{09503}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}{09504}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ RCC\_PLLCFGR\_PLLM\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09506}09506\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{09507}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09508}09508\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09509}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{09509}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{09510}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{09511}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{09512}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{09513}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{09514}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{09515}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{09516}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}{09517}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLN\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09519}09519\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{09520}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09521}09521\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{09522}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09523}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{09523}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLP\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09525}09525\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{09526}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09527}09527\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09528}09528\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09529}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{09529}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLSRC\_HSE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09530}09530\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09531}09531\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09532}09532\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09533}09533\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{09534}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09535}09535\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{09536}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{09537}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09538}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{09538}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}{09539}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_PLLQ\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_PLLCFGR\_PLLQ\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09542}09542\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CFGR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09544}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{09544}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{09545}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{09546}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09547}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{09547}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{09548}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SW\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09550}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{09550}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{09551}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{09552}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SW\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09555}09555\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{09556}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{09557}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SWS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{09558}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{09559}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_SWS\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09561}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{09561}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{09562}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{09563}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_SWS\_PLL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09566}09566\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09567}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{09567}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{09568}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{09569}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09570}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{09570}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{09571}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{09572}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RCC\_CFGR\_HPRE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{09574}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{09575}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000080U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09576}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{09576}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000090U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{09577}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000A0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{09578}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000B0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{09579}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000C0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{09580}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000D0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{09581}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000E0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{09582}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_HPRE\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000F0U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09585}09585\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{09586}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{09587}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{09588}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{09589}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{09590}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE1\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{09592}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{09593}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{09594}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{09595}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{09596}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE1\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001C00U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09599}09599\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{09600}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{09601}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{09602}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{09603}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{09604}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_PPRE2\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{09606}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{09607}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00008000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{09608}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000A000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{09609}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000C000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{09610}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_PPRE2\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000E000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09613}09613\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850304b36d321ade71b90ca011ee5f74}{09614}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09615}09615\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_RTCPRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}{09616}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}{09617}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}{09618}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}{09619}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{09620}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_RTCPRE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ RCC\_CFGR\_RTCPRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09623}09623\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b21a49230470856ce978e05fb9c47b}{09624}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_MCO1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09625}09625\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{09626}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{09627}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCO1\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09629}09629\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_I2SSRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa5cae9d2b4ddc11fbe5a1858ead900}{09630}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_I2SSRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_I2SSRC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09631}09631\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_I2SSRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_I2SSRC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09632}09632\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09633}09633\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada571dab4e704e380153b6e901b60ba8}{09634}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCO1PRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09635}09635\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO1PRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{09636}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO1PRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{09637}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCO1PRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{09638}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO1PRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCO1PRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09640}09640\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56af08fd6ae55e0047d84c2e5cb44877}{09641}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_CFGR\_MCO2PRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09642}09642\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2PRE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}{09643}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO2PRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}{09644}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCO2PRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}{09645}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2PRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_CFGR\_MCO2PRE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09647}09647\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193bf927828d92f9249975a792c738d5}{09648}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_CFGR\_MCO2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09649}09649\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{09650}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CFGR\_MCO2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{09651}}\ \textcolor{preprocessor}{\#define\ RCC\_CFGR\_MCO2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_CFGR\_MCO2\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09653}09653\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CIR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09654}09654\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{09655}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSIRDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09656}09656\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09657}09657\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{09658}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSERDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09659}09659\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09660}09660\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{09661}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSIRDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09662}09662\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09663}09663\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{09664}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSERDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09665}09665\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09666}09666\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{09667}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLRDYF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09668}09668\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09669}09669\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLI2SRDYF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e88621c6cbc397e6c0872c98f11151}{09670}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLI2SRDYF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLI2SRDYF\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09671}09671\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLI2SRDYF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09672}09672\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09673}09673\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{09674}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_CSSF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09675}09675\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09676}09676\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{09677}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSIRDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09678}09678\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09679}09679\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{09680}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSERDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09681}09681\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09682}09682\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{09683}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSIRDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09684}09684\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09685}09685\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{09686}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSERDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09687}09687\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09688}09688\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{09689}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLRDYIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09690}09690\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09691}09691\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLI2SRDYIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af4a5b0b017c2dde04fa660950578cc}{09692}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLI2SRDYIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLI2SRDYIE\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09693}09693\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLI2SRDYIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09694}09694\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09695}09695\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{09696}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSIRDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09697}09697\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09698}09698\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{09699}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_LSERDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09700}09700\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_LSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_LSERDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09701}09701\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{09702}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSIRDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09703}09703\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSIRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSIRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09704}09704\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{09705}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_HSERDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09706}09706\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_HSERDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_HSERDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09707}09707\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{09708}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLRDYC\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09709}09709\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09710}09710\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLI2SRDYC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a1a17873c5e712e9ed47d92fbc99cd}{09711}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLI2SRDYC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_PLLI2SRDYC\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09712}09712\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_PLLI2SRDYC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_PLLI2SRDYC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09713}09713\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09714}09714\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{09715}}\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CIR\_CSSC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09716}09716\ \textcolor{preprocessor}{\#define\ RCC\_CIR\_CSSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIR\_CSSC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09717}09717\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09718}09718\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09719}09719\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOARST\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca733a89ed0ddeb8c6ad7d4df334baf}{09720}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOARST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOARST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09721}09721\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOARST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOARST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09722}09722\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOBRST\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a227671a2b417929ad0959d9e899c8}{09723}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOBRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOBRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09724}09724\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOBRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09725}09725\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOCRST\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f25d081a1bb38f34f8d11fc32bdc7d7}{09726}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOCRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOCRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09727}09727\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09728}09728\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIODRST\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e4b57d9e0d9c72055b51a222d388f5}{09729}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIODRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIODRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09730}09730\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIODRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIODRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09731}09731\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOERST\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2330cc824d6e097fc95f311730778243}{09732}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOERST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOERST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09733}09733\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOERST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOERST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09734}09734\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOFRST\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5758110647b39258af5b6c4259a59c0}{09735}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOFRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOFRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09736}09736\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOFRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOFRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09737}09737\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOGRST\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca12c8d01be2d47518003a30d836a68}{09738}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOGRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOGRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09739}09739\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09740}09740\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOHRST\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6853aabc577ec17d0d7f894e520a693}{09741}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOHRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOHRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09742}09742\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOHRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOHRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09743}09743\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOIRST\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771106a6653644a43c7d3d572d70220}{09744}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOIRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_GPIOIRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09745}09745\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_GPIOIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_GPIOIRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09746}09746\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{09747}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_CRCRST\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09748}09748\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_CRCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_CRCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09749}09749\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{09750}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA1RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09751}09751\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09752}09752\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{09753}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_DMA2RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09754}09754\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_DMA2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_DMA2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09755}09755\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_ETHMACRST\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c088bbef40582644da68cebbce2c455}{09756}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_ETHMACRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_ETHMACRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09757}09757\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_ETHMACRST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_ETHMACRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09758}09758\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_OTGHRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351abffe0a0e32b6e74378a5e4b82a9e}{09759}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_OTGHRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1RSTR\_OTGHRST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09760}09760\ \textcolor{preprocessor}{\#define\ RCC\_AHB1RSTR\_OTGHRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1RSTR\_OTGHRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09761}09761\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09762}09762\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09763}09763\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DCMIRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65d3d99d10ccb38170740b9dbc30f0f}{09764}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DCMIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_DCMIRST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09765}09765\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_DCMIRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_DCMIRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09766}09766\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_RNGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{09767}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_RNGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_RNGRST\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09768}09768\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_RNGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_RNGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09769}09769\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_OTGFSRST\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba439d5c37535fc904630d55dd8d204}{09770}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_OTGFSRST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2RSTR\_OTGFSRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09771}09771\ \textcolor{preprocessor}{\#define\ RCC\_AHB2RSTR\_OTGFSRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2RSTR\_OTGFSRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09772}09772\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09773}09773\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_FSMCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab498285653979d8739b94dcbe1a32048}{09774}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_FSMCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3RSTR\_FSMCRST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09775}09775\ \textcolor{preprocessor}{\#define\ RCC\_AHB3RSTR\_FSMCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3RSTR\_FSMCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09776}09776\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09777}09777\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09778}09778\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09779}09779\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{09780}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM2RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09781}09781\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09782}09782\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09783}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{09783}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM3RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09784}09784\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09785}09785\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM4RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{09786}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM4RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM4RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09787}09787\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM4RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09788}09788\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM5RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5cfd79c37096bf00916e7bda1df220}{09789}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM5RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM5RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09790}09790\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM5RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM5RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09791}09791\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM6RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{09792}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM6RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM6RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09793}09793\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM6RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM6RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09794}09794\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM7RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af08f1ff685c0027708d909086b748}{09795}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM7RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM7RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09796}09796\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM7RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM7RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09797}09797\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM12RST\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91170571df0e2ed7675a5b3091736507}{09798}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM12RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM12RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09799}09799\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM12RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM12RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09800}09800\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM13RST\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b75cafab3889092a34ddfb502c5d6a}{09801}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM13RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM13RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09802}09802\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM13RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM13RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09803}09803\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM14RST\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1887a28578dd003746b62f95b48d06a}{09804}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM14RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_TIM14RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09805}09805\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_TIM14RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_TIM14RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09806}09806\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_WWDGRST\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{09807}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_WWDGRST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_WWDGRST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09808}09808\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_WWDGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09809}09809\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_SPI2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{09810}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_SPI2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_SPI2RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09811}09811\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_SPI2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_SPI2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09812}09812\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_SPI3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0566a08a6cbd33046ff893d7c3b7bf1}{09813}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_SPI3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_SPI3RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09814}09814\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_SPI3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_SPI3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09815}09815\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART2RST\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{09816}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART2RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_USART2RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09817}09817\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART2RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_USART2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09818}09818\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART3RST\_Pos\ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{09819}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART3RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_USART3RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09820}09820\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_USART3RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_USART3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09821}09821\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_UART4RST\_Pos\ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c84c3ac04f075c4571c4518e9dc6f5d}{09822}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_UART4RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_UART4RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09823}09823\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_UART4RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_UART4RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09824}09824\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_UART5RST\_Pos\ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aaecac95d9e201eb6a3ee127881381b}{09825}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_UART5RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_UART5RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09826}09826\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_UART5RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_UART5RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09827}09827\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{09828}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_I2C1RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09829}09829\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_I2C1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09830}09830\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{09831}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_I2C2RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09832}09832\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_I2C2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09833}09833\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C3RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49214147f146965ef75c3bfa906cd3d9}{09834}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C3RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_I2C3RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09835}09835\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_I2C3RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_I2C3RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09836}09836\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CAN1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91aa2d3e18674c6f02c7112da9a2e30c}{09837}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CAN1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_CAN1RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09838}09838\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CAN1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_CAN1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09839}09839\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CAN2RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dc2776b9926f9335e72b433290bb8a}{09840}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CAN2RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_CAN2RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09841}09841\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_CAN2RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_CAN2RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09842}09842\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_PWRRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{09843}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_PWRRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_PWRRST\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09844}09844\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_PWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_PWRRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09845}09845\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_DACRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{09846}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_DACRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1RSTR\_DACRST\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09847}09847\ \textcolor{preprocessor}{\#define\ RCC\_APB1RSTR\_DACRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1RSTR\_DACRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09848}09848\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09849}09849\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2RSTR\ register\ \ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09850}09850\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{09851}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM1RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09852}09852\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09853}09853\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM8RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{09854}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM8RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM8RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09855}09855\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM8RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM8RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09856}09856\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{09857}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_USART1RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09858}09858\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART1RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_USART1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09859}09859\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART6RST\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e37e8ac731047e3df29ca5c7e553cc}{09860}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART6RST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_USART6RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09861}09861\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_USART6RST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_USART6RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09862}09862\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{09863}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_ADCRST\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09864}09864\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_ADCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_ADCRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09865}09865\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SDIORST\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67f4f982e0636f1d86be7d4223cdaf1}{09866}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SDIORST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SDIORST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09867}09867\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SDIORST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SDIORST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09868}09868\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{09869}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SPI1RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09870}09870\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SPI1RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SPI1RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09871}09871\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{09872}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_SYSCFGRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09873}09873\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_SYSCFGRST\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SYSCFGRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09874}09874\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM9RST\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71d516052c6afded3292ada76c392a2}{09875}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM9RST\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM9RST\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09876}09876\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM9RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM9RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09877}09877\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM10RST\_Pos\ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga077ef7ed92b0241e49f2ecad1a8bd241}{09878}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM10RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM10RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09879}09879\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM10RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM10RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09880}09880\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM11RST\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffe8d460fb9abc55ec65d00d39564b3}{09881}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM11RST\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2RSTR\_TIM11RST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09882}09882\ \textcolor{preprocessor}{\#define\ RCC\_APB2RSTR\_TIM11RST\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_TIM11RST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09883}09883\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09884}09884\ \textcolor{comment}{/*\ Old\ SPI1RST\ bit\ definition,\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09885}09885\ \textcolor{preprocessor}{\#define\ \ RCC\_APB2RSTR\_SPI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2RSTR\_SPI1RST}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09886}09886\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09887}09887\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09888}09888\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1610c0bcc3f778000c9ffe4ceaaf7a8}{09889}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOAEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09890}09890\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOAEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09891}09891\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOBEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f6e5e212dee1b54f1103aa6c5b63c8}{09892}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOBEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOBEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09893}09893\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOBEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOBEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09894}09894\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7e8d23a1214b25dca4d0838324371b}{09895}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOCEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09896}09896\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09897}09897\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIODEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da72a3a599290c99b251cf0e40d579a}{09898}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIODEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIODEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09899}09899\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIODEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIODEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09900}09900\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOEEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574a0ff2d711679c81d62a365efe9b25}{09901}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOEEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOEEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09902}09902\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOEEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOEEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09903}09903\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOFEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40bd7a86de787e99ecf69881e8d8803}{09904}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOFEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOFEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09905}09905\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOFEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOFEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09906}09906\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f85f90ddfceebacab190e14cf0de75}{09907}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOGEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09908}09908\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09909}09909\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOHEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee11e4e6ddeff9db3ddd22873d1ca8d5}{09910}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOHEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOHEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09911}09911\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOHEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOHEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09912}09912\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d542abb9e4477f575afe1066062ce34}{09913}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_GPIOIEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09914}09914\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_GPIOIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_GPIOIEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09915}09915\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{09916}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_CRCEN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09917}09917\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CRCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09918}09918\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_BKPSRAMEN\_Pos\ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67735d069e447a3cbd8b1cf0ac1e69ca}{09919}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_BKPSRAMEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_BKPSRAMEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09920}09920\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_BKPSRAMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_BKPSRAMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09921}09921\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CCMDATARAMEN\_Pos\ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56a123a2131232460f2a1d4d7b5fb87}{09922}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CCMDATARAMEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_CCMDATARAMEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09923}09923\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_CCMDATARAMEN\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_CCMDATARAMEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09924}09924\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{09925}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA1EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09926}09926\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09927}09927\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{09928}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_DMA2EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09929}09929\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_DMA2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_DMA2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09930}09930\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f4087101bf2a82c3ac9ea31ca3504f}{09931}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_ETHMACEN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09932}09932\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_ETHMACEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09933}09933\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACTXEN\_Pos\ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e9fa8c5b341bd2c8e1354ea0452990}{09934}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACTXEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_ETHMACTXEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09935}09935\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACTXEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_ETHMACTXEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09936}09936\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACRXEN\_Pos\ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9872ba78cf86d347267020336489be40}{09937}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACRXEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_ETHMACRXEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09938}09938\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACRXEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_ETHMACRXEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09939}09939\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACPTPEN\_Pos\ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c39ec61603f15cf1916d743f1e3673}{09940}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACPTPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_ETHMACPTPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09941}09941\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_ETHMACPTPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_ETHMACPTPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09942}09942\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_OTGHSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09943}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e119c40f74b0caf89d18b8e784d7cd}{09943}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_OTGHSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_OTGHSEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09944}09944\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_OTGHSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_OTGHSEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09945}09945\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_OTGHSULPIEN\_Pos\ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162543647ebac3ea7cf992bf229acb56}{09946}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_OTGHSULPIEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1ENR\_OTGHSULPIEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09947}09947\ \textcolor{preprocessor}{\#define\ RCC\_AHB1ENR\_OTGHSULPIEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1ENR\_OTGHSULPIEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09948}09948\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09949}09949\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09950}09950\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F4\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09951}09951\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47614352bcc5025572abc4277cf28e9}{09952}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09954}09954\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DCMIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392371f5ae1fc6417aa8111e46184b17}{09955}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DCMIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_DCMIEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09956}09956\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_DCMIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_DCMIEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09957}09957\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_RNGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{09958}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_RNGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_RNGEN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09959}09959\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_RNGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_RNGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09960}09960\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_OTGFSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c92c5e4271a2a493a92fb41fbc7e3fd}{09961}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_OTGFSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2ENR\_OTGFSEN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09962}09962\ \textcolor{preprocessor}{\#define\ RCC\_AHB2ENR\_OTGFSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2ENR\_OTGFSEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09963}09963\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09964}09964\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09965}09965\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09966}09966\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ (not\ present\ on\ all\ devices\ in\ the\ STM32F4\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09967}09967\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59e70532c57e0a7917acac00de9db57}{09968}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09970}09970\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_FSMCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c0730a8f98a8b8ed6f75f0101f7fb}{09971}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_FSMCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3ENR\_FSMCEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09972}09972\ \textcolor{preprocessor}{\#define\ RCC\_AHB3ENR\_FSMCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3ENR\_FSMCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09973}09973\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09974}09974\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09975}09975\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{09976}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM2EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09977}09977\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09978}09978\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{09979}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM3EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09980}09980\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09981}09981\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{09982}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM4EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09983}09983\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM4EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09984}09984\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM5EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3f7f788191131f045cd40594e5c15}{09985}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM5EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM5EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09986}09986\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM5EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM5EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09987}09987\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM6EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{09988}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM6EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM6EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09989}09989\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM6EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM6EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09990}09990\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM7EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3160c7aa3480db783e4cc7f50ed721}{09991}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM7EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM7EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09992}09992\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM7EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM7EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09993}09993\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM12EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca933b42794cadbf3580851e625779e}{09994}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM12EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM12EN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09995}09995\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM12EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM12EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09996}09996\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM13EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6f74911cd1852c3a58e969e48013d8}{09997}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM13EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM13EN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09998}09998\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM13EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM13EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l09999}09999\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM14EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb332ea40285657d968307a8cef8951}{10000}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM14EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_TIM14EN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10001}10001\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_TIM14EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_TIM14EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10002}10002\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_WWDGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{10003}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_WWDGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_WWDGEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10004}10004\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_WWDGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_WWDGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10005}10005\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_SPI2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{10006}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_SPI2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_SPI2EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10007}10007\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_SPI2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_SPI2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10008}10008\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_SPI3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3852cf58a863e5b0133d5bc84bcede3f}{10009}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_SPI3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_SPI3EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10010}10010\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_SPI3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_SPI3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10011}10011\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{10012}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_USART2EN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10013}10013\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_USART2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10014}10014\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{10015}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_USART3EN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10016}10016\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_USART3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_USART3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10017}10017\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_UART4EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10018}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f02158e2eaba91c9cbc6e499aa4471}{10018}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_UART4EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_UART4EN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10019}10019\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_UART4EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_UART4EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10020}10020\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_UART5EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01815c1b0ced6d002d1b7590e9b8b15}{10021}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_UART5EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_UART5EN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10022}10022\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_UART5EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_UART5EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10023}10023\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{10024}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_I2C1EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10025}10025\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_I2C1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10026}10026\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10027}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{10027}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_I2C2EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10028}10028\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_I2C2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10029}10029\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3287ea960eceb4499698cfc8e4ffbf36}{10030}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_I2C3EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10031}10031\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_I2C3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_I2C3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10032}10032\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CAN1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10033}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf13f0648b09c215dfd69d3ef933b5}{10033}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CAN1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_CAN1EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10034}10034\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CAN1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_CAN1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10035}10035\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CAN2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bffa56c0080897dc6cbe28ad888f22b}{10036}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CAN2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_CAN2EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10037}10037\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_CAN2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_CAN2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10038}10038\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{10039}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_PWREN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10040}10040\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_PWREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_PWREN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10041}10041\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_DACEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{10042}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_DACEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1ENR\_DACEN\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10043}10043\ \textcolor{preprocessor}{\#define\ RCC\_APB1ENR\_DACEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1ENR\_DACEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10044}10044\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10045}10045\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2ENR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10046}10046\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{10047}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM1EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10048}10048\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10049}10049\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM8EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{10050}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM8EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM8EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10051}10051\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM8EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM8EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10052}10052\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{10053}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_USART1EN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10054}10054\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10055}10055\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART6EN\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d196a71620aa24b125657dfdc9c85bf}{10056}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART6EN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_USART6EN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10057}10057\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_USART6EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_USART6EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10058}10058\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{10059}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_ADC1EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10060}10060\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_ADC1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10061}10061\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC2EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e486391860d774ac8613c6848b62de}{10062}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC2EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_ADC2EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10063}10063\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC2EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_ADC2EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10064}10064\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC3EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3126f80244d91d2d13c1a40e5f64df0}{10065}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC3EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_ADC3EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10066}10066\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_ADC3EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_ADC3EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10067}10067\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SDIOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f570456b6725105e600c0700cdc0bd}{10068}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SDIOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SDIOEN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10069}10069\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SDIOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SDIOEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10070}10070\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{10071}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SPI1EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10072}10072\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SPI1EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SPI1EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10073}10073\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{10074}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_SYSCFGEN\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10075}10075\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_SYSCFGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_SYSCFGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10076}10076\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM9EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7973b960b45268bd0160c1f5f21acf2}{10077}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM9EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM9EN\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10078}10078\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM9EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM9EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10079}10079\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM10EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539dc20498c8b8abdf208bd2b98a46c6}{10080}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM10EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM10EN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10081}10081\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM10EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM10EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10082}10082\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM11EN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5273bcf1abc8db0bf1617c747bab5ec}{10083}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM11EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2ENR\_TIM11EN\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10084}10084\ \textcolor{preprocessor}{\#define\ RCC\_APB2ENR\_TIM11EN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2ENR\_TIM11EN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10085}10085\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10086}10086\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB1LPENR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10087}10087\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOALPEN\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01076ddb6708e4c0ff9d6c4f22fa809}{10088}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOALPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOALPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10089}10089\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOALPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOALPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10090}10090\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOBLPEN\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad765dcf02bb5f215ff3a77a63c16f746}{10091}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOBLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOBLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10092}10092\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOBLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOBLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10093}10093\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOCLPEN\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ff370d6adef4823a87bd98c5767a42}{10094}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOCLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOCLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10095}10095\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOCLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOCLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10096}10096\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIODLPEN\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81052c9334056e60b2b47e12d8ccef}{10097}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIODLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIODLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10098}10098\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIODLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIODLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10099}10099\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOELPEN\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379b06aa2db224e0e6e2812e33e5bc88}{10100}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOELPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOELPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10101}10101\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOELPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOELPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10102}10102\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOFLPEN\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1d321cff7127cb7bee72a680b40bcaf}{10103}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOFLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOFLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10104}10104\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOFLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOFLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10105}10105\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOGLPEN\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8cbc273b51b62d59dbe58f68a330231}{10106}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOGLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOGLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10107}10107\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOGLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10108}10108\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOHLPEN\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420182a12449790d9316927e05bab4b}{10109}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOHLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOHLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10110}10110\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOHLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOHLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10111}10111\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOILPEN\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285f894641272c773dac56c0eb5d14cc}{10112}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOILPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_GPIOILPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10113}10113\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_GPIOILPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_GPIOILPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10114}10114\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_CRCLPEN\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b177e8246a207541fbce277d4f48ab}{10115}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_CRCLPEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_CRCLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10116}10116\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_CRCLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_CRCLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10117}10117\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_FLITFLPEN\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10118}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb7485a44d40e2da16270de53aa8171}{10118}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_FLITFLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_FLITFLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10119}10119\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_FLITFLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_FLITFLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10120}10120\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_SRAM1LPEN\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3165c825e9a88a606803cd08a85d9dd9}{10121}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_SRAM1LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_SRAM1LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10122}10122\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_SRAM1LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_SRAM1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10123}10123\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_SRAM2LPEN\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ed7528aecee29c5498e649bb9851eb}{10124}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_SRAM2LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_SRAM2LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10125}10125\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_SRAM2LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_SRAM2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10126}10126\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_BKPSRAMLPEN\_Pos\ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192203e1375323694da43336c59f036e}{10127}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_BKPSRAMLPEN\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_BKPSRAMLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10128}10128\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_BKPSRAMLPEN\ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_BKPSRAMLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10129}10129\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA1LPEN\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10130}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9b77b3b402f07fd5196bc6ced33032}{10130}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_DMA1LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10131}10131\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_DMA1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10132}10132\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA2LPEN\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4daa369b439dbff3744661225897bc}{10133}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA2LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_DMA2LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10134}10134\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_DMA2LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_DMA2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10135}10135\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10136}10136\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACLPEN\_Pos\ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da28307db95580ebba7ee61b0a8f9cb}{10137}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACLPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_ETHMACLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10138}10138\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACLPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_ETHMACLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10139}10139\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACTXLPEN\_Pos\ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a38ff160774afae91d03db40b2cfde1}{10140}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACTXLPEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_ETHMACTXLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10141}10141\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACTXLPEN\ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_ETHMACTXLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10142}10142\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACRXLPEN\_Pos\ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793010bfe42e5e13b9ebed488352b3b3}{10143}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACRXLPEN\_Msk\ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_ETHMACRXLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10144}10144\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACRXLPEN\ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_ETHMACRXLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10145}10145\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACPTPLPEN\_Pos\ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db17131964299ee8997a3bd9f4d5544}{10146}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACPTPLPEN\_Msk\ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_ETHMACPTPLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10147}10147\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_ETHMACPTPLPEN\ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_ETHMACPTPLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10148}10148\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_OTGHSLPEN\_Pos\ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf645b65fa1f722e0909ea5768f5e39d1}{10149}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_OTGHSLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_OTGHSLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10150}10150\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_OTGHSLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_OTGHSLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10151}10151\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_OTGHSULPILPEN\_Pos\ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9468c1e5269479e8009174e2dbdfd871}{10152}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_OTGHSULPILPEN\_Msk\ \ \ \ (0x1UL\ <<\ RCC\_AHB1LPENR\_OTGHSULPILPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10153}10153\ \textcolor{preprocessor}{\#define\ RCC\_AHB1LPENR\_OTGHSULPILPEN\ \ \ \ \ \ \ \ RCC\_AHB1LPENR\_OTGHSULPILPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10154}10154\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10155}10155\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB2LPENR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10156}10156\ \textcolor{preprocessor}{\#define\ RCC\_AHB2LPENR\_DCMILPEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10157}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e9e48b4b6b730a3fc71ecc7bad6f4c7}{10157}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2LPENR\_DCMILPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2LPENR\_DCMILPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10158}10158\ \textcolor{preprocessor}{\#define\ RCC\_AHB2LPENR\_DCMILPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2LPENR\_DCMILPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10159}10159\ \textcolor{preprocessor}{\#define\ RCC\_AHB2LPENR\_RNGLPEN\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082f00df13212bc37c2528b69330a304}{10160}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2LPENR\_RNGLPEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2LPENR\_RNGLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10161}10161\ \textcolor{preprocessor}{\#define\ RCC\_AHB2LPENR\_RNGLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2LPENR\_RNGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10162}10162\ \textcolor{preprocessor}{\#define\ RCC\_AHB2LPENR\_OTGFSLPEN\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235d86e1b22afa92651c1cb0c31660cd}{10163}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB2LPENR\_OTGFSLPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB2LPENR\_OTGFSLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10164}10164\ \textcolor{preprocessor}{\#define\ RCC\_AHB2LPENR\_OTGFSLPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB2LPENR\_OTGFSLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10165}10165\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10166}10166\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_AHB3LPENR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10167}10167\ \textcolor{preprocessor}{\#define\ RCC\_AHB3LPENR\_FSMCLPEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d006571ef2ef5c0fb68621fdb5835b7}{10168}}\ \textcolor{preprocessor}{\#define\ RCC\_AHB3LPENR\_FSMCLPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_AHB3LPENR\_FSMCLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10169}10169\ \textcolor{preprocessor}{\#define\ RCC\_AHB3LPENR\_FSMCLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_AHB3LPENR\_FSMCLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10170}10170\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10171}10171\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB1LPENR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10172}10172\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM2LPEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef88837af2b396c012ec1225a4d8a65}{10173}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM2LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM2LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10174}10174\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM2LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10175}10175\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM3LPEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0231e0f1fbb26813e6a67b4e17d2578}{10176}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM3LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM3LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10177}10177\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM3LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10178}10178\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM4LPEN\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a807ed1ed77d84c24ad990e689b1600}{10179}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM4LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM4LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10180}10180\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM4LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM4LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10181}10181\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM5LPEN\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c7205ba8d0f5e12584ccf932efbc74}{10182}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM5LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM5LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10183}10183\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM5LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM5LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10184}10184\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM6LPEN\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10185}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6b200cfb1a2c2d2dd473b4d19213b7}{10185}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM6LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM6LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10186}10186\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM6LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM6LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10187}10187\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM7LPEN\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10188}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9c974f3ef148d502bb9898a230dd71}{10188}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM7LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM7LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10189}10189\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM7LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM7LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10190}10190\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM12LPEN\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9cf962cc29a62ff4cc27ac9984f1d1}{10191}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM12LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM12LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10192}10192\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM12LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM12LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10193}10193\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM13LPEN\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df15d5e47024a72fe127a81d8a2e3cf}{10194}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM13LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM13LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10195}10195\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM13LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM13LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10196}10196\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM14LPEN\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e28132e6a8eb793e4e21b4334c56ee7}{10197}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM14LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_TIM14LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10198}10198\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_TIM14LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_TIM14LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10199}10199\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_WWDGLPEN\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b3760635c135839bffebcdce62aa90}{10200}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_WWDGLPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_WWDGLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10201}10201\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_WWDGLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_WWDGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10202}10202\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_SPI2LPEN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada9dd21c62e16d73115a855bffc5a98a}{10203}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_SPI2LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_SPI2LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10204}10204\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_SPI2LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_SPI2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10205}10205\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_SPI3LPEN\_Pos\ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a00b05657ebd904eb04349ce6625799}{10206}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_SPI3LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_SPI3LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10207}10207\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_SPI3LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_SPI3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10208}10208\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_USART2LPEN\_Pos\ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffb3fa84a480055b7b9547cc09ed8cb}{10209}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_USART2LPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_USART2LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10210}10210\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_USART2LPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_USART2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10211}10211\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_USART3LPEN\_Pos\ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeccde78822839765663f2482e0fd3f2}{10212}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_USART3LPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_USART3LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10213}10213\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_USART3LPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_USART3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10214}10214\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_UART4LPEN\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff134f37108abd0d043c9f62eb250bbc}{10215}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_UART4LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_UART4LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10216}10216\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_UART4LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_UART4LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10217}10217\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_UART5LPEN\_Pos\ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22aca4251bd69be2f39c31e27344975}{10218}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_UART5LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_UART5LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10219}10219\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_UART5LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_UART5LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10220}10220\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C1LPEN\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afe0c2a2e36921403357bb10f168790}{10221}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_I2C1LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10222}10222\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_I2C1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10223}10223\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C2LPEN\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e2c1200c865395531d57931327097d}{10224}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C2LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_I2C2LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10225}10225\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C2LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_I2C2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10226}10226\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C3LPEN\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336e724329c3f2adaba3ed13af63de09}{10227}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C3LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_I2C3LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10228}10228\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_I2C3LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_I2C3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10229}10229\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_CAN1LPEN\_Pos\ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b99fe06fe55b8c9df8e192df0caf4fa}{10230}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_CAN1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_CAN1LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10231}10231\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_CAN1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_CAN1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10232}10232\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_CAN2LPEN\_Pos\ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da195ab0281bf251ae19040f072b8ac}{10233}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_CAN2LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_CAN2LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10234}10234\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_CAN2LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_CAN2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10235}10235\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_PWRLPEN\_Pos\ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653ef9d97213f971b3ace653a8f7f4f0}{10236}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_PWRLPEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_PWRLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10237}10237\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_PWRLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_PWRLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10238}10238\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_DACLPEN\_Pos\ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbfaa2f91227a9bdb7c6dcabddb75c7}{10239}}\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_DACLPEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB1LPENR\_DACLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10240}10240\ \textcolor{preprocessor}{\#define\ RCC\_APB1LPENR\_DACLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB1LPENR\_DACLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10241}10241\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10242}10242\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_APB2LPENR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10243}10243\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM1LPEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858c7e6effbead8e2953c8af89451f05}{10244}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_TIM1LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10245}10245\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_TIM1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10246}10246\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM8LPEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193680b82d9cdcefad8ff2ac9e7ed2da}{10247}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM8LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_TIM8LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10248}10248\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM8LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_TIM8LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10249}10249\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_USART1LPEN\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294b9579075d948ff613d153a7a3c3ca}{10250}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_USART1LPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_USART1LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10251}10251\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_USART1LPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_USART1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10252}10252\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_USART6LPEN\_Pos\ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262d6ef04c2c0ebe14c133021f0ae03}{10253}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_USART6LPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_USART6LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10254}10254\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_USART6LPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_USART6LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10255}10255\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC1LPEN\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116ac44e1a83643de5be822458c9f42b}{10256}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_ADC1LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10257}10257\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_ADC1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10258}10258\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC2LPEN\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6de7661abce7e5d9b3d9d47938095b0}{10259}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC2LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_ADC2LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10260}10260\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC2LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_ADC2LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10261}10261\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC3LPEN\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f89563dfe984830b279fe3d358ca27}{10262}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC3LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_ADC3LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10263}10263\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_ADC3LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_ADC3LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10264}10264\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SDIOLPEN\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407fda261b548cac4ba4f70d13250a0e}{10265}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SDIOLPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_SDIOLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10266}10266\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SDIOLPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_SDIOLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10267}10267\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SPI1LPEN\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b71e51ae5bffdaf53ceb522f147892}{10268}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SPI1LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_SPI1LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10269}10269\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SPI1LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_SPI1LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10270}10270\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SYSCFGLPEN\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d070a25b830752decd55b74a452cda}{10271}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SYSCFGLPEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_SYSCFGLPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10272}10272\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_SYSCFGLPEN\ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_SYSCFGLPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10273}10273\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM9LPEN\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d30a083acde66ba393ef2e7e2d3424}{10274}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM9LPEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_TIM9LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10275}10275\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM9LPEN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_TIM9LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10276}10276\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM10LPEN\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e04154247e0db474da2cc8eccac1f2}{10277}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM10LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_TIM10LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10278}10278\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM10LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_TIM10LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10279}10279\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM11LPEN\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cabf028115d0694b1bba23610d23da8}{10280}}\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM11LPEN\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_APB2LPENR\_TIM11LPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10281}10281\ \textcolor{preprocessor}{\#define\ RCC\_APB2LPENR\_TIM11LPEN\ \ \ \ \ \ \ \ \ \ \ \ RCC\_APB2LPENR\_TIM11LPEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10282}10282\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10283}10283\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_BDCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10284}10284\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{10285}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEON\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10286}10286\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10287}10287\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{10288}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSERDY\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10289}10289\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSERDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10290}10290\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{10291}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_LSEBYP\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10292}10292\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_LSEBYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEBYP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10293}10293\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10294}10294\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{10295}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10296}10296\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{10297}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{10298}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_BDCR\_RTCSEL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10300}10300\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{10301}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_RTCEN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10302}10302\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_RTCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10303}10303\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{10304}}\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_BDCR\_BDRST\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10305}10305\ \textcolor{preprocessor}{\#define\ RCC\_BDCR\_BDRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_BDRST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10306}10306\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10307}10307\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_CSR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10308}10308\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{10309}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSION\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10310}10310\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10311}10311\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{10312}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10313}10313\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSIRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10314}10314\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{10315}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_RMVF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10316}10316\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_RMVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_RMVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10317}10317\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{10318}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_BORRSTF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10319}10319\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_BORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_BORRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10320}10320\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{10321}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10322}10322\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PINRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10323}10323\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{10324}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_PORRSTF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10325}10325\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PORRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PORRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10326}10326\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{10327}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10328}10328\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_SFTRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10329}10329\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{10330}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10331}10331\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_IWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10332}10332\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{10333}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10334}10334\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WWDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10335}10335\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{10336}}\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10337}10337\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_LPWRRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10338}10338\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10339}10339\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_PADRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10340}10340\ \textcolor{preprocessor}{\#define\ RCC\_CSR\_WDGRSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10341}10341\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10342}10342\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_SSCGR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10343}10343\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_MODPER\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4446b54ba7ada897a42e3311b946182}{10344}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_MODPER\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFFUL\ <<\ RCC\_SSCGR\_MODPER\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10345}10345\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_MODPER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_MODPER\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10346}10346\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_INCSTEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea77ceb4a2430c2d297ac24a7ad9303d}{10347}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_INCSTEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RCC\_SSCGR\_INCSTEP\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10348}10348\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_INCSTEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_INCSTEP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10349}10349\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SPREADSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8dce731d21ecb6c8bcb873023b979b}{10350}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SPREADSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_SSCGR\_SPREADSEL\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10351}10351\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SPREADSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_SPREADSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10352}10352\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SSCGEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77656e179e5741014ea95703f65a4f99}{10353}}\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SSCGEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_SSCGR\_SSCGEN\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10354}10354\ \textcolor{preprocessor}{\#define\ RCC\_SSCGR\_SSCGEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_SSCGR\_SSCGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10355}10355\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10356}10356\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ RCC\_PLLI2SCFGR\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10357}10357\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10358}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8781000aaf194d241cee23a637e95e}{10358}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_Msk\ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10359}10359\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ea60de76e294b8ba23d229b2c8a1d}{10360}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_0\ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eec842a298febfaadd7b5f79898b00}{10361}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_1\ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be70f723d8e89b4566a9438a671f49}{10362}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_2\ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63743438e947f632c0757a6daf2838af}{10363}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_3\ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f94003cdc00380b298b54c485ca743}{10364}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_4\ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03c368d0e6199b212e7c185663dd2aa8}{10365}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_5\ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}{10366}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_6\ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}{10367}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_7\ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec1c1bad2b7126f36b2ba26e657e84a}{10368}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SN\_8\ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10370}10370\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos\ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ab724070f564a647a4a1ef4e46183e}{10371}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SR\_Msk\ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10372}10372\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SR\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLI2SCFGR\_PLLI2SR\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b9c8dc6b0e853ace99e16818d55d12}{10373}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SR\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}{10374}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SR\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03e58dd5ac710e271fc6ca9113b7e846}{10375}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_PLLI2SR\_2\ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RCC\_PLLI2SCFGR\_PLLI2SR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10378}10378\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10379}10379\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10380}10380\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10381}10381\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10382}10382\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10383}10383\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10384}10384\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Pos\ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{10385}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\_Msk\ \ \ \ (0x1UL\ <<\ RNG\_CR\_RNGEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10386}10386\ \textcolor{preprocessor}{\#define\ RNG\_CR\_RNGEN\ \ \ \ \ \ \ \ RNG\_CR\_RNGEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10387}10387\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{10388}}\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RNG\_CR\_IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10389}10389\ \textcolor{preprocessor}{\#define\ RNG\_CR\_IE\ \ \ \ \ \ \ \ \ \ \ RNG\_CR\_IE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10390}10390\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10391}10391\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RNG\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10392}10392\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{10393}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_DRDY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10394}10394\ \textcolor{preprocessor}{\#define\ RNG\_SR\_DRDY\ \ \ \ \ \ \ \ \ RNG\_SR\_DRDY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10395}10395\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Pos\ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{10396}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10397}10397\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CECS\ \ \ \ \ \ \ \ \ RNG\_SR\_CECS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10398}10398\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Pos\ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{10399}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SECS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10400}10400\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SECS\ \ \ \ \ \ \ \ \ RNG\_SR\_SECS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10401}10401\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Pos\ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{10402}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_CEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10403}10403\ \textcolor{preprocessor}{\#define\ RNG\_SR\_CEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_CEIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10404}10404\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Pos\ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{10405}}\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\_Msk\ \ \ \ \ (0x1UL\ <<\ RNG\_SR\_SEIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10406}10406\ \textcolor{preprocessor}{\#define\ RNG\_SR\_SEIS\ \ \ \ \ \ \ \ \ RNG\_SR\_SEIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10407}10407\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10408}10408\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10409}10409\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10410}10410\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Real-\/Time\ Clock\ (RTC)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10411}10411\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10412}10412\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10413}10413\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10414}10414\ \textcolor{comment}{\ *\ @brief\ Specific\ device\ feature\ definitions\ \ (not\ present\ on\ all\ devices\ in\ the\ STM32F4\ series)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10415}10415\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c33bacdb5372bad482df029d77a9e5e}{10416}}\ \textcolor{preprocessor}{\#define\ RTC\_TAMPER2\_SUPPORT\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b082d5bb4b8d9801fc7370e813b1b3c}{10417}}\ \textcolor{preprocessor}{\#define\ RTC\_AF2\_SUPPORT\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10418}10418\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10419}10419\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{10420}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10421}10421\ \textcolor{preprocessor}{\#define\ RTC\_TR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10422}10422\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{10423}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10424}10424\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{10425}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{10426}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10427}10427\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{10428}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10429}10429\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{10430}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{10431}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{10432}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{10433}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10434}10434\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{10435}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10436}10436\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{10437}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{10438}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{10439}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10440}10440\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{10441}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10442}10442\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{10443}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10444}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{10444}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{10445}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{10446}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10447}10447\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{10448}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10449}10449\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{10450}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{10451}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{10452}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10453}10453\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{10454}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10455}10455\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{10456}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{10457}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{10458}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{10459}}\ \textcolor{preprocessor}{\#define\ RTC\_TR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10461}10461\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_DR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10462}10462\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{10463}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10464}10464\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{10465}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{10466}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{10467}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{10468}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10469}10469\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{10470}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10471}10471\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_YU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{10472}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{10473}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{10474}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{10475}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_YU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_YU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10476}10476\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{10477}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10478}10478\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_WDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{10479}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{10480}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{10481}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10482}10482\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{10483}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10484}10484\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10485}10485\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{10486}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10487}10487\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{10488}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{10489}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{10490}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{10491}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10492}10492\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{10493}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10494}10494\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{10495}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{10496}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10497}10497\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{10498}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10499}10499\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_DR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{10500}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{10501}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{10502}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{10503}}\ \textcolor{preprocessor}{\#define\ RTC\_DR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_DR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10505}10505\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10506}10506\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{10507}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10508}10508\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10509}10509\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{10510}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10511}10511\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_OSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{10512}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{10513}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_OSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_OSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10514}10514\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{10515}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_POL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10516}10516\ \textcolor{preprocessor}{\#define\ RTC\_CR\_POL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_POL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10517}10517\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{10518}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_COSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10519}10519\ \textcolor{preprocessor}{\#define\ RTC\_CR\_COSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_COSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10520}10520\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{10521}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10522}10522\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10523}10523\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{10524}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_SUB1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10525}10525\ \textcolor{preprocessor}{\#define\ RTC\_CR\_SUB1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_SUB1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10526}10526\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{10527}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ADD1H\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10528}10528\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ADD1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ADD1H\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10529}10529\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{10530}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10531}10531\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10532}10532\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{10533}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10534}10534\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10535}10535\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{10536}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10537}10537\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10538}10538\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{10539}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10540}10540\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10541}10541\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{10542}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10543}10543\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10544}10544\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{10545}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUTE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10546}10546\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUTE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUTE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10547}10547\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{10548}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRBE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10549}10549\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRBE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRBE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10550}10550\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{10551}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_ALRAE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10552}10552\ \textcolor{preprocessor}{\#define\ RTC\_CR\_ALRAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_ALRAE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10553}10553\ \textcolor{preprocessor}{\#define\ RTC\_CR\_DCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e60bfb5de91f5d9635d1e8e63f6d3}{10554}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_DCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_DCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10555}10555\ \textcolor{preprocessor}{\#define\ RTC\_CR\_DCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_DCE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10556}10556\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{10557}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_FMT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10558}10558\ \textcolor{preprocessor}{\#define\ RTC\_CR\_FMT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_FMT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10559}10559\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{10560}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_BYPSHAD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10561}10561\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BYPSHAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BYPSHAD\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10562}10562\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{10563}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_REFCKON\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10564}10564\ \textcolor{preprocessor}{\#define\ RTC\_CR\_REFCKON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_REFCKON\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10565}10565\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{10566}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_TSEDGE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10567}10567\ \textcolor{preprocessor}{\#define\ RTC\_CR\_TSEDGE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_TSEDGE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10568}10568\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{10569}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10570}10570\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_WUCKSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{10571}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{10572}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{10573}}\ \textcolor{preprocessor}{\#define\ RTC\_CR\_WUCKSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_CR\_WUCKSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10575}10575\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10576}10576\ \textcolor{preprocessor}{\#define\ RTC\_CR\_BCK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CR\_BKP}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10577}10577\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10578}10578\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ISR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10579}10579\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RECALPF\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{10580}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RECALPF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_RECALPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10581}10581\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RECALPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_RECALPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10582}10582\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP1F\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{10583}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TAMP1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10584}10584\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP1F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TAMP1F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10585}10585\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP2F\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{10586}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TAMP2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10587}10587\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TAMP2F\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TAMP2F\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10588}10588\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSOVF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{10589}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSOVF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TSOVF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10590}10590\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TSOVF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10591}10591\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{10592}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_TSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10593}10593\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_TSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_TSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10594}10594\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{10595}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_WUTF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10596}10596\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_WUTF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10597}10597\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{10598}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRBF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10599}10599\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRBF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10600}10600\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{10601}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRAF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10602}10602\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRAF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10603}10603\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{10604}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_INIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10605}10605\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_INIT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10606}10606\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{10607}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_INITF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10608}10608\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_INITF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10609}10609\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{10610}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_RSF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10611}10611\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_RSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_RSF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10612}10612\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{10613}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_INITS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10614}10614\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_INITS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_INITS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10615}10615\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_SHPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{10616}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_SHPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_SHPF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10617}10617\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_SHPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_SHPF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10618}10618\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTWF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{10619}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_WUTWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10620}10620\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_WUTWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_WUTWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10621}10621\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBWF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{10622}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRBWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10623}10623\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRBWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRBWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10624}10624\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAWF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{10625}}\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAWF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ISR\_ALRAWF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10626}10626\ \textcolor{preprocessor}{\#define\ RTC\_ISR\_ALRAWF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ISR\_ALRAWF\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10627}10627\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10628}10628\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_PRER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10629}10629\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Pos\ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{10630}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\_Msk\ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ RTC\_PRER\_PREDIV\_A\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10631}10631\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_A\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_A\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10632}10632\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{10633}}\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\_Msk\ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_PRER\_PREDIV\_S\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10634}10634\ \textcolor{preprocessor}{\#define\ RTC\_PRER\_PREDIV\_S\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_PRER\_PREDIV\_S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10635}10635\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10636}10636\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WUTR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10637}10637\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{10638}}\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_WUTR\_WUT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10639}10639\ \textcolor{preprocessor}{\#define\ RTC\_WUTR\_WUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WUTR\_WUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10640}10640\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10641}10641\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CALIBR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10642}10642\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975f6abc1ae98deb38d1c523a564431}{10643}}\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALIBR\_DCS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10644}10644\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALIBR\_DCS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10645}10645\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0820dbde8c1188a5c045e6e264c1f8}{10646}}\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ RTC\_CALIBR\_DC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10647}10647\ \textcolor{preprocessor}{\#define\ RTC\_CALIBR\_DC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALIBR\_DC\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10648}10648\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10649}10649\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMAR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10650}10650\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{10651}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10652}10652\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10653}10653\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{10654}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10655}10655\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_WDSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10656}10656\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{10657}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10658}10658\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{10659}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{10660}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10661}10661\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{10662}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10663}10663\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{10664}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{10665}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{10666}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{10667}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10668}10668\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{10669}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10670}10670\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10671}10671\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{10672}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10673}10673\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10674}10674\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{10675}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10676}10676\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{10677}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{10678}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10679}10679\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{10680}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10681}10681\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{10682}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{10683}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{10684}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{10685}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10686}10686\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{10687}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10688}10688\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10689}10689\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{10690}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10691}10691\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{10692}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{10693}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{10694}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10695}10695\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{10696}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10697}10697\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{10698}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{10699}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{10700}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{10701}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10702}10702\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{10703}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10704}10704\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_MSK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10705}10705\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{10706}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10707}10707\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{10708}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{10709}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10710}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{10710}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10711}10711\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{10712}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10713}10713\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMAR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{10714}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{10715}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{10716}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{10717}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMAR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMAR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10719}10719\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMBR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10720}10720\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Pos\ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{10721}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10722}10722\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK4\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10723}10723\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Pos\ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{10724}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_WDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10725}10725\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_WDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_WDSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10726}10726\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{10727}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10728}10728\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{10729}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{10730}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10731}10731\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{10732}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10733}10733\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{10734}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{10735}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{10736}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{10737}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10738}10738\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Pos\ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{10739}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10740}10740\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK3\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10741}10741\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{10742}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10743}10743\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10744}10744\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{10745}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10746}10746\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{10747}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{10748}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10749}10749\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{10750}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10751}10751\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{10752}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{10753}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{10754}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{10755}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10756}10756\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{10757}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10758}10758\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK2\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10759}10759\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{10760}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10761}10761\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{10762}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{10763}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{10764}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10765}10765\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{10766}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10767}10767\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{10768}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{10769}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10770}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{10770}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{10771}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10772}10772\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{10773}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_MSK1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10774}10774\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_MSK1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_MSK1\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10775}10775\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{10776}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10777}10777\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{10778}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{10779}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{10780}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10781}10781\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10782}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{10782}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10783}10783\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{10784}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{10785}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{10786}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{10787}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10789}10789\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_WPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10790}10790\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{10791}}\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ RTC\_WPR\_KEY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10792}10792\ \textcolor{preprocessor}{\#define\ RTC\_WPR\_KEY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_WPR\_KEY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10793}10793\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10794}10794\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SSR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10795}10795\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{10796}}\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_SSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10797}10797\ \textcolor{preprocessor}{\#define\ RTC\_SSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10798}10798\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10799}10799\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_SHIFTR\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10800}10800\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{10801}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_SHIFTR\_SUBFS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10802}10802\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_SUBFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_SUBFS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10803}10803\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Pos\ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{10804}}\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_SHIFTR\_ADD1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10805}10805\ \textcolor{preprocessor}{\#define\ RTC\_SHIFTR\_ADD1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_SHIFTR\_ADD1S\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10806}10806\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10807}10807\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSTR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10808}10808\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{10809}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_PM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10810}10810\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_PM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10811}10811\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{10812}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10813}10813\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{10814}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{10815}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10816}10816\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{10817}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10818}10818\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_HU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{10819}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{10820}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10821}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{10821}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{10822}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_HU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_HU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10823}10823\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{10824}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10825}10825\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{10826}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{10827}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{10828}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10829}10829\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{10830}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10831}10831\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_MNU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{10832}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{10833}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{10834}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{10835}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_MNU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_MNU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10836}10836\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{10837}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10838}10838\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_ST\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{10839}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{10840}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{10841}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_ST\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_ST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10842}10842\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{10843}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10844}10844\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSTR\_SU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{10845}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{10846}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{10847}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{10848}}\ \textcolor{preprocessor}{\#define\ RTC\_TSTR\_SU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSTR\_SU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10850}10850\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSDR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10851}10851\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{10852}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10853}10853\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_WDU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{10854}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{10855}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{10856}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_WDU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_WDU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10857}10857\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{10858}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10859}10859\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10860}10860\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{10861}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10862}10862\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_MU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{10863}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{10864}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{10865}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{10866}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_MU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_MU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10867}10867\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{10868}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10869}10869\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{10870}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{10871}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10872}10872\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{10873}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10874}10874\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSDR\_DU\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{10875}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{10876}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{10877}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{10878}}\ \textcolor{preprocessor}{\#define\ RTC\_TSDR\_DU\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_TSDR\_DU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10880}10880\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TSSSR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10881}10881\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{10882}}\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ RTC\_TSSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10883}10883\ \textcolor{preprocessor}{\#define\ RTC\_TSSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TSSSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10884}10884\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10885}10885\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_CAL\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10886}10886\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{10887}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10888}10888\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10889}10889\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{10890}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10891}10891\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW8\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10892}10892\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{10893}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_CALR\_CALW16\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10894}10894\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALW16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALW16\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10895}10895\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{10896}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10897}10897\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_CALR\_CALM\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{10898}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{10899}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{10900}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{10901}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{10902}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{10903}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10904}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{10904}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{10905}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{10906}}\ \textcolor{preprocessor}{\#define\ RTC\_CALR\_CALM\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ RTC\_CALR\_CALM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10908}10908\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_TAFCR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10909}10909\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_ALARMOUTTYPE\_Pos\ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070badc7e2d642aeff89371370f5cb7d}{10910}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_ALARMOUTTYPE\_Msk\ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_ALARMOUTTYPE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10911}10911\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_ALARMOUTTYPE\ \ \ \ \ \ \ \ RTC\_TAFCR\_ALARMOUTTYPE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10912}10912\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TSINSEL\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffa3d4d97beee57ef7c1b80a20fee7e}{10913}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TSINSEL\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TSINSEL\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10914}10914\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TSINSEL\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TSINSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10915}10915\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1INSEL\_Pos\ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6032dc793590fd715ea61340429b1848}{10916}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1INSEL\_Msk\ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP1INSEL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10917}10917\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1INSEL\ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1INSEL\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10918}10918\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPUDIS\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa57d1e8d33a2b5c8ab6aad4ec6fba0}{10919}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPUDIS\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPPUDIS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10920}10920\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPUDIS\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPPUDIS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10921}10921\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76638587b6e5989ffe219851a96e4f8f}{10922}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TAFCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10923}10923\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPPRCH\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}{10924}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}{10925}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPPRCH\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TAFCR\_TAMPPRCH\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10926}10926\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf978c259714ae9072766be91c8d982c}{10927}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ RTC\_TAFCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10928}10928\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPFLT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}{10929}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}{10930}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFLT\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TAFCR\_TAMPFLT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10931}10931\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e169834a26329219aa2271781756dfb}{10932}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10933}10933\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPFREQ\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}{10934}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}{10935}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}{10936}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPFREQ\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_TAFCR\_TAMPFREQ\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10937}10937\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPTS\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195a1c8285f2826479b6afb75576ac3d}{10938}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPTS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10939}10939\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPTS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10940}10940\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2TRG\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f7e43c7127ffa0dac5c94233360852}{10941}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP2TRG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10942}10942\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2TRG\ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP2TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10943}10943\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2E\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad539217084c83e84eb27ec76eca40152}{10944}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10945}10945\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP2E\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP2E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10946}10946\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPIE\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028b4854bd356dc30a8b02ab5ed1eb48}{10947}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMPIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10948}10948\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMPIE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10949}10949\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1TRG\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d7cfb15da3ed9689baa85471ff2f02}{10950}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1TRG\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP1TRG\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10951}10951\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1TRG\ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1TRG\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10952}10952\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1E\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad775a4255d5762b8871f79826d48e5cb}{10953}}\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1E\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_TAFCR\_TAMP1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10954}10954\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMP1E\ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1E\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10955}10955\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10956}10956\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10957}10957\ \textcolor{preprocessor}{\#define\ RTC\_TAFCR\_TAMPINSEL\ \ \ \ \ \ \ \ \ \ \ RTC\_TAFCR\_TAMP1INSEL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10958}10958\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10959}10959\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMASSR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10960}10960\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{10961}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10962}10962\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_MASKSS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{10963}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{10964}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{10965}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{10966}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_MASKSS\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMASSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10967}10967\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{10968}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMASSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10969}10969\ \textcolor{preprocessor}{\#define\ RTC\_ALRMASSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMASSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10970}10970\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10971}10971\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_ALRMBSSR\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10972}10972\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Pos\ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{10973}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_Msk\ \ \ \ \ \ \ (0xFUL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10974}10974\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_MASKSS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{10975}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{10976}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{10977}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_2\ \ \ \ \ \ \ \ \ (0x4UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{10978}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_MASKSS\_3\ \ \ \ \ \ \ \ \ (0x8UL\ <<\ RTC\_ALRMBSSR\_MASKSS\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10979}10979\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{10980}}\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FFFUL\ <<\ RTC\_ALRMBSSR\_SS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10981}10981\ \textcolor{preprocessor}{\#define\ RTC\_ALRMBSSR\_SS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_ALRMBSSR\_SS\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10982}10982\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10983}10983\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP0R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10984}10984\ \textcolor{preprocessor}{\#define\ RTC\_BKP0R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{10985}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP0R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP0R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10986}10986\ \textcolor{preprocessor}{\#define\ RTC\_BKP0R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP0R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10987}10987\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10988}10988\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP1R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10989}10989\ \textcolor{preprocessor}{\#define\ RTC\_BKP1R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{10990}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP1R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP1R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10991}10991\ \textcolor{preprocessor}{\#define\ RTC\_BKP1R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP1R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10992}10992\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10993}10993\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP2R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10994}10994\ \textcolor{preprocessor}{\#define\ RTC\_BKP2R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{10995}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP2R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP2R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10996}10996\ \textcolor{preprocessor}{\#define\ RTC\_BKP2R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP2R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10997}10997\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10998}10998\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP3R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l10999}10999\ \textcolor{preprocessor}{\#define\ RTC\_BKP3R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{11000}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP3R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP3R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11001}11001\ \textcolor{preprocessor}{\#define\ RTC\_BKP3R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP3R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11002}11002\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11003}11003\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP4R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11004}11004\ \textcolor{preprocessor}{\#define\ RTC\_BKP4R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{11005}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP4R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP4R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11006}11006\ \textcolor{preprocessor}{\#define\ RTC\_BKP4R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP4R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11007}11007\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11008}11008\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP5R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11009}11009\ \textcolor{preprocessor}{\#define\ RTC\_BKP5R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{11010}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP5R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP5R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11011}11011\ \textcolor{preprocessor}{\#define\ RTC\_BKP5R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP5R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11012}11012\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11013}11013\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP6R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11014}11014\ \textcolor{preprocessor}{\#define\ RTC\_BKP6R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{11015}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP6R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP6R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11016}11016\ \textcolor{preprocessor}{\#define\ RTC\_BKP6R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP6R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11017}11017\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11018}11018\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP7R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11019}11019\ \textcolor{preprocessor}{\#define\ RTC\_BKP7R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{11020}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP7R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP7R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11021}11021\ \textcolor{preprocessor}{\#define\ RTC\_BKP7R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP7R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11022}11022\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11023}11023\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP8R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11024}11024\ \textcolor{preprocessor}{\#define\ RTC\_BKP8R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{11025}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP8R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP8R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11026}11026\ \textcolor{preprocessor}{\#define\ RTC\_BKP8R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP8R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11027}11027\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11028}11028\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP9R\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11029}11029\ \textcolor{preprocessor}{\#define\ RTC\_BKP9R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{11030}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP9R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP9R\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11031}11031\ \textcolor{preprocessor}{\#define\ RTC\_BKP9R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP9R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11032}11032\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11033}11033\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP10R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11034}11034\ \textcolor{preprocessor}{\#define\ RTC\_BKP10R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{11035}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP10R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP10R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11036}11036\ \textcolor{preprocessor}{\#define\ RTC\_BKP10R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP10R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11037}11037\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11038}11038\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP11R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11039}11039\ \textcolor{preprocessor}{\#define\ RTC\_BKP11R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{11040}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP11R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP11R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11041}11041\ \textcolor{preprocessor}{\#define\ RTC\_BKP11R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP11R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11042}11042\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11043}11043\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP12R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11044}11044\ \textcolor{preprocessor}{\#define\ RTC\_BKP12R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{11045}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP12R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP12R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11046}11046\ \textcolor{preprocessor}{\#define\ RTC\_BKP12R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP12R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11047}11047\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11048}11048\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP13R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11049}11049\ \textcolor{preprocessor}{\#define\ RTC\_BKP13R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{11050}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP13R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP13R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11051}11051\ \textcolor{preprocessor}{\#define\ RTC\_BKP13R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP13R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11052}11052\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11053}11053\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP14R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11054}11054\ \textcolor{preprocessor}{\#define\ RTC\_BKP14R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{11055}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP14R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP14R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11056}11056\ \textcolor{preprocessor}{\#define\ RTC\_BKP14R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP14R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11057}11057\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11058}11058\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP15R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11059}11059\ \textcolor{preprocessor}{\#define\ RTC\_BKP15R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{11060}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP15R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP15R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11061}11061\ \textcolor{preprocessor}{\#define\ RTC\_BKP15R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP15R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11062}11062\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11063}11063\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP16R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11064}11064\ \textcolor{preprocessor}{\#define\ RTC\_BKP16R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{11065}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP16R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP16R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11066}11066\ \textcolor{preprocessor}{\#define\ RTC\_BKP16R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP16R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11067}11067\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11068}11068\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP17R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11069}11069\ \textcolor{preprocessor}{\#define\ RTC\_BKP17R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{11070}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP17R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP17R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11071}11071\ \textcolor{preprocessor}{\#define\ RTC\_BKP17R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP17R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11072}11072\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11073}11073\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP18R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11074}11074\ \textcolor{preprocessor}{\#define\ RTC\_BKP18R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{11075}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP18R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP18R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11076}11076\ \textcolor{preprocessor}{\#define\ RTC\_BKP18R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP18R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11077}11077\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11078}11078\ \textcolor{comment}{/********************\ \ Bits\ definition\ for\ RTC\_BKP19R\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11079}11079\ \textcolor{preprocessor}{\#define\ RTC\_BKP19R\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{11080}}\ \textcolor{preprocessor}{\#define\ RTC\_BKP19R\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ RTC\_BKP19R\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11081}11081\ \textcolor{preprocessor}{\#define\ RTC\_BKP19R\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RTC\_BKP19R\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11082}11082\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11083}11083\ \textcolor{comment}{/********************\ Number\ of\ backup\ registers\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11084}11084\ \textcolor{preprocessor}{\#define\ RTC\_BKP\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000000014U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11085}11085\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11086}11086\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11087}11087\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11088}11088\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11089}11089\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SD\ host\ Interface\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11090}11090\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11091}11091\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11092}11092\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_POWER\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11093}11093\ \textcolor{preprocessor}{\#define\ SDIO\_POWER\_PWRCTRL\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85685239a200e250d95c38f310fb9609}{11094}}\ \textcolor{preprocessor}{\#define\ SDIO\_POWER\_PWRCTRL\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SDIO\_POWER\_PWRCTRL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11095}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}{11095}}\ \textcolor{preprocessor}{\#define\ SDIO\_POWER\_PWRCTRL\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_POWER\_PWRCTRL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}{11096}}\ \textcolor{preprocessor}{\#define\ SDIO\_POWER\_PWRCTRL\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_POWER\_PWRCTRL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}{11097}}\ \textcolor{preprocessor}{\#define\ SDIO\_POWER\_PWRCTRL\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SDIO\_POWER\_PWRCTRL\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11099}11099\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_CLKCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11100}11100\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_CLKDIV\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11101}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9207dc12eed614d38a8faa4397a6c27}{11101}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ SDIO\_CLKCR\_CLKDIV\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}{11102}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_CLKDIV\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CLKCR\_CLKDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11103}11103\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_CLKEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11104}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0952e49876e16cf5b7a15c2523b210d7}{11104}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CLKCR\_CLKEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}{11105}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_CLKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CLKCR\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11106}11106\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_PWRSAV\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11107}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258035422cd74f19e644272dc0eb2fa8}{11107}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_PWRSAV\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CLKCR\_PWRSAV\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}{11108}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_PWRSAV\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CLKCR\_PWRSAV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11109}11109\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_BYPASS\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11110}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590aa2168f77032139685f5880229c2d}{11110}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_BYPASS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CLKCR\_BYPASS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}{11111}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CLKCR\_BYPASS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11113}11113\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_WIDBUS\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6f1ccab2c96629906dcf01ed68439f}{11114}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_WIDBUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SDIO\_CLKCR\_WIDBUS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11115}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}{11115}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_WIDBUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CLKCR\_WIDBUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}{11116}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_WIDBUS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CLKCR\_WIDBUS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}{11117}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_WIDBUS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SDIO\_CLKCR\_WIDBUS\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11119}11119\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_NEGEDGE\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4df6f204feaf9a52a36b6bbf8987ef}{11120}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_NEGEDGE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CLKCR\_NEGEDGE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}{11121}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_NEGEDGE\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CLKCR\_NEGEDGE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11122}11122\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_HWFC\_EN\_Pos\ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae43747a95ebebe7388114ed6990b976}{11123}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_HWFC\_EN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CLKCR\_HWFC\_EN\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}{11124}}\ \textcolor{preprocessor}{\#define\ SDIO\_CLKCR\_HWFC\_EN\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CLKCR\_HWFC\_EN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11126}11126\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SDIO\_ARG\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11127}11127\ \textcolor{preprocessor}{\#define\ SDIO\_ARG\_CMDARG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c162d6eb9a15399e1fdc00a8a711f}{11128}}\ \textcolor{preprocessor}{\#define\ SDIO\_ARG\_CMDARG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ SDIO\_ARG\_CMDARG\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}{11129}}\ \textcolor{preprocessor}{\#define\ SDIO\_ARG\_CMDARG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ARG\_CMDARG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11131}11131\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SDIO\_CMD\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11132}11132\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_CMDINDEX\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5864df752017e82b545ecbef7a434000}{11133}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_CMDINDEX\_Msk\ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ SDIO\_CMD\_CMDINDEX\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}{11134}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_CMDINDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CMD\_CMDINDEX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11136}11136\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITRESP\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c83bc85012033738be4722741c644e}{11137}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITRESP\_Msk\ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SDIO\_CMD\_WAITRESP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}{11138}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITRESP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CMD\_WAITRESP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}{11139}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITRESP\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CMD\_WAITRESP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}{11140}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITRESP\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SDIO\_CMD\_WAITRESP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11142}11142\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITINT\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11143}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214e7747364d52fe038e33df70453c7b}{11143}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITINT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CMD\_WAITINT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}{11144}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CMD\_WAITINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11145}11145\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITPEND\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae565c2ebe48768e1e6a8638c5f8df583}{11146}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITPEND\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CMD\_WAITPEND\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11147}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}{11147}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_WAITPEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CMD\_WAITPEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11148}11148\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_CPSMEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7c4c45069c802f2118cc0135d12dfe}{11149}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_CPSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CMD\_CPSMEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}{11150}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_CPSMEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CMD\_CPSMEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11151}11151\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_SDIOSUSPEND\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecad1b553de683cb5cf9010d84b70d6}{11152}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_SDIOSUSPEND\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CMD\_SDIOSUSPEND\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}{11153}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_SDIOSUSPEND\ \ \ \ \ \ \ \ \ \ \ SDIO\_CMD\_SDIOSUSPEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11154}11154\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_ENCMDCOMPL\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf48c2b726056d5e994836644481617}{11155}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_ENCMDCOMPL\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CMD\_ENCMDCOMPL\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}{11156}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_ENCMDCOMPL\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CMD\_ENCMDCOMPL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11157}11157\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_NIEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07629f3e99beeb0e3d2ec96a6584f5a}{11158}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_NIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CMD\_NIEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}{11159}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_NIEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CMD\_NIEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11160}11160\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_CEATACMD\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68429f74d1213129ab97de545b433d83}{11161}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_CEATACMD\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_CMD\_CEATACMD\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}{11162}}\ \textcolor{preprocessor}{\#define\ SDIO\_CMD\_CEATACMD\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_CMD\_CEATACMD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11164}11164\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SDIO\_RESPCMD\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11165}11165\ \textcolor{preprocessor}{\#define\ SDIO\_RESPCMD\_RESPCMD\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f937e878d203e9f9dda3e12cec73153}{11166}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESPCMD\_RESPCMD\_Msk\ \ \ \ \ \ \ (0x3FUL\ <<\ SDIO\_RESPCMD\_RESPCMD\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}{11167}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESPCMD\_RESPCMD\ \ \ \ \ \ \ \ \ \ \ SDIO\_RESPCMD\_RESPCMD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11169}11169\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_RESP0\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11170}11170\ \textcolor{preprocessor}{\#define\ SDIO\_RESP0\_CARDSTATUS0\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6aa725abdb56f38c3c8783b9f15e47}{11171}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP0\_CARDSTATUS0\_Msk\ \ \ \ \ (0xFFFFFFFFUL\ <<\ SDIO\_RESP0\_CARDSTATUS0\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}{11172}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP0\_CARDSTATUS0\ \ \ \ \ \ \ \ \ SDIO\_RESP0\_CARDSTATUS0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11174}11174\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_RESP1\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11175}11175\ \textcolor{preprocessor}{\#define\ SDIO\_RESP1\_CARDSTATUS1\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe896832554a212ce0eb8d7650b850}{11176}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP1\_CARDSTATUS1\_Msk\ \ \ \ \ (0xFFFFFFFFUL\ <<\ SDIO\_RESP1\_CARDSTATUS1\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}{11177}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP1\_CARDSTATUS1\ \ \ \ \ \ \ \ \ SDIO\_RESP1\_CARDSTATUS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11179}11179\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_RESP2\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11180}11180\ \textcolor{preprocessor}{\#define\ SDIO\_RESP2\_CARDSTATUS2\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11181}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0ef49057b923f3518c6f055a79b605}{11181}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP2\_CARDSTATUS2\_Msk\ \ \ \ \ (0xFFFFFFFFUL\ <<\ SDIO\_RESP2\_CARDSTATUS2\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}{11182}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP2\_CARDSTATUS2\ \ \ \ \ \ \ \ \ SDIO\_RESP2\_CARDSTATUS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11184}11184\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_RESP3\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11185}11185\ \textcolor{preprocessor}{\#define\ SDIO\_RESP3\_CARDSTATUS3\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48a641918cdc42f1f8da11703329a04}{11186}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP3\_CARDSTATUS3\_Msk\ \ \ \ \ (0xFFFFFFFFUL\ <<\ SDIO\_RESP3\_CARDSTATUS3\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}{11187}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP3\_CARDSTATUS3\ \ \ \ \ \ \ \ \ SDIO\_RESP3\_CARDSTATUS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11189}11189\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_RESP4\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11190}11190\ \textcolor{preprocessor}{\#define\ SDIO\_RESP4\_CARDSTATUS4\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38cdffc0bf0950e987e8380d8f89f4c0}{11191}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP4\_CARDSTATUS4\_Msk\ \ \ \ \ (0xFFFFFFFFUL\ <<\ SDIO\_RESP4\_CARDSTATUS4\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}{11192}}\ \textcolor{preprocessor}{\#define\ SDIO\_RESP4\_CARDSTATUS4\ \ \ \ \ \ \ \ \ SDIO\_RESP4\_CARDSTATUS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11194}11194\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_DTIMER\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11195}11195\ \textcolor{preprocessor}{\#define\ SDIO\_DTIMER\_DATATIME\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca7786fe8c3ebf5bf4b107ad2693b77}{11196}}\ \textcolor{preprocessor}{\#define\ SDIO\_DTIMER\_DATATIME\_Msk\ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ SDIO\_DTIMER\_DATATIME\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}{11197}}\ \textcolor{preprocessor}{\#define\ SDIO\_DTIMER\_DATATIME\ \ \ \ \ \ \ \ \ \ \ SDIO\_DTIMER\_DATATIME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11199}11199\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_DLEN\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11200}11200\ \textcolor{preprocessor}{\#define\ SDIO\_DLEN\_DATALENGTH\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c419dbe5ccdf09fe276a876c5b644cf}{11201}}\ \textcolor{preprocessor}{\#define\ SDIO\_DLEN\_DATALENGTH\_Msk\ \ \ \ \ \ \ (0x1FFFFFFUL\ <<\ SDIO\_DLEN\_DATALENGTH\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}{11202}}\ \textcolor{preprocessor}{\#define\ SDIO\_DLEN\_DATALENGTH\ \ \ \ \ \ \ \ \ \ \ SDIO\_DLEN\_DATALENGTH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11204}11204\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_DCTRL\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11205}11205\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01116e33cb68129902284211af9f0e2e}{11206}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_DCTRL\_DTEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}{11207}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_DCTRL\_DTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11208}11208\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DTDIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f8fcebfcdcd58383a72b8503f74597f}{11209}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DTDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_DCTRL\_DTDIR\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}{11210}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DTDIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_DCTRL\_DTDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11211}11211\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DTMODE\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a712204e817e6ce1a96ffa421107fb}{11212}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DTMODE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_DCTRL\_DTMODE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}{11213}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DTMODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_DCTRL\_DTMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11214}11214\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11215}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947764dd929d0a703312d684ea22f214}{11215}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_DCTRL\_DMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}{11216}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_DCTRL\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11218}11218\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DBLOCKSIZE\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2493217bf1583aa33c8f1d755904a6}{11219}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DBLOCKSIZE\_Msk\ \ \ \ \ \ (0xFUL\ <<\ SDIO\_DCTRL\_DBLOCKSIZE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}{11220}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DBLOCKSIZE\ \ \ \ \ \ \ \ \ \ SDIO\_DCTRL\_DBLOCKSIZE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}{11221}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DBLOCKSIZE\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_DCTRL\_DBLOCKSIZE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}{11222}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DBLOCKSIZE\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SDIO\_DCTRL\_DBLOCKSIZE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}{11223}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DBLOCKSIZE\_2\ \ \ \ \ \ \ \ (0x4UL\ <<\ SDIO\_DCTRL\_DBLOCKSIZE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}{11224}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_DBLOCKSIZE\_3\ \ \ \ \ \ \ \ (0x8UL\ <<\ SDIO\_DCTRL\_DBLOCKSIZE\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11226}11226\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_RWSTART\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c075ad5172d81d8a0ebbba7bd368a1}{11227}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_RWSTART\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_DCTRL\_RWSTART\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}{11228}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_RWSTART\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_DCTRL\_RWSTART\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11229}11229\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_RWSTOP\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b25f8c2f40d6767bd6b61edb4891e7b}{11230}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_RWSTOP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_DCTRL\_RWSTOP\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}{11231}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_RWSTOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_DCTRL\_RWSTOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11232}11232\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_RWMOD\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cbe9685d3f55431f7492463b902655b}{11233}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_RWMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_DCTRL\_RWMOD\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}{11234}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_RWMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_DCTRL\_RWMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11235}11235\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_SDIOEN\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11236}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbedb5de0b884547782c44dc914795c9}{11236}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_SDIOEN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_DCTRL\_SDIOEN\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}{11237}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCTRL\_SDIOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_DCTRL\_SDIOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11239}11239\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_DCOUNT\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11240}11240\ \textcolor{preprocessor}{\#define\ SDIO\_DCOUNT\_DATACOUNT\_Pos\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac482f1add1ce39f8fb7c3bc9d8653f77}{11241}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCOUNT\_DATACOUNT\_Msk\ \ \ \ \ \ (0x1FFFFFFUL\ <<\ SDIO\_DCOUNT\_DATACOUNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}{11242}}\ \textcolor{preprocessor}{\#define\ SDIO\_DCOUNT\_DATACOUNT\ \ \ \ \ \ \ \ \ \ SDIO\_DCOUNT\_DATACOUNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11244}11244\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_STA\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11245}11245\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CCRCFAIL\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72a4ab40725d2063cb2900512f79e57}{11246}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CCRCFAIL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_CCRCFAIL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}{11247}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CCRCFAIL\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_CCRCFAIL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11248}11248\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DCRCFAIL\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51a35e09d9332c7402e7db2dd3b63d2}{11249}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DCRCFAIL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_DCRCFAIL\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}{11250}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DCRCFAIL\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_DCRCFAIL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11251}11251\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CTIMEOUT\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27433ab3bb7c09bfd6c7e65daee2c1c2}{11252}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CTIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_CTIMEOUT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}{11253}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CTIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_CTIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11254}11254\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DTIMEOUT\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c4e52bb9c5041bd2be2eb216dd9e7c}{11255}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DTIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_DTIMEOUT\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}{11256}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DTIMEOUT\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_DTIMEOUT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11257}11257\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXUNDERR\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac651b75734596780cc225b1c1688741d}{11258}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXUNDERR\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_TXUNDERR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}{11259}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXUNDERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_TXUNDERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11260}11260\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXOVERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd1da9061309343205c1421250ec2ac}{11261}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXOVERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_RXOVERR\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}{11262}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXOVERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_RXOVERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11263}11263\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CMDREND\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11264}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab895524d8a5cbf1b1104abcdf013fe}{11264}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CMDREND\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_CMDREND\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}{11265}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CMDREND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_CMDREND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11266}11266\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CMDSENT\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff987cbe6f2afc731016591f7dca4f7}{11267}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CMDSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_CMDSENT\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}{11268}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CMDSENT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_CMDSENT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11269}11269\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DATAEND\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39ffad41e1ac6eb225eb1f06f320a9c2}{11270}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DATAEND\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_DATAEND\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}{11271}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DATAEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_DATAEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11272}11272\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_STBITERR\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c826404242f6e6ff56c3b6b3e42863a}{11273}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_STBITERR\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_STBITERR\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}{11274}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_STBITERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_STBITERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11275}11275\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DBCKEND\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9c1646ceeca1e8e93ca1f4bbb2fd12f}{11276}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DBCKEND\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_DBCKEND\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}{11277}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_DBCKEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_DBCKEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11278}11278\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CMDACT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c9c8a3be5f8615d36927da8c7152c2}{11279}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CMDACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_CMDACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11280}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}{11280}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CMDACT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_CMDACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11281}11281\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXACT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8013f5e0b7c82bd29351e0428af7240f}{11282}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_TXACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}{11283}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXACT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_TXACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11284}11284\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXACT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6804febb98fae68a60c58b4c1e0935e3}{11285}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_RXACT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11286}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}{11286}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXACT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_RXACT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11287}11287\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXFIFOHE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41135726ff869b6aa9a2f0ed1383ea53}{11288}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXFIFOHE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_TXFIFOHE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}{11289}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXFIFOHE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_TXFIFOHE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11290}11290\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXFIFOHF\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a590a016f50e757d6eb58248f9af026}{11291}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXFIFOHF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_RXFIFOHF\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}{11292}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXFIFOHF\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_RXFIFOHF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11293}11293\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXFIFOF\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d17bbac6dd7388ed367c5ccfa5be1c}{11294}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXFIFOF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_TXFIFOF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}{11295}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXFIFOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_TXFIFOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11296}11296\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXFIFOF\_Pos\ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af9ed233f8115b8d3123bb274d197ec}{11297}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXFIFOF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_RXFIFOF\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}{11298}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXFIFOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_RXFIFOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11299}11299\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXFIFOE\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae851570f79529e3027cd6ae80b9a19}{11300}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXFIFOE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_TXFIFOE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}{11301}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXFIFOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_TXFIFOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11302}11302\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXFIFOE\_Pos\ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68af59ab8a514fc2ec9735db58bc4bf}{11303}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXFIFOE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_RXFIFOE\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}{11304}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXFIFOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_RXFIFOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11305}11305\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXDAVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ce2c8660375bdf8f10e49af1966f64f}{11306}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXDAVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_TXDAVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}{11307}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_TXDAVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_TXDAVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11308}11308\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXDAVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c400c578bed5233c91c6e9570a651d}{11309}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXDAVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_RXDAVL\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}{11310}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_RXDAVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_RXDAVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11311}11311\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_SDIOIT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20bfd0933cc814ac479a82f720ab423}{11312}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_SDIOIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_SDIOIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}{11313}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_SDIOIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_SDIOIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11314}11314\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CEATAEND\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51fdc310e3b16750da76a9d850278a3}{11315}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CEATAEND\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_STA\_CEATAEND\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}{11316}}\ \textcolor{preprocessor}{\#define\ SDIO\_STA\_CEATAEND\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_STA\_CEATAEND\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11318}11318\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SDIO\_ICR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11319}11319\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CCRCFAILC\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9217341f3df0a8ff9f874c86a12ce2b}{11320}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CCRCFAILC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_CCRCFAILC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}{11321}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CCRCFAILC\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_CCRCFAILC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11322}11322\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DCRCFAILC\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1da8c0983fb1afa1403cbb59e453ad8}{11323}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DCRCFAILC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_DCRCFAILC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}{11324}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DCRCFAILC\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_DCRCFAILC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11325}11325\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CTIMEOUTC\_Pos\ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e808d2c69f391700674c1a5e438b453}{11326}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CTIMEOUTC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_CTIMEOUTC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}{11327}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CTIMEOUTC\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_CTIMEOUTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11328}11328\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DTIMEOUTC\_Pos\ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca4ee048763e8a5a9205b8e3238ac2d}{11329}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DTIMEOUTC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_DTIMEOUTC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}{11330}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DTIMEOUTC\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_DTIMEOUTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11331}11331\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_TXUNDERRC\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a396bca8fa34f0e4d8387b814b9832}{11332}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_TXUNDERRC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_TXUNDERRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}{11333}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_TXUNDERRC\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_TXUNDERRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11334}11334\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_RXOVERRC\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab6dbc8ca0e4e78139131e59683aad7}{11335}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_RXOVERRC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_RXOVERRC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}{11336}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_RXOVERRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_RXOVERRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11337}11337\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CMDRENDC\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338691a5f364aa9d5c2e31741bf5e520}{11338}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CMDRENDC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_CMDRENDC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}{11339}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CMDRENDC\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_CMDRENDC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11340}11340\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CMDSENTC\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f77128e853dcdb4202ef930d242cc80}{11341}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CMDSENTC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_CMDSENTC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}{11342}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CMDSENTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_CMDSENTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11343}11343\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DATAENDC\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3222f8b80e53b265fca0c903baaf3f}{11344}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DATAENDC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_DATAENDC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}{11345}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DATAENDC\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_DATAENDC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11346}11346\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_STBITERRC\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd50f6a808007427eec1f2c823e78c5}{11347}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_STBITERRC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_STBITERRC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11348}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}{11348}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_STBITERRC\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_STBITERRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11349}11349\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DBCKENDC\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f2c2204f0e3ea155189811ce855802}{11350}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DBCKENDC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_DBCKENDC\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}{11351}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_DBCKENDC\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_DBCKENDC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11352}11352\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_SDIOITC\_Pos\ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11353}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6439a7e034a5af888f93c0e393119573}{11353}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_SDIOITC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_SDIOITC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}{11354}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_SDIOITC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_SDIOITC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11355}11355\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CEATAENDC\_Pos\ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11356}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b6347d4f3229d35547e5ce5a27f481}{11356}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CEATAENDC\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_ICR\_CEATAENDC\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}{11357}}\ \textcolor{preprocessor}{\#define\ SDIO\_ICR\_CEATAENDC\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_ICR\_CEATAENDC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11359}11359\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_MASK\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11360}11360\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CCRCFAILIE\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11361}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74c97fa260e2834d977ab7537bdd4ef}{11361}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CCRCFAILIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_CCRCFAILIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}{11362}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CCRCFAILIE\ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_CCRCFAILIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11363}11363\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DCRCFAILIE\_Pos\ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0eb870977ae895b80ac57187a1d112}{11364}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DCRCFAILIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_DCRCFAILIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}{11365}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DCRCFAILIE\ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_DCRCFAILIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11366}11366\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CTIMEOUTIE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11367}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b92fda0043d94bfef382fb74bf588b}{11367}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CTIMEOUTIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_CTIMEOUTIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}{11368}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CTIMEOUTIE\ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_CTIMEOUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11369}11369\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DTIMEOUTIE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc92448e7adf15a3410f4c0a4c760eeb}{11370}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DTIMEOUTIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_DTIMEOUTIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11371}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}{11371}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DTIMEOUTIE\ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_DTIMEOUTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11372}11372\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXUNDERRIE\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245c0ebe407cfe97f42c98563070a7ef}{11373}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXUNDERRIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_TXUNDERRIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}{11374}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXUNDERRIE\ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_TXUNDERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11375}11375\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXOVERRIE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0b758cbc6aed0e4a7633e451b55303}{11376}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXOVERRIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_RXOVERRIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}{11377}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXOVERRIE\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_RXOVERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11378}11378\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CMDRENDIE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74564e18483f0efdea46c242d9c3b3a5}{11379}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CMDRENDIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_CMDRENDIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}{11380}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CMDRENDIE\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_CMDRENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11381}11381\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CMDSENTIE\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbd551da11e6e93c52b6727075baf9f}{11382}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CMDSENTIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_CMDSENTIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11383}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}{11383}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CMDSENTIE\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_CMDSENTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11384}11384\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DATAENDIE\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28535e2fb4bbf3caf2764a47535e837f}{11385}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DATAENDIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_DATAENDIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}{11386}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DATAENDIE\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_DATAENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11387}11387\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_STBITERRIE\_Pos\ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0192872018530a05a2cec00d61a6a39}{11388}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_STBITERRIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_STBITERRIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}{11389}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_STBITERRIE\ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_STBITERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11390}11390\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DBCKENDIE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd5167ec8f17f72e3d604c3f628bd06}{11391}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DBCKENDIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_DBCKENDIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}{11392}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_DBCKENDIE\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_DBCKENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11393}11393\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CMDACTIE\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44d7772868e54b7a90f90a4a52520ec}{11394}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CMDACTIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_CMDACTIE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}{11395}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CMDACTIE\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_CMDACTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11396}11396\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXACTIE\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3bc5a7e08f3f427ccd7769c67233e5d}{11397}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXACTIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_TXACTIE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}{11398}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXACTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_TXACTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11399}11399\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXACTIE\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e765da34a593f616c4435093d0a1d8}{11400}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXACTIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_RXACTIE\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}{11401}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXACTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_RXACTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11402}11402\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXFIFOHEIE\_Pos\ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0538971e372ab926c3a9f935b2502}{11403}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXFIFOHEIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_TXFIFOHEIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11404}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}{11404}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXFIFOHEIE\ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_TXFIFOHEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11405}11405\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXFIFOHFIE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4590335a3dcdb764c68d8f31bc58d2ba}{11406}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXFIFOHFIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_RXFIFOHFIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}{11407}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXFIFOHFIE\ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_RXFIFOHFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11408}11408\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXFIFOFIE\_Pos\ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60848e2a91f045224142d4a9ba87baf}{11409}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXFIFOFIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_TXFIFOFIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}{11410}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXFIFOFIE\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_TXFIFOFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11411}11411\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXFIFOFIE\_Pos\ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4550fadc2377f998ad61c94f37047e41}{11412}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXFIFOFIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_RXFIFOFIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11413}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}{11413}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXFIFOFIE\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_RXFIFOFIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11414}11414\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXFIFOEIE\_Pos\ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05690f47ab17f3296f9e7c1f775546f1}{11415}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXFIFOEIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_TXFIFOEIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}{11416}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXFIFOEIE\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_TXFIFOEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11417}11417\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXFIFOEIE\_Pos\ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432a6fa01c2c45135e5d7c43fef9f21b}{11418}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXFIFOEIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_RXFIFOEIE\_Pos)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}{11419}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXFIFOEIE\ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_RXFIFOEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11420}11420\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXDAVLIE\_Pos\ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e2a9aae5673ab117a1e33c2af0d801}{11421}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXDAVLIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_TXDAVLIE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}{11422}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_TXDAVLIE\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_TXDAVLIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11423}11423\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXDAVLIE\_Pos\ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d7d199042e90d08b1542fbf551d756}{11424}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXDAVLIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_RXDAVLIE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}{11425}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_RXDAVLIE\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_RXDAVLIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11426}11426\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_SDIOITIE\_Pos\ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53292cf69bf87c65f8b41970b06c4fd}{11427}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_SDIOITIE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_SDIOITIE\_Pos)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}{11428}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_SDIOITIE\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_SDIOITIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11429}11429\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CEATAENDIE\_Pos\ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7131c534b24505a7ec74cfbcd2d2fbca}{11430}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CEATAENDIE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SDIO\_MASK\_CEATAENDIE\_Pos)\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}{11431}}\ \textcolor{preprocessor}{\#define\ SDIO\_MASK\_CEATAENDIE\ \ \ \ \ \ \ \ \ \ \ SDIO\_MASK\_CEATAENDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11433}11433\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SDIO\_FIFOCNT\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11434}11434\ \textcolor{preprocessor}{\#define\ SDIO\_FIFOCNT\_FIFOCOUNT\_Pos\ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6da07732f3b3e77ffabfed13a613ea}{11435}}\ \textcolor{preprocessor}{\#define\ SDIO\_FIFOCNT\_FIFOCOUNT\_Msk\ \ \ \ \ (0xFFFFFFUL\ <<\ SDIO\_FIFOCNT\_FIFOCOUNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}{11436}}\ \textcolor{preprocessor}{\#define\ SDIO\_FIFOCNT\_FIFOCOUNT\ \ \ \ \ \ \ \ \ SDIO\_FIFOCNT\_FIFOCOUNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11438}11438\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SDIO\_FIFO\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11439}11439\ \textcolor{preprocessor}{\#define\ SDIO\_FIFO\_FIFODATA\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11440}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2000ca9b6103ee2ad7588b34283cfff}{11440}}\ \textcolor{preprocessor}{\#define\ SDIO\_FIFO\_FIFODATA\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ SDIO\_FIFO\_FIFODATA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}{11441}}\ \textcolor{preprocessor}{\#define\ SDIO\_FIFO\_FIFODATA\ \ \ \ \ \ \ \ \ \ \ \ \ SDIO\_FIFO\_FIFODATA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11443}11443\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11444}11444\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11445}11445\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Serial\ Peripheral\ Interface\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11446}11446\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11447}11447\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf384b964839c07357ce8503464436ed}{11448}}\ \textcolor{preprocessor}{\#define\ SPI\_I2S\_FULLDUPLEX\_SUPPORT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11450}11450\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11451}11451\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{11452}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{11453}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11454}11454\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{11455}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11456}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{11456}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11457}11457\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{11458}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_MSTR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{11459}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_MSTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_MSTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11461}11461\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{11462}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{11463}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{11464}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{11465}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{11466}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ SPI\_CR1\_BR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11468}11468\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{11469}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{11470}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11471}11471\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{11472}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_LSBFIRST\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{11473}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_LSBFIRST\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_LSBFIRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11474}11474\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11475}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{11475}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{11476}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11477}11477\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{11478}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_SSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{11479}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_SSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_SSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11480}11480\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11481}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{11481}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_RXONLY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{11482}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_RXONLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_RXONLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11483}11483\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_DFF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{11484}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_DFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_DFF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{11485}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_DFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_DFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11486}11486\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{11487}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCNEXT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{11488}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCNEXT\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCNEXT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11489}11489\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{11490}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_CRCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{11491}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_CRCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_CRCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11492}11492\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11493}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{11493}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{11494}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11495}11495\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11496}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{11496}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR1\_BIDIMODE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{11497}}\ \textcolor{preprocessor}{\#define\ SPI\_CR1\_BIDIMODE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR1\_BIDIMODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11499}11499\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11500}11500\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{11501}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{11502}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11503}11503\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{11504}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXDMAEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11505}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{11505}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXDMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXDMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11506}11506\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{11507}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_SSOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{11508}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_SSOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_SSOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11509}11509\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{11510}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_FRF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{11511}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_FRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_FRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11512}11512\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11513}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{11513}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_ERRIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{11514}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_ERRIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_ERRIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11515}11515\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{11516}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11517}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{11517}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11518}11518\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{11519}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_CR2\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{11520}}\ \textcolor{preprocessor}{\#define\ SPI\_CR2\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_CR2\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11522}11522\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11523}11523\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{11524}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{11525}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11526}11526\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{11527}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{11528}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11529}11529\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{11530}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CHSIDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{11531}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CHSIDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CHSIDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11532}11532\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{11533}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_UDR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{11534}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_UDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_UDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11535}11535\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{11536}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_CRCERR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{11537}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_CRCERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_CRCERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11538}11538\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{11539}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_MODF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{11540}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_MODF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_MODF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11541}11541\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{11542}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_OVR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{11543}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_OVR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11544}11544\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{11545}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_BSY\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{11546}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_BSY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_BSY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11547}11547\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{11548}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_SR\_FRE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{11549}}\ \textcolor{preprocessor}{\#define\ SPI\_SR\_FRE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_SR\_FRE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11551}11551\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ SPI\_DR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11552}11552\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{11553}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{11554}}\ \textcolor{preprocessor}{\#define\ SPI\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11556}11556\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ SPI\_CRCPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11557}11557\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{11558}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_CRCPR\_CRCPOLY\_Pos)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{11559}}\ \textcolor{preprocessor}{\#define\ SPI\_CRCPR\_CRCPOLY\ \ \ \ \ \ \ \ \ \ \ SPI\_CRCPR\_CRCPOLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11561}11561\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_RXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11562}11562\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{11563}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_RXCRCR\_RXCRC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11564}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{11564}}\ \textcolor{preprocessor}{\#define\ SPI\_RXCRCR\_RXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_RXCRCR\_RXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11566}11566\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_TXCRCR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11567}11567\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{11568}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ SPI\_TXCRCR\_TXCRC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{11569}}\ \textcolor{preprocessor}{\#define\ SPI\_TXCRCR\_TXCRC\ \ \ \ \ \ \ \ \ \ \ \ SPI\_TXCRCR\_TXCRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11571}11571\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SCFGR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11572}11572\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Pos\ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11573}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{11573}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CHLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{11574}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CHLEN\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CHLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11576}11576\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Pos\ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{11577}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{11578}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_DATLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11579}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{11579}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{11580}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_DATLEN\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_DATLEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11582}11582\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{11583}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_CKPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{11584}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_CKPOL\ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_CKPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11586}11586\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Pos\ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{11587}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11588}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{11588}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SSTD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11589}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{11589}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{11590}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SSTD\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SSTD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11592}11592\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Pos\ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{11593}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_PCMSYNC\_Pos)\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{11594}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_PCMSYNC\ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_PCMSYNC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11596}11596\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Pos\ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{11597}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ (0x3UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{11598}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SCFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{11599}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{11600}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SCFG\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ SPI\_I2SCFGR\_I2SCFG\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11602}11602\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{11603}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{11604}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SE\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11605}11605\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Pos\ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{11606}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SCFGR\_I2SMOD\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{11607}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SCFGR\_I2SMOD\ \ \ \ \ \ \ \ \ \ SPI\_I2SCFGR\_I2SMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11609}11609\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SPI\_I2SPR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11610}11610\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{11611}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ (0xFFUL\ <<\ SPI\_I2SPR\_I2SDIV\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{11612}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_I2SDIV\ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_I2SDIV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11613}11613\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{11614}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_ODD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{11615}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_ODD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_ODD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11616}11616\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{11617}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SPI\_I2SPR\_MCKOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{11618}}\ \textcolor{preprocessor}{\#define\ SPI\_I2SPR\_MCKOE\ \ \ \ \ \ \ \ \ \ \ \ \ SPI\_I2SPR\_MCKOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11620}11620\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11621}11621\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11622}11622\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11623}11623\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11624}11624\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11625}11625\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_MEMRMP\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11626}11626\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{11627}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{11628}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_MEMRMP\_MEM\_MODE\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{11629}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{11630}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_MEMRMP\_MEM\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ SYSCFG\_MEMRMP\_MEM\_MODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11631}11631\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_PMC\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11632}11632\ \textcolor{preprocessor}{\#define\ SYSCFG\_PMC\_MII\_RMII\_SEL\_Pos\ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63c23642e3d3c0f1a2c67f6a60957e1}{11633}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_PMC\_MII\_RMII\_SEL\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_PMC\_MII\_RMII\_SEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{11634}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_PMC\_MII\_RMII\_SEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMC\_MII\_RMII\_SEL\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11635}11635\ \textcolor{comment}{/*\ Old\ MII\_RMII\_SEL\ bit\ definition,\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11636}11636\ \textcolor{preprocessor}{\#define\ SYSCFG\_PMC\_MII\_RMII\ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_PMC\_MII\_RMII\_SEL}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11637}11637\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11638}11638\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR1\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11639}11639\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{11640}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI0\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{11641}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI0\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11642}11642\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{11643}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI1\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{11644}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI1\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11645}11645\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{11646}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI2\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11647}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{11647}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI2\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11648}11648\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{11649}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR1\_EXTI3\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11650}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{11650}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR1\_EXTI3\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{11654}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{11655}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{11656}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{11657}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0003U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{11658}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{11659}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0005U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{11660}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0006U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{11661}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0007U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60}{11662}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI0\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{11667}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{11668}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11669}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{11669}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{11670}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0030U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{11671}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0040U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{11672}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0050U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{11673}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0060U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{11674}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0070U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga010784c7bdee3c742b48c500ee52e223}{11675}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI1\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0080U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{11680}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{11681}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{11682}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{11683}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{11684}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{11685}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0500U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{11686}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0600U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{11687}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00bc1224b7bfd46dcec32676a601de51}{11688}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI2\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{11693}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11694}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{11694}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{11695}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x2000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11696}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{11696}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x3000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{11697}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x4000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{11698}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x5000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{11699}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x6000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{11700}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x7000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337e37f58e8710ea8305a16c08e390b9}{11701}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR1\_EXTI3\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x8000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11703}11703\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR2\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11704}11704\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{11705}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI4\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{11706}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI4\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11707}11707\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{11708}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI5\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{11709}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI5\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11710}11710\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{11711}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI6\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{11712}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI6\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11713}11713\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11714}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{11714}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR2\_EXTI7\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{11715}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR2\_EXTI7\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11720}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{11720}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{11721}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{11722}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{11723}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0003U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{11724}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11725}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{11725}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0005U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{11726}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0006U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{11727}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0007U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad36a509bf6deabd5446a07c20964f83}{11728}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI4\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{11733}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{11734}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{11735}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{11736}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0030U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{11737}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0040U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{11738}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0050U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{11739}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0060U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{11740}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0070U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3c4ebe4d750f89465acd067ab0ee30}{11741}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI5\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0080U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{11746}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{11747}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11748}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{11748}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{11749}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{11750}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{11751}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0500U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{11752}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0600U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{11753}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4222e7d9ed672ea2de3a038c23f9566b}{11754}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI6\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{11759}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{11760}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{11761}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x2000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{11762}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x3000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{11763}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x4000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{11764}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x5000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{11765}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x6000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{11766}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x7000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68ca6758cf36232dd5ac63afae97cbc}{11767}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR2\_EXTI7\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x8000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11769}11769\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR3\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11770}11770\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{11771}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI8\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{11772}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI8\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11773}11773\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{11774}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI9\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{11775}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI9\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11776}11776\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{11777}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI10\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{11778}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI10\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11779}11779\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{11780}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR3\_EXTI11\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{11781}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR3\_EXTI11\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11786}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{11786}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{11787}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{11788}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{11789}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0003U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{11790}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{11791}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0005U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{11792}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0006U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{11793}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0007U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b679636c97041f5584012c78f6d7a3}{11794}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI8\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{11799}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{11800}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{11801}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{11802}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0030U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{11803}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0040U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{11804}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0050U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{11805}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0060U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{11806}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0070U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd8a0da1b9ede601094f6c651a499e4}{11807}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI9\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0080U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{11812}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{11813}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{11814}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{11815}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{11816}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{11817}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0500U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}{11818}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0600U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{11819}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bee76cf4bed88ff7b51145393b2cd19}{11820}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI10\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{11825}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{11826}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{11827}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x2000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{11828}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ 0x3000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{11829}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x4000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11830}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{11830}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ 0x5000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}{11831}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ 0x6000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{11832}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x7000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadb14df8764208abeeaf6197489f1b4}{11833}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR3\_EXTI11\_PI\ \ \ \ \ \ \ \ \ \ \ \ \ 0x8000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11835}11835\ \textcolor{comment}{/*****************\ \ Bit\ definition\ for\ SYSCFG\_EXTICR4\ register\ \ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11836}11836\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{11837}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI12\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{11838}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI12\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11839}11839\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{11840}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI13\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{11841}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI13\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11842}11842\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{11843}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI14\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{11844}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI14\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11845}11845\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{11846}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ SYSCFG\_EXTICR4\_EXTI15\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{11847}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_EXTICR4\_EXTI15\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{11852}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{11853}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{11854}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0002U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{11855}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0003U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{11856}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0004U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{11857}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0005U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11858}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}{11858}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0006U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}{11859}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI12\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0007U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{11864}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11865}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{11865}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{11866}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{11867}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0030U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{11868}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0040U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{11869}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0050U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}{11870}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0060U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11871}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}{11871}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI13\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0070U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{11876}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{11877}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{11878}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{11879}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0300U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{11880}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{11881}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0500U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}{11882}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0600U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11883}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}{11883}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI14\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0700U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{11888}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{11889}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PB\ \ \ \ \ \ \ \ \ \ \ \ \ 0x1000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{11890}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PC\ \ \ \ \ \ \ \ \ \ \ \ \ 0x2000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{11891}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ 0x3000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{11892}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x4000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{11893}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PF\ \ \ \ \ \ \ \ \ \ \ \ \ 0x5000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}{11894}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PG\ \ \ \ \ \ \ \ \ \ \ \ \ 0x6000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}{11895}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_EXTICR4\_EXTI15\_PH\ \ \ \ \ \ \ \ \ \ \ \ \ 0x7000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11897}11897\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ SYSCFG\_CMPCR\ register\ \ ****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11898}11898\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_CMP\_PD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff39240a251120eebbc18e4955be5db}{11899}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_CMP\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CMPCR\_CMP\_PD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{11900}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_CMP\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CMPCR\_CMP\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11901}11901\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_READY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d9717bd2df4c0742d09a2db4caa1ea}{11902}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_READY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ SYSCFG\_CMPCR\_READY\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{11903}}\ \textcolor{preprocessor}{\#define\ SYSCFG\_CMPCR\_READY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SYSCFG\_CMPCR\_READY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11905}11905\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11906}11906\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11907}11907\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11908}11908\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11909}11909\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11910}11910\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11911}11911\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{11912}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{11913}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11914}11914\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{11915}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_UDIS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{11916}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_UDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_UDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11917}11917\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Pos\ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{11918}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_URS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{11919}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_URS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_URS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11920}11920\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{11921}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_OPM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{11922}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_OPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_OPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11923}11923\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{11924}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_DIR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{11925}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_DIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_DIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11927}11927\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{11928}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{11929}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{11930}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{11931}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11933}11933\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{11934}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_ARPE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11935}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{11935}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_ARPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_ARPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11937}11937\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{11938}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{11939}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR1\_CKD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{11940}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{11941}}\ \textcolor{preprocessor}{\#define\ TIM\_CR1\_CKD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR1\_CKD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11943}11943\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CR2\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11944}11944\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11945}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{11945}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCPC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{11946}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCPC\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCPC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11947}11947\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11948}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{11948}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCUS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{11949}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11950}11950\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11951}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{11951}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_CCDS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{11952}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_CCDS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_CCDS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11954}11954\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{11955}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{11956}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_MMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{11957}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{11958}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{11959}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_MMS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CR2\_MMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11961}11961\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{11962}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_TI1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{11963}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_TI1S\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_TI1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11964}11964\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11965}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{11965}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{11966}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11967}11967\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11968}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{11968}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS1N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{11969}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS1N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS1N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11970}11970\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{11971}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{11972}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11973}11973\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{11974}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS2N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{11975}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS2N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS2N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11976}11976\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{11977}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{11978}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11979}11979\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{11980}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS3N\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{11981}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS3N\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS3N\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11982}11982\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{11983}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CR2\_OIS4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11984}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{11984}}\ \textcolor{preprocessor}{\#define\ TIM\_CR2\_OIS4\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CR2\_OIS4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11986}11986\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_SMCR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11987}11987\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{11988}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{11989}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_SMS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{11990}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11991}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{11991}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{11992}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_SMS\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_SMS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11994}11994\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Pos\ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{11995}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{11996}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{11997}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{11998}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l11999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{11999}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_TS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_TS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12001}12001\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{12002}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_MSM\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{12003}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_MSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_MSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12005}12005\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{12006}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{12007}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{12008}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{12009}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{12010}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{12011}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETF\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_SMCR\_ETF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12013}12013\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{12014}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{12015}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{12016}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{12017}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETPS\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_SMCR\_ETPS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12019}12019\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{12020}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ECE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{12021}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ECE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ECE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12022}12022\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{12023}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SMCR\_ETP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{12024}}\ \textcolor{preprocessor}{\#define\ TIM\_SMCR\_ETP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SMCR\_ETP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12026}12026\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DIER\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12027}12027\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{12028}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{12029}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12030}12030\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Pos\ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{12031}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{12032}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12033}12033\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{12034}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{12035}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12036}12036\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{12037}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{12038}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12039}12039\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{12040}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4IE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{12041}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4IE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4IE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12042}12042\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Pos\ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{12043}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{12044}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMIE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12045}12045\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Pos\ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{12046}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{12047}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12048}12048\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Pos\ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{12049}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_BIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{12050}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_BIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_BIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12051}12051\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{12052}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_UDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{12053}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_UDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_UDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12054}12054\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{12055}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC1DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12056}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{12056}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC1DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC1DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12057}12057\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{12058}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC2DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{12059}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC2DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC2DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12060}12060\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{12061}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC3DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{12062}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC3DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC3DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12063}12063\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{12064}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_CC4DE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{12065}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_CC4DE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_CC4DE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12066}12066\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Pos\ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{12067}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_COMDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{12068}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_COMDE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_COMDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12069}12069\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{12070}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_DIER\_TDE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{12071}}\ \textcolor{preprocessor}{\#define\ TIM\_DIER\_TDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DIER\_TDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12073}12073\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ TIM\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12074}12074\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{12075}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_UIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{12076}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_UIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_UIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12077}12077\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{12078}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{12079}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12080}12080\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{12081}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{12082}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12083}12083\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{12084}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{12085}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12086}12086\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{12087}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4IF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12088}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{12088}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4IF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4IF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12089}12089\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{12090}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_COMIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{12091}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_COMIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_COMIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12092}12092\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{12093}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_TIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{12094}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_TIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_TIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12095}12095\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{12096}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_BIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{12097}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_BIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_BIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12098}12098\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Pos\ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{12099}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC1OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{12100}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC1OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC1OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12101}12101\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Pos\ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{12102}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC2OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{12103}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC2OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC2OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12104}12104\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{12105}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC3OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{12106}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC3OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC3OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12107}12107\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{12108}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_SR\_CC4OF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{12109}}\ \textcolor{preprocessor}{\#define\ TIM\_SR\_CC4OF\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_SR\_CC4OF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12111}12111\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_EGR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12112}12112\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{12113}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_UG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12114}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{12114}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_UG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_UG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12115}12115\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Pos\ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{12116}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC1G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{12117}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC1G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC1G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12118}12118\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Pos\ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{12119}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC2G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{12120}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC2G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC2G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12121}12121\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Pos\ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{12122}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC3G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{12123}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC3G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC3G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12124}12124\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{12125}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_CC4G\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{12126}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_CC4G\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_CC4G\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12127}12127\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{12128}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_COMG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{12129}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_COMG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_COMG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12130}12130\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{12131}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_TG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{12132}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_TG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_TG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12133}12133\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{12134}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_EGR\_BG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{12135}}\ \textcolor{preprocessor}{\#define\ TIM\_EGR\_BG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_EGR\_BG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12137}12137\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12138}12138\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{12139}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{12140}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC1S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12141}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{12141}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{12142}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC1S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC1S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12144}12144\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{12145}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12146}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{12146}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12147}12147\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{12148}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{12149}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12151}12151\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{12152}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{12153}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12154}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{12154}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{12155}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{12156}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_OC1M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12158}12158\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{12159}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC1CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12160}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{12160}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC1CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC1CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12162}12162\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12163}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{12163}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{12164}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_CC2S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{12165}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12166}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{12166}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_CC2S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_CC2S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12168}12168\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{12169}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{12170}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12171}12171\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12172}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{12172}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{12173}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12175}12175\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{12176}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{12177}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12178}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{12178}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{12179}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{12180}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_OC2M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12182}12182\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{12183}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_OC2CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12184}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{12184}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_OC2CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_OC2CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12186}12186\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12187}12187\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12188}12188\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{12189}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{12190}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12191}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{12191}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{12192}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12194}12194\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{12195}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{12196}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC1F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12197}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{12197}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{12198}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{12199}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12200}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{12200}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC1F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC1F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12202}12202\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12203}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{12203}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{12204}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{12205}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12206}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{12206}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12208}12208\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12209}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{12209}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{12210}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR1\_IC2F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{12211}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12212}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{12212}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{12213}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{12214}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR1\_IC2F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR1\_IC2F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12216}12216\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ TIM\_CCMR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12217}12217\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12218}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{12218}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{12219}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC3S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{12220}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12221}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{12221}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC3S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC3S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12223}12223\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Pos\ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{12224}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{12225}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12226}12226\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Pos\ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{12227}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{12228}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12230}12230\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{12231}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{12232}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12233}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{12233}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{12234}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{12235}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_OC3M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12237}12237\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Pos\ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{12238}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC3CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{12239}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC3CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC3CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12241}12241\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Pos\ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12242}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{12242}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{12243}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_CC4S\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{12244}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12245}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{12245}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_CC4S\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_CC4S\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12247}12247\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12248}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{12248}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{12249}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4FE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12250}12250\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Pos\ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12251}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{12251}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{12252}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4PE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12254}12254\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{12255}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ (0x7UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{12256}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12257}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{12257}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{12258}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{12259}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4M\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_OC4M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12261}12261\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Pos\ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{12262}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_OC4CE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12263}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{12263}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_OC4CE\ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_OC4CE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12265}12265\ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12266}12266\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12267}12267\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Pos\ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{12268}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{12269}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{12270}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12271}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{12271}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12273}12273\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Pos\ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12274}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{12274}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{12275}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC3F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{12276}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12277}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{12277}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{12278}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{12279}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC3F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC3F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12281}12281\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Pos\ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{12282}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ (0x3UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12283}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{12283}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{12284}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{12285}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4PSC\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12287}12287\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Pos\ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{12288}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ (0xFUL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12289}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{12289}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCMR2\_IC4F\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{12290}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{12291}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12292}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{12292}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_2\ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{12293}}\ \textcolor{preprocessor}{\#define\ TIM\_CCMR2\_IC4F\_3\ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ TIM\_CCMR2\_IC4F\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12295}12295\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCER\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12296}12296\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{12297}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{12298}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12299}12299\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{12300}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{12301}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12302}12302\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Pos\ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{12303}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12304}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{12304}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12305}12305\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Pos\ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{12306}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC1NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12307}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{12307}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC1NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC1NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12308}12308\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Pos\ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{12309}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12310}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{12310}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12311}12311\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{12312}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12313}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{12313}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12314}12314\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{12315}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12316}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{12316}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12317}12317\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{12318}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC2NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12319}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{12319}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC2NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC2NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12320}12320\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{12321}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{12322}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12323}12323\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Pos\ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{12324}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12325}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{12325}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12326}12326\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Pos\ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{12327}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12328}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{12328}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NE\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12329}12329\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Pos\ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{12330}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC3NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12331}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{12331}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC3NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC3NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12332}12332\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Pos\ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{12333}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4E\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12334}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{12334}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4E\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12335}12335\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Pos\ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{12336}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4P\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{12337}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4P\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4P\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12338}12338\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Pos\ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{12339}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_CCER\_CC4NP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12340}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{12340}}\ \textcolor{preprocessor}{\#define\ TIM\_CCER\_CC4NP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCER\_CC4NP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12342}12342\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CNT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12343}12343\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12344}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{12344}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_CNT\_CNT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12345}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{12345}}\ \textcolor{preprocessor}{\#define\ TIM\_CNT\_CNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CNT\_CNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12347}12347\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_PSC\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12348}12348\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{12349}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_PSC\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{12350}}\ \textcolor{preprocessor}{\#define\ TIM\_PSC\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_PSC\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12352}12352\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_ARR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12353}12353\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{12354}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ TIM\_ARR\_ARR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{12355}}\ \textcolor{preprocessor}{\#define\ TIM\_ARR\_ARR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_ARR\_ARR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12357}12357\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_RCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12358}12358\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{12359}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_RCR\_REP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{12360}}\ \textcolor{preprocessor}{\#define\ TIM\_RCR\_REP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_RCR\_REP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12362}12362\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12363}12363\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12364}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{12364}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR1\_CCR1\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{12365}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR1\_CCR1\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR1\_CCR1\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12367}12367\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12368}12368\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{12369}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR2\_CCR2\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12370}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{12370}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR2\_CCR2\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR2\_CCR2\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12372}12372\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12373}12373\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{12374}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR3\_CCR3\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{12375}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR3\_CCR3\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR3\_CCR3\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12377}12377\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_CCR4\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12378}12378\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12379}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{12379}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_CCR4\_CCR4\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12380}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{12380}}\ \textcolor{preprocessor}{\#define\ TIM\_CCR4\_CCR4\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_CCR4\_CCR4\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12382}12382\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_BDTR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12383}12383\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12384}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{12384}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{12385}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_DTG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{12386}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{12387}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{12388}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12389}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{12389}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12390}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{12390}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{12391}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{12392}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12393}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{12393}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_DTG\_7\ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ TIM\_BDTR\_DTG\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12395}12395\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Pos\ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12396}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{12396}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{12397}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_LOCK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{12398}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_0\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12399}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{12399}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_LOCK\_1\ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_BDTR\_LOCK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12401}12401\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Pos\ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{12402}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12403}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{12403}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSI\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12404}12404\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Pos\ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{12405}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_OSSR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{12406}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_OSSR\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_OSSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12407}12407\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Pos\ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12408}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{12408}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12409}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{12409}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12410}12410\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Pos\ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{12411}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_BKP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{12412}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_BKP\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_BKP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12413}12413\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Pos\ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{12414}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_AOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{12415}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_AOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_AOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12416}12416\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Pos\ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{12417}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_BDTR\_MOE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{12418}}\ \textcolor{preprocessor}{\#define\ TIM\_BDTR\_MOE\ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_BDTR\_MOE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12420}12420\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12421}12421\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{12422}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{12423}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12424}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{12424}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{12425}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{12426}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{12427}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{12428}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBA\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12430}12430\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{12431}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{12432}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DCR\_DBL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{12433}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{12434}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12435}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{12435}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12436}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{12436}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12437}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{12437}}\ \textcolor{preprocessor}{\#define\ TIM\_DCR\_DBL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ TIM\_DCR\_DBL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12439}12439\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_DMAR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12440}12440\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{12441}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ TIM\_DMAR\_DMAB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{12442}}\ \textcolor{preprocessor}{\#define\ TIM\_DMAR\_DMAB\ \ \ \ \ \ \ \ \ \ \ \ \ TIM\_DMAR\_DMAB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12444}12444\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ TIM\_OR\ register\ \ *********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12445}12445\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8ec8a0faf4bc51e04f909e3b13708e}{12446}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_OR\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0ec0e64e354c9670015c91aaf54c2e}{12447}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_OR\_TI1\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59fa1246d851959d5231b5b0796fd3a5}{12448}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_OR\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d9cdc55111a548e48df0819922852b}{12449}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI1\_RMP\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_OR\_TI1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12451}12451\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\_Pos\ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef046d565911337566adcc67904847ea}{12452}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\_Msk\ \ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_OR\_TI4\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{12453}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\ \ \ \ \ \ \ \ \ \ \ \ TIM\_OR\_TI4\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{12454}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\_0\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_OR\_TI4\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{12455}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_TI4\_RMP\_1\ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_OR\_TI4\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12456}12456\ \textcolor{preprocessor}{\#define\ TIM\_OR\_ITR1\_RMP\_Pos\ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc0672804e61da192e6063e0bb82ed3}{12457}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_ITR1\_RMP\_Msk\ \ \ \ \ \ \ (0x3UL\ <<\ TIM\_OR\_ITR1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}{12458}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_ITR1\_RMP\ \ \ \ \ \ \ \ \ \ \ TIM\_OR\_ITR1\_RMP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12459}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}{12459}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_ITR1\_RMP\_0\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ TIM\_OR\_ITR1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}{12460}}\ \textcolor{preprocessor}{\#define\ TIM\_OR\_ITR1\_RMP\_1\ \ \ \ \ \ \ \ \ (0x2UL\ <<\ TIM\_OR\_ITR1\_RMP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12463}12463\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12464}12464\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12465}12465\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ Universal\ Synchronous\ Asynchronous\ Receiver\ Transmitter\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12466}12466\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12467}12467\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12468}12468\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_SR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12469}12469\ \textcolor{preprocessor}{\#define\ USART\_SR\_PE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{12470}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_PE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{12471}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_PE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_PE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12472}12472\ \textcolor{preprocessor}{\#define\ USART\_SR\_FE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{12473}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_FE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{12474}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12475}12475\ \textcolor{preprocessor}{\#define\ USART\_SR\_NE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12476}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{12476}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_NE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12477}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{12477}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_NE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_NE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12478}12478\ \textcolor{preprocessor}{\#define\ USART\_SR\_ORE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{12479}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_ORE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12480}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{12480}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_ORE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_ORE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12481}12481\ \textcolor{preprocessor}{\#define\ USART\_SR\_IDLE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12482}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{12482}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_IDLE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{12483}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_IDLE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12484}12484\ \textcolor{preprocessor}{\#define\ USART\_SR\_RXNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12485}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{12485}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_RXNE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{12486}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_RXNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_RXNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12487}12487\ \textcolor{preprocessor}{\#define\ USART\_SR\_TC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12488}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{12488}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_TC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12489}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{12489}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_TC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12490}12490\ \textcolor{preprocessor}{\#define\ USART\_SR\_TXE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{12491}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_TXE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{12492}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_TXE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_TXE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12493}12493\ \textcolor{preprocessor}{\#define\ USART\_SR\_LBD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{12494}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_LBD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_LBD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{12495}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_LBD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_LBD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12496}12496\ \textcolor{preprocessor}{\#define\ USART\_SR\_CTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{12497}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_SR\_CTS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{12498}}\ \textcolor{preprocessor}{\#define\ USART\_SR\_CTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_SR\_CTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12500}12500\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ USART\_DR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12501}12501\ \textcolor{preprocessor}{\#define\ USART\_DR\_DR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12502}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{12502}}\ \textcolor{preprocessor}{\#define\ USART\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USART\_DR\_DR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{12503}}\ \textcolor{preprocessor}{\#define\ USART\_DR\_DR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_DR\_DR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12505}12505\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_BRR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12506}12506\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Fraction\_Pos\ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{12507}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Fraction\_Msk\ \ \ \ (0xFUL\ <<\ USART\_BRR\_DIV\_Fraction\_Pos)\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12508}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{12508}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Fraction\ \ \ \ \ \ \ \ USART\_BRR\_DIV\_Fraction\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12509}12509\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Mantissa\_Pos\ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12510}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{12510}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Mantissa\_Msk\ \ \ \ (0xFFFUL\ <<\ USART\_BRR\_DIV\_Mantissa\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{12511}}\ \textcolor{preprocessor}{\#define\ USART\_BRR\_DIV\_Mantissa\ \ \ \ \ \ \ \ USART\_BRR\_DIV\_Mantissa\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12513}12513\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR1\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12514}12514\ \textcolor{preprocessor}{\#define\ USART\_CR1\_SBK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{12515}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_SBK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_SBK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12516}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{12516}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_SBK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_SBK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12517}12517\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RWU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{12518}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RWU\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{12519}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RWU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RWU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12520}12520\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{12521}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12522}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{12522}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12523}12523\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{12524}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{12525}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12526}12526\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Pos\ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{12527}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_IDLEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{12528}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_IDLEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_IDLEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12529}12529\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Pos\ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{12530}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_RXNEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{12531}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_RXNEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_RXNEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12532}12532\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{12533}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TCIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{12534}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TCIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TCIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12535}12535\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{12536}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_TXEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{12537}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_TXEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_TXEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12538}12538\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{12539}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PEIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{12540}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12541}12541\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{12542}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PS\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{12543}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12544}12544\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{12545}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_PCE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{12546}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_PCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_PCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12547}12547\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{12548}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_WAKE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{12549}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_WAKE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_WAKE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12550}12550\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12551}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{12551}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_M\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{12552}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_M\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_M\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12553}12553\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{12554}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_UE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{12555}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_UE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_UE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12556}12556\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Pos\ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{12557}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR1\_OVER8\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12558}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{12558}}\ \textcolor{preprocessor}{\#define\ USART\_CR1\_OVER8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR1\_OVER8\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12560}12560\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR2\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12561}12561\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{12562}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USART\_CR2\_ADD\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{12563}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_ADD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_ADD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12564}12564\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{12565}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{12566}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12567}12567\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{12568}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBDIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{12569}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBDIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBDIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12570}12570\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{12571}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LBCL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{12572}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LBCL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LBCL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12573}12573\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{12574}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPHA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{12575}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPHA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPHA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12576}12576\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{12577}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CPOL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{12578}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CPOL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CPOL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12579}12579\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12580}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{12580}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_CLKEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{12581}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_CLKEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_CLKEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12583}12583\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{12584}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12585}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{12585}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{12586}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{12587}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_STOP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USART\_CR2\_STOP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12589}12589\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{12590}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR2\_LINEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{12591}}\ \textcolor{preprocessor}{\#define\ USART\_CR2\_LINEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR2\_LINEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12593}12593\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_CR3\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12594}12594\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{12595}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_EIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12596}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{12596}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_EIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_EIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12597}12597\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{12598}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IREN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{12599}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12600}12600\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{12601}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_IRLP\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12602}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{12602}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_IRLP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_IRLP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12603}12603\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12604}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{12604}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_HDSEL\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{12605}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_HDSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_HDSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12606}12606\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12607}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{12607}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_NACK\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{12608}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_NACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_NACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12609}12609\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12610}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{12610}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_SCEN\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{12611}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_SCEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_SCEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12612}12612\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12613}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{12613}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAR\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{12614}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12615}12615\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12616}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{12616}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_DMAT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{12617}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_DMAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_DMAT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12618}12618\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12619}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{12619}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_RTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{12620}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_RTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_RTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12621}12621\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12622}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{12622}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{12623}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12624}12624\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12625}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{12625}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_CTSIE\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{12626}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_CTSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_CTSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12627}12627\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Pos\ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12628}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{12628}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USART\_CR3\_ONEBIT\_Pos)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{12629}}\ \textcolor{preprocessor}{\#define\ USART\_CR3\_ONEBIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_CR3\_ONEBIT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12631}12631\ \textcolor{comment}{/******************\ \ Bit\ definition\ for\ USART\_GTPR\ register\ \ ******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12632}12632\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{12633}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12634}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{12634}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_PSC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{12635}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{12636}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12637}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{12637}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12638}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{12638}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{12639}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{12640}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{12641}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{12642}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_PSC\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ USART\_GTPR\_PSC\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12644}12644\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{12645}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USART\_GTPR\_GT\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12646}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{12646}}\ \textcolor{preprocessor}{\#define\ USART\_GTPR\_GT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_GTPR\_GT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12648}12648\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12649}12649\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12650}12650\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Window\ WATCHDOG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12651}12651\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12652}12652\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12653}12653\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12654}12654\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{12655}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{12656}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{12657}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_0\ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{12658}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_1\ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{12659}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_2\ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12660}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{12660}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_3\ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{12661}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_4\ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{12662}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_5\ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{12663}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_T\_6\ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CR\_T\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12664}12664\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12665}12665\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12666}12666\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12667}12667\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12668}12668\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12669}12669\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12670}12670\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12671}12671\ \textcolor{preprocessor}{\#define\ \ WWDG\_CR\_T6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_T\_6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12672}12672\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12673}12673\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Pos\ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{12674}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CR\_WDGA\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{12675}}\ \textcolor{preprocessor}{\#define\ WWDG\_CR\_WDGA\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CR\_WDGA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12677}12677\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_CFR\ register\ \ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12678}12678\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{12679}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{12680}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{12681}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_0\ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{12682}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_1\ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{12683}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_2\ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{12684}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_3\ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{12685}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_4\ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{12686}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_5\ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{12687}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_W\_6\ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ WWDG\_CFR\_W\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12688}12688\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12689}12689\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12690}12690\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12691}12691\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_2}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12692}12692\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_3}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12693}12693\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_4}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12694}12694\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_5}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12695}12695\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_W6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_W\_6}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12696}12696\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12697}12697\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Pos\ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{12698}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ (0x3UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12699}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{12699}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12700}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{12700}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_0\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{12701}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_WDGTB\_1\ \ \ \ \ \ \ \ (0x2UL\ <<\ WWDG\_CFR\_WDGTB\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12702}12702\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12703}12703\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_WDGTB0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_0}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12704}12704\ \textcolor{preprocessor}{\#define\ \ WWDG\_CFR\_WDGTB1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_WDGTB\_1}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12705}12705\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12706}12706\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Pos\ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12707}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{12707}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_CFR\_EWI\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{12708}}\ \textcolor{preprocessor}{\#define\ WWDG\_CFR\_EWI\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_CFR\_EWI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12710}12710\ \textcolor{comment}{/*******************\ \ Bit\ definition\ for\ WWDG\_SR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12711}12711\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Pos\ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{12712}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ (0x1UL\ <<\ WWDG\_SR\_EWIF\_Pos)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12713}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{12713}}\ \textcolor{preprocessor}{\#define\ WWDG\_SR\_EWIF\ \ \ \ \ \ \ \ \ \ \ \ WWDG\_SR\_EWIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12716}12716\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12717}12717\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12718}12718\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12719}12719\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12720}12720\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12721}12721\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_IDCODE\ register\ \ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12722}12722\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{12723}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ DBGMCU\_IDCODE\_DEV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12724}12724\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_DEV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_DEV\_ID\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12725}12725\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12726}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{12726}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ DBGMCU\_IDCODE\_REV\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12727}12727\ \textcolor{preprocessor}{\#define\ DBGMCU\_IDCODE\_REV\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_IDCODE\_REV\_ID\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12728}12728\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12729}12729\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_CR\ register\ \ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12730}12730\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{12731}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_SLEEP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12732}12732\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_SLEEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_SLEEP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12733}12733\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{12734}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12735}12735\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12736}12736\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{12737}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_DBG\_STANDBY\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12738}12738\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_DBG\_STANDBY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_DBG\_STANDBY\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12739}12739\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{12740}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_TRACE\_IOEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12741}12741\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_IOEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_IOEN\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12742}12742\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12743}12743\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{12744}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12745}12745\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_CR\_TRACE\_MODE\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12746}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{12746}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12747}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{12747}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_CR\_TRACE\_MODE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ DBGMCU\_CR\_TRACE\_MODE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12749}12749\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB1\_FZ\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12750}12750\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96a2b1fb00169f78d3c8fb050ca35be}{12751}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12752}12752\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12753}12753\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab210ab764b68711904243c0d11631b8}{12754}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12755}12755\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM3\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12756}12756\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7dfb56349db84ef1ef5753e13cf2f48}{12757}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12758}12758\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM4\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12759}12759\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e288f717db03126942d03a1a6fafd8}{12760}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12761}12761\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM5\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12762}12762\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3215a197f13b82287892283886326d1}{12763}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12764}12764\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM6\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12765}12765\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29df0ea459e1900942f3e26141e0f9dd}{12766}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12767}12767\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM7\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12768}12768\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfcabcb2e0efbe9e76b3eae58b30943b}{12769}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12770}12770\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM12\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12771}12771\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25332c23efcacd48317de37e337af6}{12772}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12773}12773\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM13\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12774}12774\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12775}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeec836ee0ced45ad06aa4b025f13987e}{12775}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12776}12776\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_TIM14\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12777}12777\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12778}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fefeace05cb28675d23037f7b3966a}{12778}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12779}12779\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_RTC\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12780}12780\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12781}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f24695b718a52f4a91297ee3c512db4}{12781}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12782}12782\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_WWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12783}12783\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7937e3a29764f7e80895b8fbe81baa}{12784}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12785}12785\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12786}12786\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202de646d5890eec98b04ad2be808604}{12787}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk\ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12788}12788\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_I2C1\_SMBUS\_TIMEOUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12789}12789\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos\ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03e6603b8d1af65a2b5c026c8379908}{12790}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk\ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12791}12791\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_I2C2\_SMBUS\_TIMEOUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12792}12792\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Pos\ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb7cd7e57d8d9888025cfbdea082b4}{12793}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Msk\ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12794}12794\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_I2C3\_SMBUS\_TIMEOUT\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12795}12795\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cf0d5d23a0ac36f3c4c5515082221d}{12796}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12797}12797\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_CAN1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12798}12798\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c0ae534d156b18cd9254ab942f88ff}{12799}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12800}12800\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_CAN2\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12801}12801\ \textcolor{comment}{/*\ Old\ IWDGSTOP\ bit\ definition,\ maintained\ for\ legacy\ purpose\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12802}12802\ \textcolor{preprocessor}{\#define\ \ DBGMCU\_APB1\_FZ\_DBG\_IWDEG\_STOP\ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB1\_FZ\_DBG\_IWDG\_STOP}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12803}12803\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12804}12804\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ DBGMCU\_APB2\_FZ\ register\ \ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12805}12805\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cb9644d7d1eaf1a71254121f926169}{12806}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12807}12807\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM1\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12808}12808\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98002708ee350ecf61a72911df9850b5}{12809}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12810}12810\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM8\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12811}12811\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983432f2957617c4215fe406dd932080}{12812}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12813}12813\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM9\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12814}12814\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9390f2c13a5b525bd1e7bbd6501c7a67}{12815}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12816}12816\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM10\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12817}12817\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12818}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea914b4c8a46cb0be4909dfd4e3199d6}{12818}}\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12819}12819\ \textcolor{preprocessor}{\#define\ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ DBGMCU\_APB2\_FZ\_DBG\_TIM11\_STOP\_Msk}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12820}12820\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12821}12821\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12822}12822\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12823}12823\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Ethernet\ MAC\ Registers\ bits\ definitions\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12824}12824\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12825}12825\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12826}12826\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Control\ Register\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12827}12827\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_CSTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fe37e3c68078da1150a1f86a34a1f1}{12828}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_CSTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_CSTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12829}12829\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_CSTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_CSTF\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ CRC\ stripping\ for\ Type\ frames\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12830}12830\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_WD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dbb23089a2b3d19fd5deb5009a527f3}{12831}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_WD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_WD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12832}12832\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_WD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_WD\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Watchdog\ disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12833}12833\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_JD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab36b8e9295e605680052d61f262843fc}{12834}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_JD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_JD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12835}12835\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_JD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_JD\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Jabber\ disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12836}12836\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0081ebdecc02644f5a0a5304478e2f9c}{12837}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ETH\_MACCR\_IFG\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12838}12838\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_IFG\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Inter-\/frame\ gap\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12839}12839\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_96Bit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Minimum\ IFG\ between\ frames\ during\ transmission\ is\ 96Bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12840}12840\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_88Bit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00020000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Minimum\ IFG\ between\ frames\ during\ transmission\ is\ 88Bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12841}12841\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_80Bit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00040000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Minimum\ IFG\ between\ frames\ during\ transmission\ is\ 80Bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12842}12842\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_72Bit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00060000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Minimum\ IFG\ between\ frames\ during\ transmission\ is\ 72Bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12843}12843\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_64Bit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00080000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Minimum\ IFG\ between\ frames\ during\ transmission\ is\ 64Bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12844}12844\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_56Bit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000A0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Minimum\ IFG\ between\ frames\ during\ transmission\ is\ 56Bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12845}12845\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_48Bit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000C0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Minimum\ IFG\ between\ frames\ during\ transmission\ is\ 48Bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12846}12846\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IFG\_40Bit\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x000E0000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Minimum\ IFG\ between\ frames\ during\ transmission\ is\ 40Bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12847}12847\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_CSD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18e8d3284ce4ec318027d9f3d8ca491}{12848}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_CSD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_CSD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12849}12849\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_CSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_CSD\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Carrier\ sense\ disable\ (during\ transmission)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12850}12850\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_FES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12851}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5dd4cb0742fd13187a8c200bb1f041}{12851}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_FES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_FES\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12852}12852\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_FES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_FES\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Fast\ ethernet\ speed\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12853}12853\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_ROD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217c59c6e0a4c0fa327e7f5b40a435b}{12854}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_ROD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_ROD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12855}12855\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_ROD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_ROD\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ own\ disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12856}12856\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_LM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12857}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a68cc960648c12120c8b374bdd8716}{12857}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_LM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_LM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12858}12858\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_LM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_LM\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ loopback\ mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12859}12859\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_DM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3d885827efdd8dff930201dfee8cb}{12860}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_DM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_DM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12861}12861\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_DM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_DM\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Duplex\ mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12862}12862\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IPCO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8366318e6b656e2f84664b29cf67d4f5}{12863}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IPCO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_IPCO\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12864}12864\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_IPCO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_IPCO\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ IP\ Checksum\ offload\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12865}12865\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_RD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35d6a69246d8b8e0df616af385338d8}{12866}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_RD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_RD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12867}12867\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_RD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_RD\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Retry\ disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12868}12868\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_APCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b76db821d5aacb94dd0ad98b9343b1}{12869}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_APCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_APCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12870}12870\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_APCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_APCS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Automatic\ Pad/CRC\ stripping\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12871}12871\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_BL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec3ac5f3f2541425180e8a899d3501f}{12872}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_BL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACCR\_BL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12873}12873\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_BL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_BL\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Back-\/off\ limit:\ random\ integer\ number\ (r)\ of\ slot\ time\ delays\ before\ rescheduling}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12874}12874\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ a\ transmission\ attempt\ during\ retries\ after\ a\ collision:\ 0\ =<\ r\ <2\string^k\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12875}12875\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_BL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ k\ =\ min\ (n,\ 10)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12876}12876\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_BL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000020U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ k\ =\ min\ (n,\ 8)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12877}12877\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_BL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000040U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ k\ =\ min\ (n,\ 4)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12878}12878\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_BL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000060U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ k\ =\ min\ (n,\ 1)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725e7bba118c5f2780295c555a3ba916}{12879}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_DC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12880}12880\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_DC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_DC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12881}12881\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_DC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_DC\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Defferal\ check\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcad0319763dc5cdb282dda26a50634}{12882}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_TE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12883}12883\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_TE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_TE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12884}12884\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_TE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_TE\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmitter\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074212b9bb2b4d5991e91277fdd6b18a}{12885}}\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_RE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12886}12886\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_RE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACCR\_RE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12887}12887\ \textcolor{preprocessor}{\#define\ ETH\_MACCR\_RE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACCR\_RE\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receiver\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12888}12888\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12889}12889\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Frame\ Filter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a98d8a880edf71d2b6fbf245adcbe4b}{12890}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_RA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12891}12891\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_RA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_RA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12892}12892\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_RA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_RA\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ all\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12893}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb1611ef661179353862262e5685c53}{12893}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_HPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12894}12894\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_HPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_HPF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12895}12895\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_HPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_HPF\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Hash\ or\ perfect\ filter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aad930295c276453e51c416902b52cc}{12896}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_SAF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12897}12897\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_SAF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_SAF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12898}12898\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_SAF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_SAF\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Source\ address\ filter\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa7482e8b8e0d949875ed2e94f3b5f7}{12899}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_SAIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12900}12900\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_SAIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_SAIF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12901}12901\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_SAIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_SAIF\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ SA\ inverse\ filtering\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066564941ff14e4ee4110870be454835}{12902}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12903}12903\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACFFR\_PCF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12904}12904\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_PCF\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pass\ control\ frames:\ 3\ cases\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5382075fb7e487b0c2a1a97f0c1d0276}{12905}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_BlockAll\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12906}12906\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_BlockAll\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_PCF\_BlockAll\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12907}12907\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_BlockAll\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_PCF\_BlockAll\_Msk\ }\textcolor{comment}{/*\ MAC\ filters\ all\ control\ frames\ from\ reaching\ the\ application\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600b088ad4e2326651b1b8d066a85a0c}{12908}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_ForwardAll\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12909}12909\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_ForwardAll\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_PCF\_ForwardAll\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12910}12910\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_ForwardAll\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_PCF\_ForwardAll\_Msk\ }\textcolor{comment}{/*\ MAC\ forwards\ all\ control\ frames\ to\ application\ even\ if\ they\ fail\ the\ Address\ Filter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6303d1d492b59bb26034343e3a4df}{12911}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter\_Pos\ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12912}12912\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter\_Msk\ \ \ \ (0x3UL\ <<\ ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12913}12913\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter\ \ \ \ \ \ \ \ ETH\_MACFFR\_PCF\_ForwardPassedAddrFilter\_Msk\ }\textcolor{comment}{/*\ MAC\ forwards\ control\ frames\ that\ pass\ the\ Address\ Filter.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4108d0862a690e04665be0fc04412d}{12914}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_BFD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12915}12915\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_BFD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_BFD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12916}12916\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_BFD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_BFD\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Broadcast\ frame\ disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b021e83c7e4ba113c17eca935e538}{12917}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PAM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12918}12918\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PAM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_PAM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12919}12919\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PAM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_PAM\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pass\ all\ mutlicast\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c15d55d7f391f42bd8751d76da28480}{12920}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_DAIF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12921}12921\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_DAIF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_DAIF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12922}12922\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_DAIF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_DAIF\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ DA\ Inverse\ filtering\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c33afcbb8d2ae59624915dc1bd2620}{12923}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_HM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12924}12924\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_HM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_HM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12925}12925\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_HM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_HM\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Hash\ multicast\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12926}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d738065b86ca7845927a39e9b06846a}{12926}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_HU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12927}12927\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_HU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_HU\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12928}12928\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_HU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_HU\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Hash\ unicast\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12929}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46fc57cc116b06aab750055588f841de}{12929}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12930}12930\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFFR\_PM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12931}12931\ \textcolor{preprocessor}{\#define\ ETH\_MACFFR\_PM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFFR\_PM\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Promiscuous\ mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12932}12932\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12933}12933\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Hash\ Table\ High\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18191f472ac5fce293cc159e03ecf323}{12934}}\ \textcolor{preprocessor}{\#define\ ETH\_MACHTHR\_HTH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12935}12935\ \textcolor{preprocessor}{\#define\ ETH\_MACHTHR\_HTH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MACHTHR\_HTH\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12936}12936\ \textcolor{preprocessor}{\#define\ ETH\_MACHTHR\_HTH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACHTHR\_HTH\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Hash\ table\ high\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12937}12937\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12938}12938\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Hash\ Table\ Low\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12939}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263c1c48202e6c9c8ce639ef13a8ed85}{12939}}\ \textcolor{preprocessor}{\#define\ ETH\_MACHTLR\_HTL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12940}12940\ \textcolor{preprocessor}{\#define\ ETH\_MACHTLR\_HTL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MACHTLR\_HTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12941}12941\ \textcolor{preprocessor}{\#define\ ETH\_MACHTLR\_HTL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACHTLR\_HTL\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Hash\ table\ low\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12942}12942\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12943}12943\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ MII\ Address\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12944}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036280a2fcae9747caca79a59f15dbc7}{12944}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_PA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12945}12945\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_PA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ETH\_MACMIIAR\_PA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12946}12946\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_PA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIAR\_PA\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Physical\ layer\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfed7f5d1d0cb6f84b6442a3afc24496}{12947}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_MR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12948}12948\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_MR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ETH\_MACMIIAR\_MR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12949}12949\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_MR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIAR\_MR\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ MII\ register\ in\ the\ selected\ PHY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7f3d710de7056d937f76f6f8329b83}{12950}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12951}12951\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ETH\_MACMIIAR\_CR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12952}12952\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIAR\_CR\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ CR\ clock\ range:\ 6\ cases\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12953}12953\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div42\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ HCLK:60-\/100\ MHz;\ MDC\ clock=\ HCLK/42\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04311c7087462f41231e89b064c61015}{12954}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div62\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12955}12955\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div62\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACMIIAR\_CR\_Div62\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12956}12956\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div62\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIAR\_CR\_Div62\_Msk\ }\textcolor{comment}{/*\ HCLK:100-\/150\ MHz;\ MDC\ clock=\ HCLK/62\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12957}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eab0313c19320fe59b933c3bd355b15}{12957}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div16\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12958}12958\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div16\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACMIIAR\_CR\_Div16\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12959}12959\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIAR\_CR\_Div16\_Msk\ }\textcolor{comment}{/*\ HCLK:20-\/35\ MHz;\ MDC\ clock=\ HCLK/16\ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42460a599738bc6fe1acfa835e61c1}{12960}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div26\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12961}12961\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div26\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACMIIAR\_CR\_Div26\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12962}12962\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIAR\_CR\_Div26\_Msk\ }\textcolor{comment}{/*\ HCLK:35-\/60\ MHz;\ MDC\ clock=\ HCLK/26\ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cbb5a10b42335d5355aab44552c33e}{12963}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div102\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12964}12964\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div102\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACMIIAR\_CR\_Div102\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12965}12965\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_CR\_Div102\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIAR\_CR\_Div102\_Msk\ }\textcolor{comment}{/*\ HCLK:150-\/168\ MHz;\ MDC\ clock=\ HCLK/102\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13e637f5ae98bda497300e3f65f859}{12966}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_MW\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12967}12967\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_MW\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACMIIAR\_MW\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12968}12968\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_MW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIAR\_MW\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ MII\ write\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0973869be6711854cdbd8922973cad1f}{12969}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_MB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12970}12970\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_MB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACMIIAR\_MB\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12971}12971\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIAR\_MB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIAR\_MB\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ MII\ busy\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12972}12972\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12973}12973\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ MII\ Data\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553476638dac48c385faf4fcfef738a5}{12974}}\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIDR\_MD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12975}12975\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIDR\_MD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ETH\_MACMIIDR\_MD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12976}12976\ \textcolor{preprocessor}{\#define\ ETH\_MACMIIDR\_MD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACMIIDR\_MD\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ MII\ data:\ read/write\ data\ from/to\ PHY\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12977}12977\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12978}12978\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Flow\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ccbe0fdabaaf7f572a77e70af27b949}{12979}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12980}12980\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ETH\_MACFCR\_PT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12981}12981\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_PT\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pause\ time\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e17d8c6daf50d922b16cff17da9eea6}{12982}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_ZQPD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12983}12983\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_ZQPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFCR\_ZQPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12984}12984\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_ZQPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_ZQPD\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Zero-\/quanta\ pause\ disable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd5b76da52c58fd104576b7d2ff7edb}{12985}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12986}12986\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACFCR\_PLT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12987}12987\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_PLT\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pause\ low\ threshold:\ 4\ cases\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12988}12988\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Pause\ time\ minus\ 4\ slot\ times\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43d3c34bc307b8592c4576e2e1f62a78}{12989}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus28\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12990}12990\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus28\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFCR\_PLT\_Minus28\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12991}12991\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_PLT\_Minus28\_Msk\ }\textcolor{comment}{/*\ Pause\ time\ minus\ 28\ slot\ times\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9574c5ecc97413442222dbfcda0b50c}{12992}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus144\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12993}12993\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus144\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFCR\_PLT\_Minus144\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12994}12994\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus144\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_PLT\_Minus144\_Msk\ }\textcolor{comment}{/*\ Pause\ time\ minus\ 144\ slot\ times\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74132d764aff9d748dcf05fb9b0216ec}{12995}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus256\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12996}12996\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus256\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACFCR\_PLT\_Minus256\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12997}12997\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_PLT\_Minus256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_PLT\_Minus256\_Msk\ }\textcolor{comment}{/*\ Pause\ time\ minus\ 256\ slot\ times\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f30740b5201a4a56e2b1a6db8fe48e}{12998}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_UPFD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l12999}12999\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_UPFD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFCR\_UPFD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13000}13000\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_UPFD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_UPFD\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Unicast\ pause\ frame\ detect\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c5ff49f74755a37c1311ddc075093}{13001}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_RFCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13002}13002\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_RFCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFCR\_RFCE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13003}13003\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_RFCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_RFCE\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ flow\ control\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5da2d9c9ac891b2d281bf28683ca8d}{13004}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_TFCE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13005}13005\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_TFCE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFCR\_TFCE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13006}13006\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_TFCE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_TFCE\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ flow\ control\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabceb72e4e65bfaa290be58922efdb336}{13007}}\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_FCBBPA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13008}13008\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_FCBBPA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACFCR\_FCBBPA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13009}13009\ \textcolor{preprocessor}{\#define\ ETH\_MACFCR\_FCBBPA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACFCR\_FCBBPA\_Msk\ \ \ \ }\textcolor{comment}{/*\ Flow\ control\ busy/backpressure\ activate\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13010}13010\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13011}13011\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ VLAN\ Tag\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a0075909956532506d7a507c059ea7}{13012}}\ \textcolor{preprocessor}{\#define\ ETH\_MACVLANTR\_VLANTC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13013}13013\ \textcolor{preprocessor}{\#define\ ETH\_MACVLANTR\_VLANTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACVLANTR\_VLANTC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13014}13014\ \textcolor{preprocessor}{\#define\ ETH\_MACVLANTR\_VLANTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACVLANTR\_VLANTC\_Msk\ }\textcolor{comment}{/*\ 12-\/bit\ VLAN\ tag\ comparison\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13015}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9e35eaf745fa9f80be9a7a722031a7}{13015}}\ \textcolor{preprocessor}{\#define\ ETH\_MACVLANTR\_VLANTI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13016}13016\ \textcolor{preprocessor}{\#define\ ETH\_MACVLANTR\_VLANTI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ETH\_MACVLANTR\_VLANTI\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13017}13017\ \textcolor{preprocessor}{\#define\ ETH\_MACVLANTR\_VLANTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACVLANTR\_VLANTI\_Msk\ }\textcolor{comment}{/*\ VLAN\ tag\ identifier\ (for\ receive\ frames)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13018}13018\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13019}13019\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Remote\ Wake-\/UpFrame\ Filter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54a741a972e56cb46f569b953895bc5}{13020}}\ \textcolor{preprocessor}{\#define\ ETH\_MACRWUFFR\_D\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13021}13021\ \textcolor{preprocessor}{\#define\ ETH\_MACRWUFFR\_D\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MACRWUFFR\_D\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13022}13022\ \textcolor{preprocessor}{\#define\ ETH\_MACRWUFFR\_D\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACRWUFFR\_D\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Wake-\/up\ frame\ filter\ register\ data\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13023}13023\ \textcolor{comment}{/*\ Eight\ sequential\ Writes\ to\ this\ address\ (offset\ 0x28)\ will\ write\ all\ Wake-\/UpFrame\ Filter\ Registers.}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13024}13024\ \textcolor{comment}{\ \ \ Eight\ sequential\ Reads\ from\ this\ address\ (offset\ 0x28)\ will\ read\ all\ Wake-\/UpFrame\ Filter\ Registers.\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13025}13025\ \textcolor{comment}{/*\ Wake-\/UpFrame\ Filter\ Reg0\ :\ Filter\ 0\ Byte\ Mask}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13026}13026\ \textcolor{comment}{\ \ \ Wake-\/UpFrame\ Filter\ Reg1\ :\ Filter\ 1\ Byte\ Mask}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13027}13027\ \textcolor{comment}{\ \ \ Wake-\/UpFrame\ Filter\ Reg2\ :\ Filter\ 2\ Byte\ Mask}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13028}13028\ \textcolor{comment}{\ \ \ Wake-\/UpFrame\ Filter\ Reg3\ :\ Filter\ 3\ Byte\ Mask}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13029}13029\ \textcolor{comment}{\ \ \ Wake-\/UpFrame\ Filter\ Reg4\ :\ RSVD\ -\/\ Filter3\ Command\ -\/\ RSVD\ -\/\ Filter2\ Command\ -\/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13030}13030\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RSVD\ -\/\ Filter1\ Command\ -\/\ RSVD\ -\/\ Filter0\ Command}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13031}13031\ \textcolor{comment}{\ \ \ Wake-\/UpFrame\ Filter\ Re5\ :\ Filter3\ Offset\ -\/\ Filter2\ Offset\ -\/\ Filter1\ Offset\ -\/\ Filter0\ Offset}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13032}13032\ \textcolor{comment}{\ \ \ Wake-\/UpFrame\ Filter\ Re6\ :\ Filter1\ CRC16\ -\/\ Filter0\ CRC16}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13033}13033\ \textcolor{comment}{\ \ \ Wake-\/UpFrame\ Filter\ Re7\ :\ Filter3\ CRC16\ -\/\ Filter2\ CRC16\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13034}13034\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13035}13035\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ PMT\ Control\ and\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fae91e3c9a395769622d32cff6427b3}{13036}}\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_WFFRPR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13037}13037\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_WFFRPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACPMTCSR\_WFFRPR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13038}13038\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_WFFRPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACPMTCSR\_WFFRPR\_Msk\ }\textcolor{comment}{/*\ Wake-\/Up\ Frame\ Filter\ Register\ Pointer\ Reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f845ccfd867098d3ec25775040a5c8f}{13039}}\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_GU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13040}13040\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_GU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACPMTCSR\_GU\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13041}13041\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_GU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACPMTCSR\_GU\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Global\ Unicast\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga832d4cc3d0951c965e6f515125842bc4}{13042}}\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_WFR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13043}13043\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_WFR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACPMTCSR\_WFR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13044}13044\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_WFR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACPMTCSR\_WFR\_Msk\ \ \ \ }\textcolor{comment}{/*\ Wake-\/Up\ Frame\ Received\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13045}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312b7c783a541e4dc026eef480398dd}{13045}}\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_MPR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13046}13046\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_MPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACPMTCSR\_MPR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13047}13047\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_MPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACPMTCSR\_MPR\_Msk\ \ \ \ }\textcolor{comment}{/*\ Magic\ Packet\ Received\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4898617eb625181689fb6fbeace04705}{13048}}\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_WFE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13049}13049\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_WFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACPMTCSR\_WFE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13050}13050\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_WFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACPMTCSR\_WFE\_Msk\ \ \ \ }\textcolor{comment}{/*\ Wake-\/Up\ Frame\ Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fdad55986e5e2b672ea1de7feb542c}{13051}}\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_MPE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13052}13052\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_MPE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACPMTCSR\_MPE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13053}13053\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_MPE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACPMTCSR\_MPE\_Msk\ \ \ \ }\textcolor{comment}{/*\ Magic\ Packet\ Enable\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa6826d4d3fd55295dadbc3c3c73873}{13054}}\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_PD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13055}13055\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_PD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACPMTCSR\_PD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13056}13056\ \textcolor{preprocessor}{\#define\ ETH\_MACPMTCSR\_PD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACPMTCSR\_PD\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Power\ Down\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13057}13057\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13058}13058\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ debug\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5af5bce543dc0df3a800a2db110bbdc}{13059}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13060}13060\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_TFF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13061}13061\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_TFF\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Tx\ FIFO\ full\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13062}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga176073c87c07e195f0b2ca7868b3cde5}{13062}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13063}13063\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_TFNE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13064}13064\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_TFNE\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Tx\ FIFO\ not\ empty\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4ce9eaa80ad0cf60a5921737520507}{13065}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFWA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13066}13066\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFWA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_TFWA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13067}13067\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFWA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_TFWA\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Tx\ FIFO\ write\ active\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97cc364a7442339bcbed0ffde5486ef0}{13068}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13069}13069\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACDBGR\_TFRS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13070}13070\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_TFRS\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Tx\ FIFO\ read\ status\ mask\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13071}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd97c33d20badcf4ec3cbafda38ddb3}{13071}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_WRITING\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13072}13072\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_WRITING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACDBGR\_TFRS\_WRITING\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13073}13073\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_WRITING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_TFRS\_WRITING\_Msk\ }\textcolor{comment}{/*\ Writing\ the\ received\ TxStatus\ or\ flushing\ the\ TxFIFO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga745c2d38c8863ffb583471feb51c5a91}{13074}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_WAITING\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13075}13075\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_WAITING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_TFRS\_WAITING\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13076}13076\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_WAITING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_TFRS\_WAITING\_Msk\ }\textcolor{comment}{/*\ Waiting\ for\ TxStatus\ from\ MAC\ transmitter\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21675a956d16a5aeac36b390b2bceb72}{13077}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_READ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13078}13078\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_READ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_TFRS\_READ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13079}13079\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_READ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_TFRS\_READ\_Msk\ }\textcolor{comment}{/*\ Read\ state\ (transferring\ data\ to\ the\ MAC\ transmitter)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13080}13080\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_TFRS\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Idle\ state\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680e2f1a81947b367c26cc628bc10259}{13081}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13082}13082\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_MTP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13083}13083\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_MTP\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ MAC\ transmitter\ in\ pause\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a88ee0e14eac0b53172fb50eb25d5}{13084}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13085}13085\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACDBGR\_MTFCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13086}13086\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_MTFCS\_Msk\ \ \ \ }\textcolor{comment}{/*\ MAC\ transmit\ frame\ controller\ status\ mask\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13087}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a9d6a729fb24273de7934fda3382a}{13087}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_TRANSFERRING\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13088}13088\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_TRANSFERRING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACDBGR\_MTFCS\_TRANSFERRING\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13089}13089\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_TRANSFERRING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_MTFCS\_TRANSFERRING\_Msk\ }\textcolor{comment}{/*\ Transferring\ input\ frame\ for\ transmission\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83c11088ad9488ad95df4164d87a6aa}{13090}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_GENERATINGPCF\_Pos\ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13091}13091\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_GENERATINGPCF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_MTFCS\_GENERATINGPCF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13092}13092\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_GENERATINGPCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_MTFCS\_GENERATINGPCF\_Msk\ }\textcolor{comment}{/*\ Generating\ and\ transmitting\ a\ Pause\ control\ frame\ (in\ full\ duplex\ mode)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c76dec4e7bed65b011abe14d172b63b}{13093}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_WAITING\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13094}13094\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_WAITING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_MTFCS\_WAITING\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13095}13095\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_WAITING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_MTFCS\_WAITING\_Msk\ }\textcolor{comment}{/*\ Waiting\ for\ Status\ of\ previous\ frame\ or\ IFG/backoff\ period\ to\ be\ over\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13096}13096\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MTFCS\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Idle\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacb0318306838dab51594d9c70f1317}{13097}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MMTEA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13098}13098\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MMTEA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_MMTEA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13099}13099\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MMTEA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_MMTEA\_Msk\ \ \ \ }\textcolor{comment}{/*\ MAC\ MII\ transmit\ engine\ active\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677c8cbf5dde19bafe80d61eeec6acdf}{13100}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13101}13101\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACDBGR\_RFFL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13102}13102\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_RFFL\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Rx\ FIFO\ fill\ level\ mask\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21ee74d35ebd3ab19866e990b939cf7}{13103}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_FULL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13104}13104\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_FULL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACDBGR\_RFFL\_FULL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13105}13105\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_FULL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_RFFL\_FULL\_Msk\ }\textcolor{comment}{/*\ RxFIFO\ full\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c2064f3b400195c7af25036b061a7a}{13106}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_ABOVEFCT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13107}13107\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_ABOVEFCT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_RFFL\_ABOVEFCT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13108}13108\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_ABOVEFCT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_RFFL\_ABOVEFCT\_Msk\ }\textcolor{comment}{/*\ RxFIFO\ fill-\/level\ above\ flow-\/control\ activate\ threshold\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19cdea0cde9945c403c6c06813c9bf62}{13109}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_BELOWFCT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13110}13110\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_BELOWFCT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_RFFL\_BELOWFCT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13111}13111\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_BELOWFCT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_RFFL\_BELOWFCT\_Msk\ }\textcolor{comment}{/*\ RxFIFO\ fill-\/level\ below\ flow-\/control\ de-\/activate\ threshold\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13112}13112\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFFL\_EMPTY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ RxFIFO\ empty\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13113}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bb3df9b84ce49d0cd478ad7c3c7853}{13113}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13114}13114\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACDBGR\_RFRCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13115}13115\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_RFRCS\_Msk\ \ \ \ }\textcolor{comment}{/*\ Rx\ FIFO\ read\ controller\ status\ mask\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dabbd91b31f2da515b27e58d3e4b382}{13116}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_FLUSHING\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13117}13117\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_FLUSHING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACDBGR\_RFRCS\_FLUSHING\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13118}13118\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_FLUSHING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_RFRCS\_FLUSHING\_Msk\ }\textcolor{comment}{/*\ Flushing\ the\ frame\ data\ and\ status\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2441dce4a78077110e952be1e34afef}{13119}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_STATUSREADING\_Pos\ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13120}13120\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_STATUSREADING\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_RFRCS\_STATUSREADING\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13121}13121\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_STATUSREADING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_RFRCS\_STATUSREADING\_Msk\ }\textcolor{comment}{/*\ Reading\ frame\ status\ (or\ time-\/stamp)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b84a8a7e5d71118ae3cec94160a1e95}{13122}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_DATAREADING\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13123}13123\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_DATAREADING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_RFRCS\_DATAREADING\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13124}13124\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_DATAREADING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_RFRCS\_DATAREADING\_Msk\ }\textcolor{comment}{/*\ Reading\ frame\ data\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13125}13125\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFRCS\_IDLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ IDLE\ state\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65529949f0603e73f75fa2a35890b5a3}{13126}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFWRA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13127}13127\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFWRA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_RFWRA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13128}13128\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_RFWRA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_RFWRA\_Msk\ \ \ \ }\textcolor{comment}{/*\ Rx\ FIFO\ write\ controller\ active\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13129}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fd76b8f90767f087ec1c667025c8c3}{13129}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MSFRWCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13130}13130\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MSFRWCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_MACDBGR\_MSFRWCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c641484d2e209feeb8767877a275ded}{13131}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MSFRWCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_MSFRWCS\_Msk\ \ }\textcolor{comment}{/*\ MAC\ small\ FIFO\ read\ /\ write\ controllers\ status\ \ mask\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb3798487f2a257d688ac435a608341}{13132}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MSFRWCS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ ETH\_MACDBGR\_MSFRWCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13133}13133\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MSFRWCS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_MSFRWCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e61368122a669649e18e073d92b9523}{13134}}\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MMRPEA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13135}13135\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MMRPEA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACDBGR\_MMRPEA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13136}13136\ \textcolor{preprocessor}{\#define\ ETH\_MACDBGR\_MMRPEA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACDBGR\_MMRPEA\_Msk\ \ \ }\textcolor{comment}{/*\ MAC\ MII\ receive\ protocol\ engine\ active\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13137}13137\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13138}13138\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a53b96de3d0f7dc394e745bafcc899}{13139}}\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_TSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13140}13140\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_TSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACSR\_TSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13141}13141\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_TSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACSR\_TSTS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ trigger\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13142}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce1cd290247069cb65dd4d96d0fb638}{13142}}\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_MMCTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13143}13143\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_MMCTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACSR\_MMCTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13144}13144\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_MMCTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACSR\_MMCTS\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ MMC\ transmit\ status\ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bed909940fa2ea61c81f38c0209262}{13145}}\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_MMMCRS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13146}13146\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_MMMCRS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACSR\_MMMCRS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13147}13147\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_MMMCRS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACSR\_MMMCRS\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ MMC\ receive\ status\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13148}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9a4734bc3540aa6d658c928a15634c}{13148}}\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_MMCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13149}13149\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_MMCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACSR\_MMCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13150}13150\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_MMCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACSR\_MMCS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ MMC\ status\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13151}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279ac5f84e4f33e20f11d5bdbcf21cc2}{13151}}\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_PMTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13152}13152\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_PMTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACSR\_PMTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13153}13153\ \textcolor{preprocessor}{\#define\ ETH\_MACSR\_PMTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACSR\_PMTS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ PMT\ status\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13154}13154\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13155}13155\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2092019773b2c66261249da4c9eced6b}{13156}}\ \textcolor{preprocessor}{\#define\ ETH\_MACIMR\_TSTIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13157}13157\ \textcolor{preprocessor}{\#define\ ETH\_MACIMR\_TSTIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACIMR\_TSTIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13158}13158\ \textcolor{preprocessor}{\#define\ ETH\_MACIMR\_TSTIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACIMR\_TSTIM\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ trigger\ interrupt\ mask\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de068ed7fd3905c55b6e2cca8324e25}{13159}}\ \textcolor{preprocessor}{\#define\ ETH\_MACIMR\_PMTIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13160}13160\ \textcolor{preprocessor}{\#define\ ETH\_MACIMR\_PMTIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACIMR\_PMTIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13161}13161\ \textcolor{preprocessor}{\#define\ ETH\_MACIMR\_PMTIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACIMR\_PMTIM\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ PMT\ interrupt\ mask\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13162}13162\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13163}13163\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Address0\ High\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867c6c9c8a1a2c5559f99673debe33a3}{13164}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA0HR\_MACA0H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13165}13165\ \textcolor{preprocessor}{\#define\ ETH\_MACA0HR\_MACA0H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ETH\_MACA0HR\_MACA0H\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13166}13166\ \textcolor{preprocessor}{\#define\ ETH\_MACA0HR\_MACA0H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA0HR\_MACA0H\_Msk\ \ \ }\textcolor{comment}{/*\ MAC\ address0\ high\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13167}13167\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13168}13168\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Address0\ Low\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13169}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994262dc8bd5b38a213503e3d2e6c398}{13169}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA0LR\_MACA0L\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13170}13170\ \textcolor{preprocessor}{\#define\ ETH\_MACA0LR\_MACA0L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MACA0LR\_MACA0L\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13171}13171\ \textcolor{preprocessor}{\#define\ ETH\_MACA0LR\_MACA0L\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA0LR\_MACA0L\_Msk\ \ \ }\textcolor{comment}{/*\ MAC\ address0\ low\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13172}13172\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13173}13173\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Address1\ High\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab67262fcf71a730f150aed61e3e173}{13174}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_AE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13175}13175\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_AE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACA1HR\_AE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13176}13176\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_AE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA1HR\_AE\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Address\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac076f91767de8a428972303da56427d5}{13177}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_SA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13178}13178\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_SA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACA1HR\_SA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13179}13179\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_SA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA1HR\_SA\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Source\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98e44dbd971404c80536dab4459e295}{13180}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MBC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13181}13181\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ ETH\_MACA1HR\_MBC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13182}13182\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA1HR\_MBC\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ byte\ control:\ bits\ to\ mask\ for\ comparison\ of\ the\ MAC\ Address\ bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13183}13183\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MBC\_HBits15\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x20000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ high\ reg\ bits\ [15:8]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13184}13184\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MBC\_HBits7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x10000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ high\ reg\ bits\ [7:0]\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13185}13185\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MBC\_LBits31\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x08000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [31:24]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13186}13186\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MBC\_LBits23\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x04000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [23:16]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13187}13187\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MBC\_LBits15\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x02000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [15:8]\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13188}13188\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MBC\_LBits7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [7:0]\ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859884136a9b5a2924fa61ecb29d28d7}{13189}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MACA1H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13190}13190\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MACA1H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ETH\_MACA1HR\_MACA1H\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13191}13191\ \textcolor{preprocessor}{\#define\ ETH\_MACA1HR\_MACA1H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA1HR\_MACA1H\_Msk\ \ \ }\textcolor{comment}{/*\ MAC\ address1\ high\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13192}13192\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13193}13193\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Address1\ Low\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13194}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93090bfada32ec17c3385ab72ec89ebb}{13194}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA1LR\_MACA1L\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13195}13195\ \textcolor{preprocessor}{\#define\ ETH\_MACA1LR\_MACA1L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MACA1LR\_MACA1L\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13196}13196\ \textcolor{preprocessor}{\#define\ ETH\_MACA1LR\_MACA1L\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA1LR\_MACA1L\_Msk\ \ \ }\textcolor{comment}{/*\ MAC\ address1\ low\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13197}13197\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13198}13198\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Address2\ High\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdb03f087e227851c3ad964da076672}{13199}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_AE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13200}13200\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_AE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACA2HR\_AE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13201}13201\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_AE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA2HR\_AE\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Address\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dbf6a5ba0db18a839b799b9ae951a}{13202}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_SA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13203}13203\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_SA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACA2HR\_SA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13204}13204\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_SA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA2HR\_SA\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Source\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90f57ac02ce2cf7223f3b0bfd0e7891}{13205}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MBC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13206}13206\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ ETH\_MACA2HR\_MBC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13207}13207\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA2HR\_MBC\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ byte\ control\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13208}13208\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MBC\_HBits15\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x20000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ high\ reg\ bits\ [15:8]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13209}13209\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MBC\_HBits7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x10000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ high\ reg\ bits\ [7:0]\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13210}13210\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MBC\_LBits31\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x08000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [31:24]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13211}13211\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MBC\_LBits23\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x04000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [23:16]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13212}13212\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MBC\_LBits15\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x02000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [15:8]\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13213}13213\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MBC\_LBits7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [70]\ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a378228b4b6bd086aa8931bb2b81326}{13214}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MACA2H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13215}13215\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MACA2H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ETH\_MACA2HR\_MACA2H\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13216}13216\ \textcolor{preprocessor}{\#define\ ETH\_MACA2HR\_MACA2H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA2HR\_MACA2H\_Msk\ \ \ }\textcolor{comment}{/*\ MAC\ address1\ high\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13217}13217\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13218}13218\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Address2\ Low\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41296fc9e2a6a59d5f7c16e94bc17736}{13219}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA2LR\_MACA2L\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13220}13220\ \textcolor{preprocessor}{\#define\ ETH\_MACA2LR\_MACA2L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MACA2LR\_MACA2L\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13221}13221\ \textcolor{preprocessor}{\#define\ ETH\_MACA2LR\_MACA2L\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA2LR\_MACA2L\_Msk\ \ \ }\textcolor{comment}{/*\ MAC\ address2\ low\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13222}13222\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13223}13223\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Address3\ High\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13224}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c36200e79d56aba3c56dc24c475406a}{13224}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_AE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13225}13225\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_AE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACA3HR\_AE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13226}13226\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_AE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA3HR\_AE\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Address\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13227}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3ed7c73e177513e879d96e42f8fd5b}{13227}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_SA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13228}13228\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_SA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MACA3HR\_SA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13229}13229\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_SA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA3HR\_SA\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Source\ address\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13230}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9fa25a21daaf9673e50a75db9f4193}{13230}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MBC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13231}13231\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MBC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ ETH\_MACA3HR\_MBC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13232}13232\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MBC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA3HR\_MBC\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ byte\ control\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13233}13233\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MBC\_HBits15\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x20000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ high\ reg\ bits\ [15:8]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13234}13234\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MBC\_HBits7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x10000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ high\ reg\ bits\ [7:0]\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13235}13235\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MBC\_LBits31\_24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x08000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [31:24]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13236}13236\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MBC\_LBits23\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x04000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [23:16]\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13237}13237\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MBC\_LBits15\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x02000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [15:8]\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13238}13238\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MBC\_LBits7\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mask\ MAC\ Address\ low\ reg\ bits\ [70]\ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13239}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4c3dd7eb1ea655eb87161f5268de85}{13239}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MACA3H\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13240}13240\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MACA3H\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ETH\_MACA3HR\_MACA3H\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13241}13241\ \textcolor{preprocessor}{\#define\ ETH\_MACA3HR\_MACA3H\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA3HR\_MACA3H\_Msk\ \ \ }\textcolor{comment}{/*\ MAC\ address3\ high\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13242}13242\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13243}13243\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MAC\ Address3\ Low\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2b7497b892a22692e464256513c9e4}{13244}}\ \textcolor{preprocessor}{\#define\ ETH\_MACA3LR\_MACA3L\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13245}13245\ \textcolor{preprocessor}{\#define\ ETH\_MACA3LR\_MACA3L\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MACA3LR\_MACA3L\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13246}13246\ \textcolor{preprocessor}{\#define\ ETH\_MACA3LR\_MACA3L\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MACA3LR\_MACA3L\_Msk\ \ \ }\textcolor{comment}{/*\ MAC\ address3\ low\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13247}13247\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13248}13248\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13249}13249\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Ethernet\ MMC\ Registers\ bits\ definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13250}13250\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13251}13251\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13252}13252\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed0579e3320b27f2fbc0c55159d7552}{13253}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_MCFHP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13254}13254\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_MCFHP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCCR\_MCFHP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13255}13255\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_MCFHP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCCR\_MCFHP\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ MMC\ counter\ Full-\/Half\ preset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04f6b5deb3a53b8b506162772765171}{13256}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_MCP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13257}13257\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_MCP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCCR\_MCP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13258}13258\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_MCP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCCR\_MCP\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ MMC\ counter\ preset\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e4246e3804f51c0f04a91e42ee6f6b1}{13259}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_MCF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13260}13260\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_MCF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCCR\_MCF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13261}13261\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_MCF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCCR\_MCF\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ MMC\ Counter\ Freeze\ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb19c7101d5986ae5582acf37c2fa730}{13262}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_ROR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13263}13263\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_ROR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCCR\_ROR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13264}13264\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_ROR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCCR\_ROR\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Reset\ on\ Read\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13265}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f27d8db71e31940104b534eb8e10ca5}{13265}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_CSR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13266}13266\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_CSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCCR\_CSR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13267}13267\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_CSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCCR\_CSR\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Counter\ Stop\ Rollover\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13268}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36dc300b94cd6c761f4fb2105c306203}{13268}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_CR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13269}13269\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_CR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCCR\_CR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13270}13270\ \textcolor{preprocessor}{\#define\ ETH\_MMCCR\_CR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCCR\_CR\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Counters\ Reset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13271}13271\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13272}13272\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Receive\ Interrupt\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dc1a19f41c18602c71bd10a99d70b8}{13273}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\_RGUFS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13274}13274\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\_RGUFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCRIR\_RGUFS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13275}13275\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\_RGUFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCRIR\_RGUFS\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Set\ when\ Rx\ good\ unicast\ frames\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9456fe951f40d50ade33d8a0221d1a6c}{13276}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\_RFAES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13277}13277\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\_RFAES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCRIR\_RFAES\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13278}13278\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\_RFAES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCRIR\_RFAES\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Set\ when\ Rx\ alignment\ error\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707393c1886b72fdfed379967212a36c}{13279}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\_RFCES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13280}13280\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\_RFCES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCRIR\_RFCES\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13281}13281\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIR\_RFCES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCRIR\_RFCES\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Set\ when\ Rx\ crc\ error\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13282}13282\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13283}13283\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Transmit\ Interrupt\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5361ed811dd1673f55cc0ca20096022a}{13284}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\_TGFS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13285}13285\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\_TGFS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCTIR\_TGFS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13286}13286\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\_TGFS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCTIR\_TGFS\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Set\ when\ Tx\ good\ frame\ count\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5834302f75346a6ce686d331b66cf2}{13287}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\_TGFMSCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13288}13288\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\_TGFMSCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCTIR\_TGFMSCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13289}13289\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\_TGFMSCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCTIR\_TGFMSCS\_Msk\ \ \ }\textcolor{comment}{/*\ Set\ when\ Tx\ good\ multi\ col\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0fa21e33672cbf0d9e4404aa236663}{13290}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\_TGFSCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13291}13291\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\_TGFSCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCTIR\_TGFSCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13292}13292\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIR\_TGFSCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCTIR\_TGFSCS\_Msk\ \ \ \ }\textcolor{comment}{/*\ Set\ when\ Tx\ good\ single\ col\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13293}13293\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13294}13294\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Receive\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13295}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga470c1e9e33a19b7da3110acd5e0d9254}{13295}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\_RGUFM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13296}13296\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\_RGUFM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCRIMR\_RGUFM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13297}13297\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\_RGUFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCRIMR\_RGUFM\_Msk\ \ \ \ }\textcolor{comment}{/*\ Mask\ the\ interrupt\ when\ Rx\ good\ unicast\ frames\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13298}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a6a3b036b82adac210651815b69cb0}{13298}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\_RFAEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13299}13299\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\_RFAEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCRIMR\_RFAEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13300}13300\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\_RFAEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCRIMR\_RFAEM\_Msk\ \ \ \ }\textcolor{comment}{/*\ Mask\ the\ interrupt\ when\ when\ Rx\ alignment\ error\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13301}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a2ad8a6b0429d309799de95538e83f}{13301}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\_RFCEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13302}13302\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\_RFCEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCRIMR\_RFCEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13303}13303\ \textcolor{preprocessor}{\#define\ ETH\_MMCRIMR\_RFCEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCRIMR\_RFCEM\_Msk\ \ \ \ }\textcolor{comment}{/*\ Mask\ the\ interrupt\ when\ Rx\ crc\ error\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13304}13304\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13305}13305\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Transmit\ Interrupt\ Mask\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ecd1dd64ba1588e1d83d9896f9e1f0}{13306}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\_TGFM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13307}13307\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\_TGFM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCTIMR\_TGFM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13308}13308\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\_TGFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCTIMR\_TGFM\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Mask\ the\ interrupt\ when\ Tx\ good\ frame\ count\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba449564725083891a9fc504321614cf}{13309}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\_TGFMSCM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13310}13310\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\_TGFMSCM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCTIMR\_TGFMSCM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13311}13311\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\_TGFMSCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCTIMR\_TGFMSCM\_Msk\ \ }\textcolor{comment}{/*\ Mask\ the\ interrupt\ when\ Tx\ good\ multi\ col\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec67763632bc2229fca4167c7db268ce}{13312}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\_TGFSCM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13313}13313\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\_TGFSCM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_MMCTIMR\_TGFSCM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13314}13314\ \textcolor{preprocessor}{\#define\ ETH\_MMCTIMR\_TGFSCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCTIMR\_TGFSCM\_Msk\ \ \ }\textcolor{comment}{/*\ Mask\ the\ interrupt\ when\ Tx\ good\ single\ col\ counter\ reaches\ half\ the\ maximum\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13315}13315\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13316}13316\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Transmitted\ Good\ Frames\ after\ Single\ Collision\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88648ccd808f151b1fc5c72083e4583}{13317}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFSCCR\_TGFSCC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13318}13318\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFSCCR\_TGFSCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MMCTGFSCCR\_TGFSCC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13319}13319\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFSCCR\_TGFSCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCTGFSCCR\_TGFSCC\_Msk\ }\textcolor{comment}{/*\ Number\ of\ successfully\ transmitted\ frames\ after\ a\ single\ collision\ in\ Half-\/duplex\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13320}13320\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13321}13321\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Transmitted\ Good\ Frames\ after\ More\ than\ a\ Single\ Collision\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13322}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedefca665609c9e6646ee60e8e91a0f9}{13322}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFMSCCR\_TGFMSCC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13323}13323\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFMSCCR\_TGFMSCC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MMCTGFMSCCR\_TGFMSCC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13324}13324\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFMSCCR\_TGFMSCC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCTGFMSCCR\_TGFMSCC\_Msk\ }\textcolor{comment}{/*\ Number\ of\ successfully\ transmitted\ frames\ after\ more\ than\ a\ single\ collision\ in\ Half-\/duplex\ mode.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13325}13325\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13326}13326\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Transmitted\ Good\ Frames\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdcd7783b8ea9e2c46c8b7d89a39a47}{13327}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFCR\_TGFC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13328}13328\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFCR\_TGFC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MMCTGFCR\_TGFC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13329}13329\ \textcolor{preprocessor}{\#define\ ETH\_MMCTGFCR\_TGFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCTGFCR\_TGFC\_Msk\ \ \ \ }\textcolor{comment}{/*\ Number\ of\ good\ frames\ transmitted.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13330}13330\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13331}13331\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Received\ Frames\ with\ CRC\ Error\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc0fdeab6719a464423e984ee5d3f96}{13332}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCRFCECR\_RFCEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13333}13333\ \textcolor{preprocessor}{\#define\ ETH\_MMCRFCECR\_RFCEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MMCRFCECR\_RFCEC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13334}13334\ \textcolor{preprocessor}{\#define\ ETH\_MMCRFCECR\_RFCEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCRFCECR\_RFCEC\_Msk\ \ }\textcolor{comment}{/*\ Number\ of\ frames\ received\ with\ CRC\ error.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13335}13335\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13336}13336\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Received\ Frames\ with\ Alignment\ Error\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13337}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b5da27b7870336e6dc92e75fbaf7bc}{13337}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCRFAECR\_RFAEC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13338}13338\ \textcolor{preprocessor}{\#define\ ETH\_MMCRFAECR\_RFAEC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MMCRFAECR\_RFAEC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13339}13339\ \textcolor{preprocessor}{\#define\ ETH\_MMCRFAECR\_RFAEC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCRFAECR\_RFAEC\_Msk\ \ }\textcolor{comment}{/*\ Number\ of\ frames\ received\ with\ alignment\ (dribble)\ error\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13340}13340\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13341}13341\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ MMC\ Received\ Good\ Unicast\ Frames\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3587339b8bbd30eeff94ee495a7fdbe5}{13342}}\ \textcolor{preprocessor}{\#define\ ETH\_MMCRGUFCR\_RGUFC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13343}13343\ \textcolor{preprocessor}{\#define\ ETH\_MMCRGUFCR\_RGUFC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_MMCRGUFCR\_RGUFC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13344}13344\ \textcolor{preprocessor}{\#define\ ETH\_MMCRGUFCR\_RGUFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_MMCRGUFCR\_RGUFC\_Msk\ \ }\textcolor{comment}{/*\ Number\ of\ good\ unicast\ frames\ received.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13345}13345\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13346}13346\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13347}13347\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Ethernet\ PTP\ Registers\ bits\ definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13348}13348\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13349}13349\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13350}13350\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Time\ Stamp\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13351}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ddca2b8b3a89a0e844b12b45c0a7a1}{13351}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSPFFMAE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13352}13352\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSPFFMAE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSPFFMAE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13353}13353\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSPFFMAE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSPFFMAE\_Msk\ \ }\textcolor{comment}{/*\ Time\ stamp\ PTP\ frame\ filtering\ MAC\ address\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6eb6cba0cbd040d7d39085c0056a7fc}{13354}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13355}13355\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_PTPTSCR\_TSCNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13356}13356\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSCNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSCNT\_Msk\ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ clock\ node\ type\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13357}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5dd63a69ace6876b589be79c520bc}{13357}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSMRME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13358}13358\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSMRME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSSMRME\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13359}13359\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSMRME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSSMRME\_Msk\ \ }\textcolor{comment}{/*\ Time\ stamp\ snapshot\ for\ message\ relevant\ to\ master\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299e7a85e91581bee8f41d8badd1210}{13360}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSEME\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13361}13361\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSEME\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSSEME\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13362}13362\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSEME\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSSEME\_Msk\ \ \ }\textcolor{comment}{/*\ Time\ stamp\ snapshot\ for\ event\ message\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7584fce8033ccf0a76c1d0571b1a42f7}{13363}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSIPV4FE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13364}13364\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSIPV4FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSSIPV4FE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13365}13365\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSIPV4FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSSIPV4FE\_Msk\ }\textcolor{comment}{/*\ Time\ stamp\ snapshot\ for\ IPv4\ frames\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1e31f374562426154d02d8e694d0cd}{13366}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSIPV6FE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13367}13367\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSIPV6FE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSSIPV6FE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13368}13368\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSIPV6FE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSSIPV6FE\_Msk\ }\textcolor{comment}{/*\ Time\ stamp\ snapshot\ for\ IPv6\ frames\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b84221fe479a965fcc665a05e0d2190}{13369}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSPTPOEFE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13370}13370\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSPTPOEFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSSPTPOEFE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13371}13371\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSPTPOEFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSSPTPOEFE\_Msk\ }\textcolor{comment}{/*\ Time\ stamp\ snapshot\ for\ PTP\ over\ ethernet\ frames\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13372}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc463e7a55bfd585e2f87095164ed42}{13372}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSPTPPSV2E\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13373}13373\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSPTPPSV2E\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSPTPPSV2E\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13374}13374\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSPTPPSV2E\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSPTPPSV2E\_Msk\ }\textcolor{comment}{/*\ Time\ stamp\ PTP\ packet\ snooping\ for\ version2\ format\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13375}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0770634e7a6a880384072a2974859d6e}{13375}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSSR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13376}13376\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSSR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSSSR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13377}13377\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSSR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSSSR\_Msk\ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ Sub-\/seconds\ rollover\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13378}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e14c1d9f9e1b4882f0c4380f18a4a8}{13378}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSARFE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13379}13379\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSARFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSSARFE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13380}13380\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSARFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSSARFE\_Msk\ \ }\textcolor{comment}{/*\ Time\ stamp\ snapshot\ for\ all\ received\ frames\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13381}13381\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38f60d94f4dd3d08f4ef813911adf79}{13382}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSARU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13383}13383\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSARU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSARU\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13384}13384\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSARU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSARU\_Msk\ \ \ \ }\textcolor{comment}{/*\ Addend\ register\ update\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13385}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3731fcd0a402ff13734764182b29c99a}{13385}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSITE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13386}13386\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSITE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSITE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13387}13387\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSITE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSITE\_Msk\ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ interrupt\ trigger\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13388}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8573e45d80d88e5c90149584b3692421}{13388}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSTU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13389}13389\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSTU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSSTU\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13390}13390\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSTU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSSTU\_Msk\ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ update\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c53dbf12851d2e912b3748de382452}{13391}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSTI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13392}13392\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSTI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSSTI\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13393}13393\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSSTI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSSTI\_Msk\ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ initialize\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d78884eed541cedaf8b46b6914899d}{13394}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSFCU\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13395}13395\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSFCU\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSFCU\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13396}13396\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSFCU\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSFCU\_Msk\ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ fine\ or\ coarse\ update\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa354e48ec338c1aeb40ec642b98b49e5}{13397}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13398}13398\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSCR\_TSE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13399}13399\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSCR\_TSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSCR\_TSE\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13400}13400\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13401}13401\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Sub-\/Second\ Increment\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13402}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fef6f1da60d4682780fd1ef4cf3435f}{13402}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPSSIR\_STSSI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13403}13403\ \textcolor{preprocessor}{\#define\ ETH\_PTPSSIR\_STSSI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ ETH\_PTPSSIR\_STSSI\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13404}13404\ \textcolor{preprocessor}{\#define\ ETH\_PTPSSIR\_STSSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPSSIR\_STSSI\_Msk\ \ \ \ }\textcolor{comment}{/*\ System\ time\ Sub-\/second\ increment\ value\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13405}13405\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13406}13406\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Time\ Stamp\ High\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13407}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54fba4639ea8278ac2679ecf5693f11}{13407}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSHR\_STS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13408}13408\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSHR\_STS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_PTPTSHR\_STS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13409}13409\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSHR\_STS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSHR\_STS\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ System\ Time\ second\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13410}13410\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13411}13411\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Time\ Stamp\ Low\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13412}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b0d4d7480472e548d2745b71c73884}{13412}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLR\_STPNS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13413}13413\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLR\_STPNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSLR\_STPNS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13414}13414\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLR\_STPNS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSLR\_STPNS\_Msk\ \ \ \ }\textcolor{comment}{/*\ System\ Time\ Positive\ or\ negative\ time\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6ac5920c1f09cda85a6efe885d159}{13415}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLR\_STSS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13416}13416\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLR\_STSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFFFFUL\ <<\ ETH\_PTPTSLR\_STSS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13417}13417\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLR\_STSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSLR\_STSS\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ System\ Time\ sub-\/seconds\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13418}13418\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13419}13419\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Time\ Stamp\ High\ Update\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1af8c724a3bb0fbbc8d796581df651}{13420}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSHUR\_TSUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13421}13421\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSHUR\_TSUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_PTPTSHUR\_TSUS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13422}13422\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSHUR\_TSUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSHUR\_TSUS\_Msk\ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ update\ seconds\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13423}13423\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13424}13424\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Time\ Stamp\ Low\ Update\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13425}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79eba1ff6e2e10261b485928bdaf9826}{13425}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLUR\_TSUPNS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13426}13426\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLUR\_TSUPNS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSLUR\_TSUPNS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13427}13427\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLUR\_TSUPNS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSLUR\_TSUPNS\_Msk\ \ }\textcolor{comment}{/*\ Time\ stamp\ update\ Positive\ or\ negative\ time\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40c328002f73284b6216df8d8390a040}{13428}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLUR\_TSUSS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13429}13429\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLUR\_TSUSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFFFFUL\ <<\ ETH\_PTPTSLUR\_TSUSS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13430}13430\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSLUR\_TSUSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSLUR\_TSUSS\_Msk\ \ \ }\textcolor{comment}{/*\ Time\ stamp\ update\ sub-\/seconds\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13431}13431\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13432}13432\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Time\ Stamp\ Addend\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f67b7a220cf80fec5ea4c9cd642fef3}{13433}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSAR\_TSA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13434}13434\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSAR\_TSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_PTPTSAR\_TSA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13435}13435\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSAR\_TSA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSAR\_TSA\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ addend\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13436}13436\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13437}13437\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Target\ Time\ High\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aac932c3b5b9dc4cffb160f27431af}{13438}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTTHR\_TTSH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13439}13439\ \textcolor{preprocessor}{\#define\ ETH\_PTPTTHR\_TTSH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_PTPTTHR\_TTSH\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13440}13440\ \textcolor{preprocessor}{\#define\ ETH\_PTPTTHR\_TTSH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTTHR\_TTSH\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Target\ time\ stamp\ high\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13441}13441\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13442}13442\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Target\ Time\ Low\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13443}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7606deb781bd37b7ee59b6adcf9bc58f}{13443}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTTLR\_TTSL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13444}13444\ \textcolor{preprocessor}{\#define\ ETH\_PTPTTLR\_TTSL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_PTPTTLR\_TTSL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13445}13445\ \textcolor{preprocessor}{\#define\ ETH\_PTPTTLR\_TTSL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTTLR\_TTSL\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Target\ time\ stamp\ low\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13446}13446\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13447}13447\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ PTP\ Time\ Stamp\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6231f5b648b131af03c3eac1c3a01182}{13448}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSSR\_TSTTR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13449}13449\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSSR\_TSTTR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSSR\_TSTTR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13450}13450\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSSR\_TSTTR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSSR\_TSTTR\_Msk\ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ target\ time\ reached\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b3f40f55f1ec42e054e2bc13af891}{13451}}\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSSR\_TSSO\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13452}13452\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSSR\_TSSO\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_PTPTSSR\_TSSO\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13453}13453\ \textcolor{preprocessor}{\#define\ ETH\_PTPTSSR\_TSSO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_PTPTSSR\_TSSO\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Time\ stamp\ seconds\ overflow\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13454}13454\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13455}13455\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13456}13456\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Ethernet\ DMA\ Registers\ bits\ definition\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13457}13457\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13458}13458\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13459}13459\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Bus\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13460}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccc7781fcfe97b198cd1dc91959e0e9}{13460}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_MB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13461}13461\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_MB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMABMR\_MB\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13462}13462\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_MB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_MB\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Mixed\ Burst\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f5eca1e6932299715114700f0015d2e}{13463}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_AAB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13464}13464\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_AAB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMABMR\_AAB\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13465}13465\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_AAB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_AAB\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Address-\/Aligned\ beats\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdb196d2e2aba0246e12581b915f783}{13466}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_FPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13467}13467\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_FPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMABMR\_FPM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13468}13468\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_FPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_FPM\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ 4xPBL\ mode\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f99d342b5c91127b4ab8a4b34ab19f8}{13469}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_USP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13470}13470\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_USP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMABMR\_USP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13471}13471\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_USP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_USP\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ separate\ PBL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13472}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45be619f0c8fa338658381e077b36fbb}{13472}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13473}13473\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ ETH\_DMABMR\_RDP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13474}13474\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_RDP\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ RxDMA\ PBL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13475}13475\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_1Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00020000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13476}13476\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_2Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00040000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13477}13477\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_4Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00080000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13478}13478\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_8Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00100000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13479}13479\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_16Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00200000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13480}13480\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_32Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00400000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 32\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13481}13481\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_4xPBL\_4Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01020000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13482}13482\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_4xPBL\_8Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01040000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13483}13483\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_4xPBL\_16Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01080000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13484}13484\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_4xPBL\_32Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01100000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 32\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13485}13485\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_4xPBL\_64Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01200000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 64\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13486}13486\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RDP\_4xPBL\_128Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01400000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ RxDMA\ transaction\ is\ 128\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062f6878427a5d9cbb00432cc046ca7d}{13487}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_FB\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13488}13488\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_FB\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMABMR\_FB\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13489}13489\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_FB\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_FB\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Fixed\ Burst\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13490}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84d16b246ae40bcd90ef3a5a000bc59}{13490}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RTPR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13491}13491\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RTPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_DMABMR\_RTPR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13492}13492\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RTPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_RTPR\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Rx\ Tx\ priority\ ratio\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13493}13493\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RTPR\_1\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Rx\ Tx\ priority\ ratio\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13494}13494\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RTPR\_2\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00004000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Rx\ Tx\ priority\ ratio\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13495}13495\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RTPR\_3\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00008000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Rx\ Tx\ priority\ ratio\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13496}13496\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_RTPR\_4\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000C000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Rx\ Tx\ priority\ ratio\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640bcbad2f68125c7593018245c80db6}{13497}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13498}13498\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FUL\ <<\ ETH\_DMABMR\_PBL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13499}13499\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_PBL\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Programmable\ burst\ length\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13500}13500\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_1Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13501}13501\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_2Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13502}13502\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_4Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13503}13503\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_8Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13504}13504\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_16Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00001000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13505}13505\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_32Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00002000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 32\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13506}13506\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_4xPBL\_4Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000100U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13507}13507\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_4xPBL\_8Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000200U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 8\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13508}13508\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_4xPBL\_16Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000400U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 16\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13509}13509\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_4xPBL\_32Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01000800U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 32\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13510}13510\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_4xPBL\_64Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01001000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 64\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13511}13511\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_PBL\_4xPBL\_128Beat\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x01002000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ maximum\ number\ of\ beats\ to\ be\ transferred\ in\ one\ TxDMA\ (or\ both)\ transaction\ is\ 128\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18544872c7f55ac2011ff1fe2ab6d353}{13512}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_EDE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13513}13513\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_EDE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMABMR\_EDE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13514}13514\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_EDE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_EDE\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enhanced\ Descriptor\ Enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0974106bccb288a14a4f5b055f2a88}{13515}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_DSL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13516}13516\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_DSL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ ETH\_DMABMR\_DSL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13517}13517\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_DSL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_DSL\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Descriptor\ Skip\ Length\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13518}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd68646897581a06cbee2dacbdd0c14}{13518}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_DA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13519}13519\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_DA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMABMR\_DA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13520}13520\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_DA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_DA\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ DMA\ arbitration\ scheme\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13521}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0350e3541f1c466e6544db265e36a4}{13521}}\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_SR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13522}13522\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_SR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMABMR\_SR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13523}13523\ \textcolor{preprocessor}{\#define\ ETH\_DMABMR\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMABMR\_SR\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Software\ reset\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13524}13524\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13525}13525\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Transmit\ Poll\ Demand\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13526}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04187d48766f865c479d26d2c6225fa9}{13526}}\ \textcolor{preprocessor}{\#define\ ETH\_DMATPDR\_TPD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13527}13527\ \textcolor{preprocessor}{\#define\ ETH\_DMATPDR\_TPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_DMATPDR\_TPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13528}13528\ \textcolor{preprocessor}{\#define\ ETH\_DMATPDR\_TPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMATPDR\_TPD\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ poll\ demand\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13529}13529\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13530}13530\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Receive\ Poll\ Demand\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d192c68de928fdbb181eb063145446}{13531}}\ \textcolor{preprocessor}{\#define\ ETH\_DMARPDR\_RPD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13532}13532\ \textcolor{preprocessor}{\#define\ ETH\_DMARPDR\_RPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_DMARPDR\_RPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13533}13533\ \textcolor{preprocessor}{\#define\ ETH\_DMARPDR\_RPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMARPDR\_RPD\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ poll\ demand\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13534}13534\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13535}13535\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Receive\ Descriptor\ List\ Address\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cc8aee0138d0f2bfaf2c684376949f}{13536}}\ \textcolor{preprocessor}{\#define\ ETH\_DMARDLAR\_SRL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13537}13537\ \textcolor{preprocessor}{\#define\ ETH\_DMARDLAR\_SRL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_DMARDLAR\_SRL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13538}13538\ \textcolor{preprocessor}{\#define\ ETH\_DMARDLAR\_SRL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMARDLAR\_SRL\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Start\ of\ receive\ list\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13539}13539\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13540}13540\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Transmit\ Descriptor\ List\ Address\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13541}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001a009e3ed3f0fa5c8b8d99839d4f16}{13541}}\ \textcolor{preprocessor}{\#define\ ETH\_DMATDLAR\_STL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13542}13542\ \textcolor{preprocessor}{\#define\ ETH\_DMATDLAR\_STL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_DMATDLAR\_STL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13543}13543\ \textcolor{preprocessor}{\#define\ ETH\_DMATDLAR\_STL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMATDLAR\_STL\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Start\ of\ transmit\ list\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13544}13544\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13545}13545\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Status\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e40eb362f28f7ea04d874e73e70072}{13546}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13547}13547\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_TSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13548}13548\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TSTS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Time-\/stamp\ trigger\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bdb1d530baa75204516d6c8045f1dc}{13549}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_PMTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13550}13550\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_PMTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_PMTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13551}13551\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_PMTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_PMTS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ PMT\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13552}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5366f0a075f3c6821b4bade162bfc151}{13552}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_MMCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13553}13553\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_MMCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_MMCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13554}13554\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_MMCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_MMCS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ MMC\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13555}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf72d998538d5fcb41440f203e916edc}{13555}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13556}13556\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ETH\_DMASR\_EBS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13557}13557\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_EBS\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Error\ bits\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13558}13558\ \textcolor{comment}{/*\ combination\ with\ EBS[2:0]\ for\ GetFlagStatus\ function\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d01e1b20f21d635fd0e195148b12609}{13559}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_DescAccess\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13560}13560\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_DescAccess\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_EBS\_DescAccess\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13561}13561\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_DescAccess\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_EBS\_DescAccess\_Msk\ }\textcolor{comment}{/*\ Error\ bits\ 0-\/data\ buffer,\ 1-\/desc.\ access\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba2f75d57b076dd6fd741eb85569ea0}{13562}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_ReadTransf\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13563}13563\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_ReadTransf\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_EBS\_ReadTransf\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13564}13564\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_ReadTransf\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_EBS\_ReadTransf\_Msk\ }\textcolor{comment}{/*\ Error\ bits\ 0-\/write\ trnsf,\ 1-\/read\ transfr\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5f3f939bfb190ddd5837ecb203a7db}{13565}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_DataTransfTx\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13566}13566\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_DataTransfTx\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_EBS\_DataTransfTx\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13567}13567\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_EBS\_DataTransfTx\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_EBS\_DataTransfTx\_Msk\ }\textcolor{comment}{/*\ Error\ bits\ 0-\/Rx\ DMA,\ 1-\/Tx\ DMA\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706f64bbf5b12368955bc3d0fdba6a39}{13568}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13569}13569\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ETH\_DMASR\_TPS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13570}13570\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TPS\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ process\ state\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13571}13571\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Stopped\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Stopped\ -\/\ Reset\ or\ Stop\ Tx\ Command\ issued\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cc65263215ebdbae36ff6f983e5611}{13572}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Fetching\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13573}13573\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Fetching\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_TPS\_Fetching\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13574}13574\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Fetching\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TPS\_Fetching\_Msk\ }\textcolor{comment}{/*\ Running\ -\/\ fetching\ the\ Tx\ descriptor\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372a83db64b04814ac01ef9b072bdb09}{13575}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Waiting\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13576}13576\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Waiting\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_TPS\_Waiting\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13577}13577\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Waiting\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TPS\_Waiting\_Msk\ }\textcolor{comment}{/*\ Running\ -\/\ waiting\ for\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b644063a64e1939b3c9e75c2539}{13578}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Reading\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13579}13579\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Reading\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_DMASR\_TPS\_Reading\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13580}13580\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Reading\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TPS\_Reading\_Msk\ }\textcolor{comment}{/*\ Running\ -\/\ reading\ the\ data\ from\ host\ memory\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebe05fb2f636f75f5cd2da28d465d8d}{13581}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Suspended\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13582}13582\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Suspended\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_DMASR\_TPS\_Suspended\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13583}13583\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Suspended\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TPS\_Suspended\_Msk\ }\textcolor{comment}{/*\ Suspended\ -\/\ Tx\ Descriptor\ unavailable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367081b68077417f3556e514f5ca1771}{13584}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Closing\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13585}13585\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Closing\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ETH\_DMASR\_TPS\_Closing\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13586}13586\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPS\_Closing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TPS\_Closing\_Msk\ }\textcolor{comment}{/*\ Running\ -\/\ closing\ Rx\ descriptor\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade55bf5c8f6788537f16f5c535fca9df}{13587}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13588}13588\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ETH\_DMASR\_RPS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13589}13589\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RPS\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ process\ state\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13590}13590\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Stopped\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Stopped\ -\/\ Reset\ or\ Stop\ Rx\ Command\ issued\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ebd16304081748a0fc85659ca005b74}{13591}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Fetching\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13592}13592\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Fetching\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_RPS\_Fetching\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13593}13593\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Fetching\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RPS\_Fetching\_Msk\ }\textcolor{comment}{/*\ Running\ -\/\ fetching\ the\ Rx\ descriptor\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f12914ed1c79ed445e5dbbb0e085aa}{13594}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Waiting\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13595}13595\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Waiting\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_DMASR\_RPS\_Waiting\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13596}13596\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Waiting\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RPS\_Waiting\_Msk\ }\textcolor{comment}{/*\ Running\ -\/\ waiting\ for\ packet\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13597}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fb0ba5f7b3373caf68328175250e96}{13597}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Suspended\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13598}13598\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Suspended\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_RPS\_Suspended\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13599}13599\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Suspended\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RPS\_Suspended\_Msk\ }\textcolor{comment}{/*\ Suspended\ -\/\ Rx\ Descriptor\ unavailable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89428a8eb321c17f0d6319d5f8409d6e}{13600}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Closing\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13601}13601\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Closing\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x5UL\ <<\ ETH\_DMASR\_RPS\_Closing\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13602}13602\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Closing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RPS\_Closing\_Msk\ }\textcolor{comment}{/*\ Running\ -\/\ closing\ descriptor\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13603}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276f57d8860566be667d03e6f38f9840}{13603}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Queuing\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13604}13604\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Queuing\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ETH\_DMASR\_RPS\_Queuing\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13605}13605\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPS\_Queuing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RPS\_Queuing\_Msk\ }\textcolor{comment}{/*\ Running\ -\/\ queuing\ the\ receive\ frame\ into\ host\ memory\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4beec3bd9093993f5b2434b1b1e09d}{13606}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_NIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13607}13607\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_NIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_NIS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13608}13608\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_NIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_NIS\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Normal\ interrupt\ summary\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa257027c6436c5549724db8df50284db}{13609}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_AIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13610}13610\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_AIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_AIS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13611}13611\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_AIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_AIS\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Abnormal\ interrupt\ summary\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1038a467b90b609a7b709b179334c33}{13612}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_ERS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13613}13613\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_ERS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_ERS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13614}13614\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_ERS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_ERS\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Early\ receive\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616a1ac8f4d7a70430585b6461fc0ce3}{13615}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_FBES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13616}13616\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_FBES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_FBES\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13617}13617\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_FBES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_FBES\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Fatal\ bus\ error\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86649ab55b955dee747af1266d117270}{13618}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_ETS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13619}13619\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_ETS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_ETS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13620}13620\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_ETS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_ETS\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Early\ transmit\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3f72a3dc3b046d2771cdcbf514b175}{13621}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RWTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13622}13622\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RWTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_RWTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13623}13623\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RWTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RWTS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ watchdog\ timeout\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2630d1d889e82544e5f3eaaa0c73efb}{13624}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPSS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13625}13625\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_RPSS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13626}13626\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RPSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RPSS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ process\ stopped\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03519d5ceec7c307530cd4d84ab77a86}{13627}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RBUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13628}13628\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RBUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_RBUS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13629}13629\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RBUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RBUS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ buffer\ unavailable\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad460f6aaea486c070dec64bbe36e7fa8}{13630}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13631}13631\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_RS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13632}13632\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_RS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_RS\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a7203a5fb55c1d6a69e6daab2e961b}{13633}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13634}13634\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_TUS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13635}13635\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TUS\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ underflow\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c38680c790e1e1717c0a0c76c4f9ef}{13636}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_ROS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13637}13637\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_ROS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_ROS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13638}13638\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_ROS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_ROS\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ overflow\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13639}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43884645887bb7d31bf18e4e5709d7dc}{13639}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TJTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13640}13640\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TJTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_TJTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13641}13641\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TJTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TJTS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ jabber\ timeout\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13642}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6dd2813fb9e0bdf4bccedba156e4c7}{13642}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TBUS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13643}13643\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TBUS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_TBUS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13644}13644\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TBUS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TBUS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ buffer\ unavailable\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13645}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531f361a12151e7c1335f9133526edb5}{13645}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPSS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13646}13646\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_TPSS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13647}13647\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TPSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TPSS\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ process\ stopped\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe8fdf02110a1d44c6f28f1d641d92f}{13648}}\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13649}13649\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMASR\_TS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13650}13650\ \textcolor{preprocessor}{\#define\ ETH\_DMASR\_TS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMASR\_TS\_Msk\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ status\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13651}13651\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13652}13652\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Operation\ Mode\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13653}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a12e235193d9a8db8d635b59287bdc}{13653}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_DTCEFD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13654}13654\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_DTCEFD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_DTCEFD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13655}13655\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_DTCEFD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_DTCEFD\_Msk\ \ \ \ }\textcolor{comment}{/*\ Disable\ Dropping\ of\ TCP/IP\ checksum\ error\ frames\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13656}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86b0ef8cd7b378ad33471bf63fabf28}{13656}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13657}13657\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_RSF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13658}13658\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_RSF\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ store\ and\ forward\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13659}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b42f95e34f9fd0fd26a720830cef43}{13659}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_DFRF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13660}13660\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_DFRF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_DFRF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13661}13661\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_DFRF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_DFRF\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ flushing\ of\ received\ frames\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627c0721df614ee7895be0c8603965ab}{13662}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13663}13663\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_TSF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13664}13664\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_TSF\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ store\ and\ forward\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13665}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef2167aa40e49e8f8d49b0283a8f832}{13665}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_FTF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13666}13666\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_FTF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_FTF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13667}13667\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_FTF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_FTF\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Flush\ transmit\ FIFO\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13668}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c316b48c8c3a4e683b6e56cefa844d}{13668}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13669}13669\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ ETH\_DMAOMR\_TTC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13670}13670\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_TTC\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ threshold\ control\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13671}13671\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_64Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Transmit\ FIFO\ is\ 64\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13672}13672\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_128Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00004000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Transmit\ FIFO\ is\ 128\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13673}13673\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_192Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00008000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Transmit\ FIFO\ is\ 192\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13674}13674\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_256Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000C000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Transmit\ FIFO\ is\ 256\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13675}13675\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_40Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00010000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Transmit\ FIFO\ is\ 40\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13676}13676\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_32Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00014000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Transmit\ FIFO\ is\ 32\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13677}13677\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_24Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00018000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Transmit\ FIFO\ is\ 24\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13678}13678\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_TTC\_16Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0001C000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Transmit\ FIFO\ is\ 16\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13679}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2cf0246f5b06eac0b6534c9802ac29}{13679}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_ST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13680}13680\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_ST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_ST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13681}13681\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_ST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_ST\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Start/stop\ transmission\ command\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13682}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46da3dc9006268330b091ea369040c7e}{13682}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_FEF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13683}13683\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_FEF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_FEF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13684}13684\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_FEF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_FEF\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Forward\ error\ frames\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13685}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb00925901abe34858a008f599a3949d}{13685}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_FUGF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13686}13686\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_FUGF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_FUGF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13687}13687\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_FUGF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_FUGF\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Forward\ undersized\ good\ frames\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13688}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10ffb355ad5a39fcee6c591a74c4f1}{13688}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RTC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13689}13689\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RTC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ ETH\_DMAOMR\_RTC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13690}13690\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RTC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_RTC\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ receive\ threshold\ control\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13691}13691\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RTC\_64Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Receive\ FIFO\ is\ 64\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13692}13692\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RTC\_32Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Receive\ FIFO\ is\ 32\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13693}13693\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RTC\_96Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000010U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Receive\ FIFO\ is\ 96\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13694}13694\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_RTC\_128Bytes\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000018U\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ threshold\ level\ of\ the\ MTL\ Receive\ FIFO\ is\ 128\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13695}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3643718f1c533d40fd4f9868544cdb66}{13695}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_OSF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13696}13696\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_OSF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_OSF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13697}13697\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_OSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_OSF\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ operate\ on\ second\ frame\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eb92e4f7b229407dcf6e7e836f3504}{13698}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_SR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13699}13699\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_SR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAOMR\_SR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13700}13700\ \textcolor{preprocessor}{\#define\ ETH\_DMAOMR\_SR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAOMR\_SR\_Msk\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Start/stop\ receive\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13701}13701\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13702}13702\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Interrupt\ Enable\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8386338d800b390b1a94a7bf353b0b}{13703}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_NISE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13704}13704\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_NISE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_NISE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13705}13705\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_NISE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_NISE\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Normal\ interrupt\ summary\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde04568b44b661a4ae2938663c0af68}{13706}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_AISE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13707}13707\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_AISE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_AISE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13708}13708\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_AISE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_AISE\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Abnormal\ interrupt\ summary\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2fbc6e64e1d5c1bf78ada2bf0bef741}{13709}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_ERIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13710}13710\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_ERIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_ERIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13711}13711\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_ERIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_ERIE\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Early\ receive\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d818d82852308c7dc3884e4ab6bd0d}{13712}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_FBEIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13713}13713\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_FBEIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_FBEIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13714}13714\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_FBEIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_FBEIE\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Fatal\ bus\ error\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac753c8cb27122c6d9bb32ab8cfc2ae64}{13715}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_ETIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13716}13716\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_ETIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_ETIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13717}13717\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_ETIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_ETIE\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Early\ transmit\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a773793e51e25028b71f7bc22127a84}{13718}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RWTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13719}13719\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RWTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_RWTIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13720}13720\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RWTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_RWTIE\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Receive\ watchdog\ timeout\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d3ac01bc13ea08b25b59e5e200aaf4}{13721}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RPSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13722}13722\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RPSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_RPSIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13723}13723\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RPSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_RPSIE\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Receive\ process\ stopped\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada6ce4050a22be8bf8ecd9f32a62cb51}{13724}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RBUIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13725}13725\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RBUIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_RBUIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13726}13726\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RBUIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_RBUIE\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Receive\ buffer\ unavailable\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5bd8f0165aaa498cdafe884dd1343d9}{13727}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13728}13728\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_RIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13729}13729\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_RIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_RIE\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479e12a504721ace0d9c1f2e9deae52}{13730}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TUIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13731}13731\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TUIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_TUIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13732}13732\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TUIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_TUIE\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ Underflow\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf567f33d5a3d85984e52c65705f2c334}{13733}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_ROIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13734}13734\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_ROIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_ROIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13735}13735\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_ROIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_ROIE\_Msk\ \ \ \ \ \ }\textcolor{comment}{/*\ Receive\ Overflow\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13736}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14e7f30233722f892e6af1d6428f7b8}{13736}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TJTIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13737}13737\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TJTIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_TJTIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13738}13738\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TJTIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_TJTIE\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ jabber\ timeout\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13739}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38bf7b752b9e72761ab2bd11400e7730}{13739}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TBUIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13740}13740\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TBUIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_TBUIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13741}13741\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TBUIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_TBUIE\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ buffer\ unavailable\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13742}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8db6095575b73d506673d78d355fdcb}{13742}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TPSIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13743}13743\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TPSIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_TPSIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13744}13744\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TPSIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_TPSIE\_Msk\ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ process\ stopped\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13745}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48f7292330cdb3c61e4e499357eb8b}{13745}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TIE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13746}13746\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TIE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAIER\_TIE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13747}13747\ \textcolor{preprocessor}{\#define\ ETH\_DMAIER\_TIE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAIER\_TIE\_Msk\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Transmit\ interrupt\ enable\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13748}13748\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13749}13749\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Missed\ Frame\ and\ Buffer\ Overflow\ Counter\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5db91b32eee3facb9523b1e8c7f836}{13750}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_OFOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13751}13751\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_OFOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAMFBOCR\_OFOC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13752}13752\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_OFOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAMFBOCR\_OFOC\_Msk\ \ \ }\textcolor{comment}{/*\ Overflow\ bit\ for\ FIFO\ overflow\ counter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265274e3d4f38a6e39a08b112fef1b63}{13753}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_MFA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13754}13754\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_MFA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFUL\ <<\ ETH\_DMAMFBOCR\_MFA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13755}13755\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_MFA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAMFBOCR\_MFA\_Msk\ \ \ \ }\textcolor{comment}{/*\ Number\ of\ frames\ missed\ by\ the\ application\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b0af4c7ca43ee7b22e4db7318c6fd}{13756}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_OMFC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13757}13757\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_OMFC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ ETH\_DMAMFBOCR\_OMFC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13758}13758\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_OMFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAMFBOCR\_OMFC\_Msk\ \ \ }\textcolor{comment}{/*\ Overflow\ bit\ for\ missed\ frame\ counter\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13759}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16af00ecd2def9c483943a7b60bb6ff}{13759}}\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_MFC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13760}13760\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_MFC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ ETH\_DMAMFBOCR\_MFC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13761}13761\ \textcolor{preprocessor}{\#define\ ETH\_DMAMFBOCR\_MFC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMAMFBOCR\_MFC\_Msk\ \ \ \ }\textcolor{comment}{/*\ Number\ of\ frames\ missed\ by\ the\ controller\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13762}13762\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13763}13763\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Current\ Host\ Transmit\ Descriptor\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0d1eda1d389b3f99bbe46f26a25959}{13764}}\ \textcolor{preprocessor}{\#define\ ETH\_DMACHTDR\_HTDAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13765}13765\ \textcolor{preprocessor}{\#define\ ETH\_DMACHTDR\_HTDAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_DMACHTDR\_HTDAP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13766}13766\ \textcolor{preprocessor}{\#define\ ETH\_DMACHTDR\_HTDAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMACHTDR\_HTDAP\_Msk\ \ \ }\textcolor{comment}{/*\ Host\ transmit\ descriptor\ address\ pointer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13767}13767\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13768}13768\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Current\ Host\ Receive\ Descriptor\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13769}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385d61115e00ef2711fb128ba0bc58a8}{13769}}\ \textcolor{preprocessor}{\#define\ ETH\_DMACHRDR\_HRDAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13770}13770\ \textcolor{preprocessor}{\#define\ ETH\_DMACHRDR\_HRDAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_DMACHRDR\_HRDAP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13771}13771\ \textcolor{preprocessor}{\#define\ ETH\_DMACHRDR\_HRDAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMACHRDR\_HRDAP\_Msk\ \ \ }\textcolor{comment}{/*\ Host\ receive\ descriptor\ address\ pointer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13772}13772\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13773}13773\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Current\ Host\ Transmit\ Buffer\ Address\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc327724f91b8ddb36f526ec8d78dfa}{13774}}\ \textcolor{preprocessor}{\#define\ ETH\_DMACHTBAR\_HTBAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13775}13775\ \textcolor{preprocessor}{\#define\ ETH\_DMACHTBAR\_HTBAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_DMACHTBAR\_HTBAP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13776}13776\ \textcolor{preprocessor}{\#define\ ETH\_DMACHTBAR\_HTBAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMACHTBAR\_HTBAP\_Msk\ \ }\textcolor{comment}{/*\ Host\ transmit\ buffer\ address\ pointer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13777}13777\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13778}13778\ \textcolor{comment}{/*\ Bit\ definition\ for\ Ethernet\ DMA\ Current\ Host\ Receive\ Buffer\ Address\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6260b879f63938dfecd17e8d98f0a6dc}{13779}}\ \textcolor{preprocessor}{\#define\ ETH\_DMACHRBAR\_HRBAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13780}13780\ \textcolor{preprocessor}{\#define\ ETH\_DMACHRBAR\_HRBAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ ETH\_DMACHRBAR\_HRBAP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13781}13781\ \textcolor{preprocessor}{\#define\ ETH\_DMACHRBAR\_HRBAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ETH\_DMACHRBAR\_HRBAP\_Msk\ \ }\textcolor{comment}{/*\ Host\ receive\ buffer\ address\ pointer\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13782}13782\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13783}13783\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13784}13784\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13785}13785\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13786}13786\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13787}13787\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13788}13788\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GOTGCTL\ register\ \ ***********/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13789}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{13789}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_SRQSCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}{13790}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_SRQSCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_SRQSCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13791}13791\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_SRQSCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_SRQSCS\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13792}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{13792}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_SRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}{13793}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_SRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_SRQ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13794}13794\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_SRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_SRQ\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13795}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1172acd99753812214a91f822770fad}{13795}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_HNGSCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36}{13796}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_HNGSCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_HNGSCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13797}13797\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_HNGSCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_HNGSCS\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13798}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ce59b4eac11aed163f9b0a40ebd830}{13798}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_HNPRQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9}{13799}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_HNPRQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_HNPRQ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13800}13800\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_HNPRQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_HNPRQ\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13801}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02604ee9f359f998fac804332d8e82e}{13801}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014}{13802}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_HSHNPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13803}13803\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_HSHNPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_HSHNPEN\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13804}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c847c2f7db2b4f25a4b807847cf5fd}{13804}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_DHNPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51}{13805}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_DHNPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_DHNPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13806}13806\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_DHNPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_DHNPEN\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13807}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcbeabffac3327cd545d469b58baf2f2}{13807}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_CIDSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db}{13808}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_CIDSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_CIDSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13809}13809\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_CIDSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_CIDSTS\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13810}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb7bd418b6f7625dd90c36be4a20008}{13810}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_DBCT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d}{13811}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_DBCT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_DBCT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13812}13812\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_DBCT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_DBCT\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13813}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845bbc4c94240d4de22010b542f47ba8}{13813}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_ASVLD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c}{13814}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_ASVLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_ASVLD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13815}13815\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_ASVLD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_ASVLD\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13816}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4110e90ebb7c55aeb8b429fb5171e378}{13816}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_BSVLD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13817}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2ae24138663e92bdca36c8017b6c13}{13817}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_BSVLD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGCTL\_BSVLD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13818}13818\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGCTL\_BSVLD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGCTL\_BSVLD\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13820}13820\ \textcolor{comment}{/********************\ \ Bit\ definition\ forUSB\_OTG\_HCFG\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13821}13821\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{13822}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCFG\_FSLSPCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}{13823}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCFG\_FSLSPCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_HCFG\_FSLSPCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13824}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}{13824}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCFG\_FSLSPCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCFG\_FSLSPCS\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}{13825}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCFG\_FSLSPCS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCFG\_FSLSPCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13826}13826\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCFG\_FSLSPCS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_HCFG\_FSLSPCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13827}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{13827}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCFG\_FSLSS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}{13828}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCFG\_FSLSS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCFG\_FSLSS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13829}13829\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCFG\_FSLSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCFG\_FSLSS\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13831}13831\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DCFG\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13832}13832\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13833}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{13833}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DSPD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}{13834}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DSPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_DCFG\_DSPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}{13835}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DSPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCFG\_DSPD\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13836}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}{13836}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DSPD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCFG\_DSPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13837}13837\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DSPD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DCFG\_DSPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{13838}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_NZLSOHSK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13839}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}{13839}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_NZLSOHSK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCFG\_NZLSOHSK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13840}13840\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_NZLSOHSK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCFG\_NZLSOHSK\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13842}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{13842}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}{13843}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ USB\_OTG\_DCFG\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}{13844}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCFG\_DAD\_Msk\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13845}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}{13845}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_OTG\_DCFG\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}{13846}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_OTG\_DCFG\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}{13847}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_OTG\_DCFG\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13848}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}{13848}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_OTG\_DCFG\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}{13849}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_OTG\_DCFG\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}{13850}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USB\_OTG\_DCFG\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13851}13851\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_DAD\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USB\_OTG\_DCFG\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{13853}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PFIVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13854}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}{13854}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PFIVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_DCFG\_PFIVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}{13855}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PFIVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCFG\_PFIVL\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}{13856}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PFIVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCFG\_PFIVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13857}13857\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PFIVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DCFG\_PFIVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13859}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a4c6ac40e44ccfe90a65c583c202b2}{13859}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_XCVRDLY\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fbc004fabda6fa9cda2977d45755e42}{13860}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_XCVRDLY\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCFG\_XCVRDLY\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13861}13861\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_XCVRDLY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCFG\_XCVRDLY\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd12755447b5773fd5db5b71b5ea292a}{13863}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_ERRATIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b7cce75bb4e60fe38760c78167b2ac}{13864}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_ERRATIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCFG\_ERRATIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13865}13865\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_ERRATIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCFG\_ERRATIM\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{13867}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PERSCHIVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13868}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}{13868}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PERSCHIVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_DCFG\_PERSCHIVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}{13869}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PERSCHIVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCFG\_PERSCHIVL\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}{13870}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PERSCHIVL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCFG\_PERSCHIVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13871}13871\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCFG\_PERSCHIVL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DCFG\_PERSCHIVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13873}13873\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_PCGCR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13874}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f118ddd4551c474f8edc23058876fdf}{13874}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCR\_STPPCLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8}{13875}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCR\_STPPCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_PCGCR\_STPPCLK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13876}13876\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCR\_STPPCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_PCGCR\_STPPCLK\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13877}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c302139df9ab546ce190277ecbc090}{13877}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCR\_GATEHCLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f}{13878}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCR\_GATEHCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_PCGCR\_GATEHCLK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13879}13879\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCR\_GATEHCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_PCGCR\_GATEHCLK\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13880}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9eee61333c5bd9565e74be8daacb2}{13880}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCR\_PHYSUSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06}{13881}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCR\_PHYSUSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_PCGCR\_PHYSUSP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13882}13882\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCR\_PHYSUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_PCGCR\_PHYSUSP\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13884}13884\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GOTGINT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{13885}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_SEDET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13886}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}{13886}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_SEDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGINT\_SEDET\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13887}13887\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_SEDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGINT\_SEDET\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{13888}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_SRSSCHG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13889}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}{13889}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_SRSSCHG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGINT\_SRSSCHG\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13890}13890\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_SRSSCHG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGINT\_SRSSCHG\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{13891}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_HNSSCHG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13892}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}{13892}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_HNSSCHG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGINT\_HNSSCHG\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13893}13893\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_HNSSCHG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGINT\_HNSSCHG\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13894}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{13894}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_HNGDET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13895}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}{13895}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_HNGDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGINT\_HNGDET\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13896}13896\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_HNGDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGINT\_HNGDET\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{13897}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_ADTOCHG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13898}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}{13898}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_ADTOCHG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGINT\_ADTOCHG\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13899}13899\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_ADTOCHG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGINT\_ADTOCHG\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{13900}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_DBCDNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13901}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}{13901}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_DBCDNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GOTGINT\_DBCDNE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13902}13902\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GOTGINT\_DBCDNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GOTGINT\_DBCDNE\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13904}13904\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DCTL\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13905}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{13905}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_RWUSIG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}{13906}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_RWUSIG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_RWUSIG\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13907}13907\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_RWUSIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_RWUSIG\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13908}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{13908}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_SDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}{13909}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_SDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_SDIS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13910}13910\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_SDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_SDIS\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13911}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{13911}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_GINSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}{13912}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_GINSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_GINSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13913}13913\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_GINSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_GINSTS\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13914}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{13914}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_GONSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}{13915}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_GONSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_GONSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13916}13916\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_GONSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_GONSTS\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{13918}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_TCTL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13919}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}{13919}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_TCTL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ USB\_OTG\_DCTL\_TCTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13920}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}{13920}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_TCTL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_TCTL\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13921}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}{13921}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_TCTL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_TCTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}{13922}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_TCTL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DCTL\_TCTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13923}13923\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_TCTL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_DCTL\_TCTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13924}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{13924}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_SGINAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13925}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}{13925}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_SGINAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_SGINAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13926}13926\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_SGINAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_SGINAK\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{13927}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_CGINAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}{13928}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_CGINAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_CGINAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13929}13929\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_CGINAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_CGINAK\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13930}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{13930}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_SGONAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13931}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}{13931}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_SGONAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_SGONAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13932}13932\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_SGONAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_SGONAK\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{13933}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_CGONAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13934}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}{13934}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_CGONAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_CGONAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13935}13935\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_CGONAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_CGONAK\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13936}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{13936}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_POPRGDNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}{13937}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_POPRGDNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DCTL\_POPRGDNE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13938}13938\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DCTL\_POPRGDNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DCTL\_POPRGDNE\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13940}13940\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HFIR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{13941}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HFIR\_FRIVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13942}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}{13942}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HFIR\_FRIVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_HFIR\_FRIVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13943}13943\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HFIR\_FRIVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HFIR\_FRIVL\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13945}13945\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HFNUM\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{13946}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HFNUM\_FRNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}{13947}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HFNUM\_FRNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_HFNUM\_FRNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13948}13948\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HFNUM\_FRNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HFNUM\_FRNUM\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{13949}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HFNUM\_FTREM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}{13950}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HFNUM\_FTREM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_HFNUM\_FTREM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13951}13951\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HFNUM\_FTREM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HFNUM\_FTREM\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13953}13953\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DSTS\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13954}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{13954}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_SUSPSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}{13955}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_SUSPSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DSTS\_SUSPSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13956}13956\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_SUSPSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DSTS\_SUSPSTS\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{13958}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_ENUMSPD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}{13959}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_ENUMSPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_DSTS\_ENUMSPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13960}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}{13960}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_ENUMSPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DSTS\_ENUMSPD\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}{13961}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_ENUMSPD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DSTS\_ENUMSPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13962}13962\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_ENUMSPD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DSTS\_ENUMSPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{13963}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_EERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}{13964}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_EERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DSTS\_EERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13965}13965\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_EERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DSTS\_EERR\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{13966}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_FNSOF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}{13967}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_FNSOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFFUL\ <<\ USB\_OTG\_DSTS\_FNSOF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13968}13968\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DSTS\_FNSOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DSTS\_FNSOF\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13970}13970\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GAHBCFG\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13971}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{13971}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_GINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}{13972}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_GINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GAHBCFG\_GINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13973}13973\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_GINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GAHBCFG\_GINT\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13974}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{13974}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}{13975}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}{13976}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_HBSTLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GAHBCFG\_HBSTLEN\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13977}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}{13977}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_HBSTLEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x0UL\ <<\ USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}{13978}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_HBSTLEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}{13979}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_HBSTLEN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13980}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60a1aed37523932d2cbfa6e78963e28}{13980}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_HBSTLEN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x5UL\ <<\ USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13981}13981\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_HBSTLEN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ USB\_OTG\_GAHBCFG\_HBSTLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{13982}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_DMAEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13983}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}{13983}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_DMAEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GAHBCFG\_DMAEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13984}13984\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_DMAEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GAHBCFG\_DMAEN\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13985}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{13985}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_TXFELVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}{13986}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_TXFELVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GAHBCFG\_TXFELVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13987}13987\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_TXFELVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GAHBCFG\_TXFELVL\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13988}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{13988}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}{13989}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GAHBCFG\_PTXFELVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13990}13990\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GAHBCFG\_PTXFELVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GAHBCFG\_PTXFELVL\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13992}13992\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GUSBCFG\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13993}13993\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13994}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{13994}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TOCAL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}{13995}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TOCAL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7UL\ <<\ USB\_OTG\_GUSBCFG\_TOCAL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}{13996}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TOCAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_TOCAL\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13997}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}{13997}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TOCAL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_TOCAL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}{13998}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TOCAL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_GUSBCFG\_TOCAL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l13999}13999\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TOCAL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_GUSBCFG\_TOCAL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14000}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{14000}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PHYSEL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}{14001}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PHYSEL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_PHYSEL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14002}14002\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PHYSEL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_PHYSEL\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14003}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{14003}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_SRPCAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}{14004}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_SRPCAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_SRPCAP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14005}14005\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_SRPCAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_SRPCAP\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14006}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{14006}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_HNPCAP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}{14007}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_HNPCAP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_HNPCAP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14008}14008\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_HNPCAP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_HNPCAP\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14009}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{14009}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TRDT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}{14010}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TRDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_GUSBCFG\_TRDT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}{14011}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TRDT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_TRDT\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14012}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}{14012}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TRDT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_TRDT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}{14013}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TRDT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_GUSBCFG\_TRDT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}{14014}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TRDT\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_GUSBCFG\_TRDT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14015}14015\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TRDT\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ USB\_OTG\_GUSBCFG\_TRDT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{14016}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}{14017}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_PHYLPCS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14018}14018\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PHYLPCS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_PHYLPCS\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14019}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{14019}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14020}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}{14020}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_ULPIFSLS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14021}14021\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIFSLS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_ULPIFSLS\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{14022}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIAR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14023}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}{14023}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIAR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_ULPIAR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14024}14024\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_ULPIAR\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{14025}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPICSM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14026}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}{14026}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPICSM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_ULPICSM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14027}14027\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPICSM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_ULPICSM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{14028}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos\ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}{14029}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14030}14030\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIEVBUSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_ULPIEVBUSD\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{14031}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos\ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14032}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}{14032}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14033}14033\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIEVBUSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_ULPIEVBUSI\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14034}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{14034}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TSDPS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}{14035}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TSDPS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_TSDPS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14036}14036\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_TSDPS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_TSDPS\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14037}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{14037}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PCCI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (23U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}{14038}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PCCI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_PCCI\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14039}14039\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PCCI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_PCCI\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14040}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{14040}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PTCI\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}{14041}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PTCI\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_PTCI\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14042}14042\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_PTCI\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_PTCI\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14043}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{14043}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14044}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}{14044}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_ULPIIPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14045}14045\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_ULPIIPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_ULPIIPD\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14046}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{14046}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_FHMOD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}{14047}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_FHMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_FHMOD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14048}14048\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_FHMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_FHMOD\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{14049}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_FDMOD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}{14050}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_FDMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_FDMOD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14051}14051\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_FDMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_FDMOD\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{14052}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_CTXPKT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14053}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}{14053}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_CTXPKT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GUSBCFG\_CTXPKT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14054}14054\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GUSBCFG\_CTXPKT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GUSBCFG\_CTXPKT\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14056}14056\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GRSTCTL\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14057}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{14057}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_CSRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}{14058}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_CSRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GRSTCTL\_CSRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14059}14059\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_CSRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRSTCTL\_CSRST\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{14060}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_HSRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}{14061}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_HSRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GRSTCTL\_HSRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14062}14062\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_HSRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRSTCTL\_HSRST\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14063}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{14063}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_FCRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}{14064}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_FCRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GRSTCTL\_FCRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14065}14065\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_FCRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRSTCTL\_FCRST\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{14066}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}{14067}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GRSTCTL\_RXFFLSH\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14068}14068\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_RXFFLSH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRSTCTL\_RXFFLSH\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{14069}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14070}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}{14070}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GRSTCTL\_TXFFLSH\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14071}14071\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFFLSH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRSTCTL\_TXFFLSH\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{14074}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}{14075}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FUL\ <<\ USB\_OTG\_GRSTCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}{14076}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRSTCTL\_TXFNUM\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}{14077}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFNUM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_OTG\_GRSTCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14078}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}{14078}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_OTG\_GRSTCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14079}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}{14079}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_OTG\_GRSTCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}{14080}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFNUM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_OTG\_GRSTCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14081}14081\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_TXFNUM\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_OTG\_GRSTCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{14082}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_DMAREQ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}{14083}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_DMAREQ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GRSTCTL\_DMAREQ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14084}14084\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_DMAREQ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRSTCTL\_DMAREQ\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{14085}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_AHBIDL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14086}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}{14086}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_AHBIDL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GRSTCTL\_AHBIDL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14087}14087\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRSTCTL\_AHBIDL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRSTCTL\_AHBIDL\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14089}14089\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DIEPMSK\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14090}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{14090}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_XFRCM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14091}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}{14091}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_XFRCM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPMSK\_XFRCM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14092}14092\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_XFRCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPMSK\_XFRCM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14093}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{14093}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_EPDM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14094}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}{14094}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_EPDM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPMSK\_EPDM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14095}14095\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_EPDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPMSK\_EPDM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14096}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{14096}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_TOM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14097}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}{14097}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_TOM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPMSK\_TOM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14098}14098\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_TOM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPMSK\_TOM\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14099}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{14099}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14100}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}{14100}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14101}14101\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_ITTXFEMSK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPMSK\_ITTXFEMSK\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14102}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{14102}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_INEPNMM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14103}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}{14103}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_INEPNMM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPMSK\_INEPNMM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14104}14104\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_INEPNMM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPMSK\_INEPNMM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14105}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{14105}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_INEPNEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14106}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}{14106}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_INEPNEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPMSK\_INEPNEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14107}14107\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_INEPNEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPMSK\_INEPNEM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14108}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{14108}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_TXFURM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14109}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}{14109}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_TXFURM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPMSK\_TXFURM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14110}14110\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_TXFURM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPMSK\_TXFURM\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14111}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf510f548548201cdaef6370c77bd644}{14111}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_BIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14112}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}{14112}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_BIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPMSK\_BIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14113}14113\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPMSK\_BIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPMSK\_BIM\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14115}14115\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HPTXSTS\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14116}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{14116}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14117}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}{14117}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_HPTXSTS\_PTXFSAVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14118}14118\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXFSAVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPTXSTS\_PTXFSAVL\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14119}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{14119}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14120}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}{14120}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14121}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}{14121}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPTXSTS\_PTXQSAV\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14122}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}{14122}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14123}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}{14123}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14124}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}{14124}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14125}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}{14125}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14126}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}{14126}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14127}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}{14127}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14128}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}{14128}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14129}14129\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQSAV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14131}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{14131}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14132}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}{14132}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14133}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}{14133}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPTXSTS\_PTXQTOP\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14134}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}{14134}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14135}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}{14135}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14136}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}{14136}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14137}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}{14137}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14138}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}{14138}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14139}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}{14139}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14140}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}{14140}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14141}14141\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXSTS\_PTXQTOP\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ USB\_OTG\_HPTXSTS\_PTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14143}14143\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HAINT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14144}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{14144}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HAINT\_HAINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14145}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}{14145}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HAINT\_HAINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_HAINT\_HAINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14146}14146\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HAINT\_HAINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HAINT\_HAINT\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14148}14148\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DOEPMSK\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14149}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{14149}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_XFRCM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14150}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}{14150}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_XFRCM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_XFRCM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14151}14151\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_XFRCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_XFRCM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14152}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{14152}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_EPDM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14153}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}{14153}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_EPDM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_EPDM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14154}14154\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_EPDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_EPDM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14155}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4375fe9d10b890e84c603398653dbd}{14155}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_AHBERRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14156}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5eeb0500ce7832cf607829de07dc06}{14156}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_AHBERRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_AHBERRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14157}14157\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_AHBERRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_AHBERRM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14158}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{14158}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_STUPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14159}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}{14159}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_STUPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_STUPM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14160}14160\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_STUPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_STUPM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14161}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{14161}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_OTEPDM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14162}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}{14162}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_OTEPDM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_OTEPDM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14163}14163\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_OTEPDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_OTEPDM\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14164}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2715f06a8df58db51a00016f761d6b0}{14164}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14165}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b959b8d57d5bace18e35d95de09a77}{14165}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_OTEPSPRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14166}14166\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_OTEPSPRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_OTEPSPRM\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14167}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{14167}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14168}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}{14168}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_B2BSTUP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14169}14169\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_B2BSTUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_B2BSTUP\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14170}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{14170}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_OPEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14171}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}{14171}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_OPEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_OPEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14172}14172\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_OPEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_OPEM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14173}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{14173}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_BOIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14174}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}{14174}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_BOIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_BOIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14175}14175\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_BOIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_BOIM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14176}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad22af854eb20c0c8f6c718703aa06cc}{14176}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_BERRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14177}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac35f8747cd753d8534cfd8d6f4e6f2}{14177}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_BERRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_BERRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14178}14178\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_BERRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_BERRM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14179}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282f15a3f24294c3de271447aa0b53a}{14179}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_NAKM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14180}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377812e187288777184fec2d96929ac3}{14180}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_NAKM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_NAKM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14181}14181\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_NAKM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_NAKM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14182}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d2f79cc4d6c27cc7d24cc63b2103d0}{14182}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_NYETM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14183}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a60db81ca4a7ab4ce864d70c5235498}{14183}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_NYETM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPMSK\_NYETM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14184}14184\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPMSK\_NYETM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPMSK\_NYETM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14185}14185\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GINTSTS\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14186}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{14186}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_CMOD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14187}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}{14187}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_CMOD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_CMOD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14188}14188\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_CMOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_CMOD\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14189}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{14189}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_MMIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14190}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}{14190}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_MMIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_MMIS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14191}14191\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_MMIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_MMIS\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14192}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{14192}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_OTGINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14193}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}{14193}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_OTGINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_OTGINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14194}14194\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_OTGINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_OTGINT\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14195}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{14195}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_SOF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14196}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}{14196}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_SOF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_SOF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14197}14197\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_SOF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_SOF\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14198}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{14198}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_RXFLVL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14199}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}{14199}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_RXFLVL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_RXFLVL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14200}14200\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_RXFLVL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_RXFLVL\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14201}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{14201}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_NPTXFE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14202}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}{14202}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_NPTXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_NPTXFE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14203}14203\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_NPTXFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_NPTXFE\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14204}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{14204}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_GINAKEFF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14205}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}{14205}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_GINAKEFF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_GINAKEFF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14206}14206\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_GINAKEFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_GINAKEFF\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14207}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{14207}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos\ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14208}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}{14208}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14209}14209\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_BOUTNAKEFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_BOUTNAKEFF\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14210}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{14210}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_ESUSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14211}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}{14211}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_ESUSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_ESUSP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14212}14212\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_ESUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_ESUSP\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14213}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{14213}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_USBSUSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14214}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}{14214}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_USBSUSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_USBSUSP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14215}14215\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_USBSUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_USBSUSP\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14216}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{14216}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_USBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14217}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}{14217}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_USBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_USBRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14218}14218\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_USBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_USBRST\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14219}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{14219}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_ENUMDNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14220}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}{14220}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_ENUMDNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_ENUMDNE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14221}14221\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_ENUMDNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_ENUMDNE\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14222}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{14222}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_ISOODRP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14223}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}{14223}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_ISOODRP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_ISOODRP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14224}14224\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_ISOODRP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_ISOODRP\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14225}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{14225}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_EOPF\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14226}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}{14226}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_EOPF\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_EOPF\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14227}14227\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_EOPF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_EOPF\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14228}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{14228}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_IEPINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14229}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}{14229}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_IEPINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_IEPINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14230}14230\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_IEPINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_IEPINT\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14231}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{14231}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_OEPINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14232}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}{14232}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_OEPINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_OEPINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14233}14233\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_OEPINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_OEPINT\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14234}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{14234}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_IISOIXFR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14235}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}{14235}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_IISOIXFR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_IISOIXFR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14236}14236\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_IISOIXFR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_IISOIXFR\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14237}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{14237}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos\ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14238}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}{14238}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk\ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14239}14239\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_PXFR\_INCOMPISOOUT\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14240}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{14240}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14241}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}{14241}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_DATAFSUSP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14242}14242\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_DATAFSUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_DATAFSUSP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14243}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{14243}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_HPRTINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14244}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}{14244}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_HPRTINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_HPRTINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14245}14245\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_HPRTINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_HPRTINT\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14246}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{14246}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_HCINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14247}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}{14247}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_HCINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_HCINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14248}14248\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_HCINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_HCINT\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14249}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{14249}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_PTXFE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14250}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}{14250}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_PTXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_PTXFE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14251}14251\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_PTXFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_PTXFE\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14252}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{14252}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_CIDSCHG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14253}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}{14253}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_CIDSCHG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_CIDSCHG\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14254}14254\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_CIDSCHG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_CIDSCHG\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14255}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{14255}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_DISCINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14256}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}{14256}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_DISCINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_DISCINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14257}14257\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_DISCINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_DISCINT\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14258}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{14258}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_SRQINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14259}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}{14259}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_SRQINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_SRQINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14260}14260\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_SRQINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_SRQINT\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14261}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{14261}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_WKUINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14262}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}{14262}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_WKUINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTSTS\_WKUINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14263}14263\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTSTS\_WKUINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTSTS\_WKUINT\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14265}14265\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GINTMSK\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14266}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{14266}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_MMISM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14267}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}{14267}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_MMISM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_MMISM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14268}14268\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_MMISM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_MMISM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14269}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{14269}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_OTGINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14270}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}{14270}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_OTGINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_OTGINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14271}14271\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_OTGINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_OTGINT\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14272}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{14272}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_SOFM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14273}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}{14273}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_SOFM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_SOFM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14274}14274\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_SOFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_SOFM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14275}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{14275}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_RXFLVLM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14276}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}{14276}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_RXFLVLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_RXFLVLM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14277}14277\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_RXFLVLM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_RXFLVLM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14278}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{14278}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_NPTXFEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14279}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}{14279}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_NPTXFEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_NPTXFEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14280}14280\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_NPTXFEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_NPTXFEM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14281}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{14281}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14282}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}{14282}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_GINAKEFFM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14283}14283\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_GINAKEFFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_GINAKEFFM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14284}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{14284}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14285}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}{14285}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_GONAKEFFM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14286}14286\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_GONAKEFFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_GONAKEFFM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14287}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{14287}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_ESUSPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14288}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}{14288}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_ESUSPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_ESUSPM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14289}14289\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_ESUSPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_ESUSPM\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14290}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{14290}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_USBSUSPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14291}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}{14291}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_USBSUSPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_USBSUSPM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14292}14292\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_USBSUSPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_USBSUSPM\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14293}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{14293}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_USBRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14294}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}{14294}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_USBRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_USBRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14295}14295\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_USBRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_USBRST\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14296}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{14296}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14297}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}{14297}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_ENUMDNEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14298}14298\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_ENUMDNEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_ENUMDNEM\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14299}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{14299}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_ISOODRPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14300}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}{14300}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_ISOODRPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_ISOODRPM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14301}14301\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_ISOODRPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_ISOODRPM\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14302}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{14302}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_EOPFM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14303}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}{14303}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_EOPFM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_EOPFM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14304}14304\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_EOPFM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_EOPFM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14305}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{14305}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_EPMISM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14306}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}{14306}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_EPMISM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_EPMISM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14307}14307\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_EPMISM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_EPMISM\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14308}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{14308}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_IEPINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14309}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}{14309}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_IEPINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_IEPINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14310}14310\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_IEPINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_IEPINT\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14311}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{14311}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_OEPINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14312}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}{14312}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_OEPINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_OEPINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14313}14313\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_OEPINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_OEPINT\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14314}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{14314}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14315}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}{14315}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_IISOIXFRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14316}14316\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_IISOIXFRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_IISOIXFRM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14317}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{14317}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos\ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14318}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}{14318}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk\ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14319}14319\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_PXFRM\_IISOOXFRM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14320}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{14320}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_FSUSPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14321}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}{14321}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_FSUSPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_FSUSPM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14322}14322\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_FSUSPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_FSUSPM\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14323}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{14323}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_PRTIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14324}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}{14324}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_PRTIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_PRTIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14325}14325\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_PRTIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_PRTIM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14326}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{14326}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_HCIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (25U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14327}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}{14327}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_HCIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_HCIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14328}14328\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_HCIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_HCIM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14329}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{14329}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_PTXFEM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14330}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}{14330}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_PTXFEM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_PTXFEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14331}14331\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_PTXFEM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_PTXFEM\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14332}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{14332}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14333}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}{14333}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_CIDSCHGM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14334}14334\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_CIDSCHGM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_CIDSCHGM\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14335}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{14335}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_DISCINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14336}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}{14336}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_DISCINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_DISCINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14337}14337\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_DISCINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_DISCINT\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14338}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{14338}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_SRQIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14339}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}{14339}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_SRQIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_SRQIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14340}14340\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_SRQIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_SRQIM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14341}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{14341}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_WUIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14342}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}{14342}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_WUIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GINTMSK\_WUIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14343}14343\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GINTMSK\_WUIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GINTMSK\_WUIM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14345}14345\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DAINT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14346}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{14346}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINT\_IEPINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14347}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}{14347}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINT\_IEPINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_DAINT\_IEPINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14348}14348\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINT\_IEPINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DAINT\_IEPINT\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14349}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{14349}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINT\_OEPINT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14350}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}{14350}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINT\_OEPINT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_DAINT\_OEPINT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14351}14351\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINT\_OEPINT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DAINT\_OEPINT\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14353}14353\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HAINTMSK\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14354}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{14354}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HAINTMSK\_HAINTM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14355}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}{14355}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HAINTMSK\_HAINTM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_HAINTMSK\_HAINTM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14356}14356\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HAINTMSK\_HAINTM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HAINTMSK\_HAINTM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14358}14358\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GRXSTSP\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14359}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{14359}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_EPNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14360}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}{14360}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_EPNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_GRXSTSP\_EPNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14361}14361\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_EPNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRXSTSP\_EPNUM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14362}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{14362}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_BCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14363}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}{14363}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_BCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFUL\ <<\ USB\_OTG\_GRXSTSP\_BCNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14364}14364\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_BCNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRXSTSP\_BCNT\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14365}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{14365}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_DPID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14366}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}{14366}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_DPID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_GRXSTSP\_DPID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14367}14367\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_DPID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRXSTSP\_DPID\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14368}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{14368}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_PKTSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14369}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}{14369}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_PKTSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_GRXSTSP\_PKTSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14370}14370\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXSTSP\_PKTSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRXSTSP\_PKTSTS\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14372}14372\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DAINTMSK\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14373}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{14373}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINTMSK\_IEPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14374}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}{14374}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINTMSK\_IEPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_DAINTMSK\_IEPM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14375}14375\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINTMSK\_IEPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DAINTMSK\_IEPM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14376}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{14376}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINTMSK\_OEPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14377}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}{14377}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINTMSK\_OEPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_DAINTMSK\_OEPM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14378}14378\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DAINTMSK\_OEPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DAINTMSK\_OEPM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14380}14380\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GRXFSIZ\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14381}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{14381}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXFSIZ\_RXFD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14382}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}{14382}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXFSIZ\_RXFD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_GRXFSIZ\_RXFD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14383}14383\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GRXFSIZ\_RXFD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GRXFSIZ\_RXFD\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14385}14385\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DVBUSDIS\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14386}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{14386}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14387}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}{14387}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_DVBUSDIS\_VBUSDT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14388}14388\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DVBUSDIS\_VBUSDT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DVBUSDIS\_VBUSDT\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14390}14390\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ OTG\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14391}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{14391}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_NPTXFSA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14392}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}{14392}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_NPTXFSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_NPTXFSA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14393}14393\ \textcolor{preprocessor}{\#define\ USB\_OTG\_NPTXFSA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_NPTXFSA\_Msk\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14394}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{14394}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_NPTXFD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14395}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}{14395}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_NPTXFD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_NPTXFD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14396}14396\ \textcolor{preprocessor}{\#define\ USB\_OTG\_NPTXFD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_NPTXFD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14397}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{14397}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_TX0FSA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14398}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}{14398}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_TX0FSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_TX0FSA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14399}14399\ \textcolor{preprocessor}{\#define\ USB\_OTG\_TX0FSA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_TX0FSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14400}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{14400}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_TX0FD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14401}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}{14401}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_TX0FD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_TX0FD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14402}14402\ \textcolor{preprocessor}{\#define\ USB\_OTG\_TX0FD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_TX0FD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14404}14404\ \textcolor{comment}{/********************\ \ Bit\ definition\ forUSB\_OTG\_DVBUSPULSE\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14405}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{14405}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14406}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}{14406}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFUL\ <<\ USB\_OTG\_DVBUSPULSE\_DVBUSP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14407}14407\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DVBUSPULSE\_DVBUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DVBUSPULSE\_DVBUSP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14409}14409\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GNPTXSTS\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14410}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{14410}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14411}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}{14411}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14412}14412\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXFSAV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GNPTXSTS\_NPTXFSAV\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14414}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{14414}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14415}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}{14415}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFUL\ <<\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14416}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}{14416}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14417}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}{14417}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14418}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}{14418}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14419}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}{14419}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14420}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}{14420}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14421}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}{14421}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14422}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}{14422}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14423}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}{14423}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14424}14424\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x80UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTQXSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14426}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{14426}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (24U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14427}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}{14427}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14428}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}{14428}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14429}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}{14429}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14430}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}{14430}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14431}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}{14431}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14432}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}{14432}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14433}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}{14433}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14434}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}{14434}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14435}14435\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USB\_OTG\_GNPTXSTS\_NPTXQTOP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14437}14437\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DTHRCTL\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14438}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{14438}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos\ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14439}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}{14439}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DTHRCTL\_NONISOTHREN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14440}14440\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_NONISOTHREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DTHRCTL\_NONISOTHREN\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14441}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{14441}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14442}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}{14442}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DTHRCTL\_ISOTHREN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14443}14443\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_ISOTHREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DTHRCTL\_ISOTHREN\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14445}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{14445}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14446}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}{14446}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14447}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}{14447}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14448}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}{14448}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14449}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}{14449}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14450}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}{14450}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14451}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}{14451}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14452}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}{14452}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14453}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}{14453}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14454}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}{14454}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14455}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}{14455}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14456}14456\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ USB\_OTG\_DTHRCTL\_TXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14457}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{14457}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHREN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14458}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}{14458}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHREN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHREN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14459}14459\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHREN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DTHRCTL\_RXTHREN\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14461}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{14461}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14462}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}{14462}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1FFUL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14463}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}{14463}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14464}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}{14464}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x001UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14465}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}{14465}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x002UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14466}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}{14466}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x004UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14467}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}{14467}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x008UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14468}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}{14468}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x010UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14469}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}{14469}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x020UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14470}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}{14470}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x040UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14471}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}{14471}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x080UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14472}14472\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x100UL\ <<\ USB\_OTG\_DTHRCTL\_RXTHRLEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14473}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{14473}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_ARPEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14474}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}{14474}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_ARPEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DTHRCTL\_ARPEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14475}14475\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTHRCTL\_ARPEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DTHRCTL\_ARPEN\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14477}14477\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DIEPEMPMSK\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14478}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{14478}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos\ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14479}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}{14479}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk\ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14480}14480\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEMPMSK\_INEPTXFEM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14482}14482\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DEACHINT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14483}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{14483}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINT\_IEP1INT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14484}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}{14484}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINT\_IEP1INT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DEACHINT\_IEP1INT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14485}14485\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINT\_IEP1INT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DEACHINT\_IEP1INT\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14486}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{14486}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINT\_OEP1INT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14487}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}{14487}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINT\_OEP1INT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DEACHINT\_OEP1INT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14488}14488\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINT\_OEP1INT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DEACHINT\_OEP1INT\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14490}14490\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_GCCFG\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14491}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{14491}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_PWRDWN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14492}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}{14492}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_PWRDWN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GCCFG\_PWRDWN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14493}14493\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_PWRDWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GCCFG\_PWRDWN\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14494}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d5a74bbfa9c61ca56b7b1f5a511dd3}{14494}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_I2CPADEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14495}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048469450e7d634cafa2e5677e5182b3}{14495}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_I2CPADEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GCCFG\_I2CPADEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14496}14496\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_I2CPADEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GCCFG\_I2CPADEN\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14497}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234c38562741de2c25aa2d87a53b2b9}{14497}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_VBUSASEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14498}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a0db31f98476dc46d77a77475c2991}{14498}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_VBUSASEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GCCFG\_VBUSASEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14499}14499\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_VBUSASEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GCCFG\_VBUSASEN\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14500}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11b625bb997a725e1965d4a678f0bea4}{14500}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_VBUSBSEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14501}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa57c29a5c04621f54b2125536d11b2}{14501}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_VBUSBSEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GCCFG\_VBUSBSEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14502}14502\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_VBUSBSEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GCCFG\_VBUSBSEN\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14503}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e05968150501b4f565898b43d33aed8}{14503}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_SOFOUTEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14504}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3caba9befa711f3bdeb99e0ed33d608}{14504}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_SOFOUTEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GCCFG\_SOFOUTEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14505}14505\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_SOFOUTEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GCCFG\_SOFOUTEN\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14506}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a118dc6bff7012b8a6d944b15089b8}{14506}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_NOVBUSSENS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14507}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b38845c9338d0637983b3d81fc0c95d}{14507}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_NOVBUSSENS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_GCCFG\_NOVBUSSENS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14508}14508\ \textcolor{preprocessor}{\#define\ USB\_OTG\_GCCFG\_NOVBUSSENS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_GCCFG\_NOVBUSSENS\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14510}14510\ \textcolor{comment}{/********************\ \ Bit\ definition\ forUSB\_OTG\_DEACHINTMSK\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14511}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{14511}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos\ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14512}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}{14512}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14513}14513\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINTMSK\_IEP1INTM\ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DEACHINTMSK\_IEP1INTM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14514}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{14514}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos\ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14515}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}{14515}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14516}14516\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DEACHINTMSK\_OEP1INTM\ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DEACHINTMSK\_OEP1INTM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14518}14518\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_CID\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14519}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{14519}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CID\_PRODUCT\_ID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14520}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}{14520}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CID\_PRODUCT\_ID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ USB\_OTG\_CID\_PRODUCT\_ID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14521}14521\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CID\_PRODUCT\_ID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_CID\_PRODUCT\_ID\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14523}14523\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DIEPEACHMSK1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14524}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1c74dcd04816e72d4dcb0cb87407bb}{14524}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14525}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c}{14525}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14526}14526\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_XFRCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEACHMSK1\_XFRCM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14527}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd0e0b574eba98114663d2eafcd3efd}{14527}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14528}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd}{14528}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPEACHMSK1\_EPDM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14529}14529\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_EPDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEACHMSK1\_EPDM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14530}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460e8e6ba9daf019aa81f13d097a19fc}{14530}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14531}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead}{14531}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPEACHMSK1\_TOM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14532}14532\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_TOM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEACHMSK1\_TOM\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14533}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f86ddcb79c7f4467cdcd206e95dec7e}{14533}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14534}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac}{14534}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14535}14535\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEACHMSK1\_ITTXFEMSK\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14536}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc16990fc5f01933112bbba2fa079a9}{14536}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14537}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc}{14537}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14538}14538\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_INEPNMM\ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEACHMSK1\_INEPNMM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14539}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720ea28b3588862d6054ca5b13a7a883}{14539}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14540}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06}{14540}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14541}14541\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_INEPNEM\ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEACHMSK1\_INEPNEM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14542}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ade985d4eb585dc25efe080981d66}{14542}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14543}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866}{14543}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14544}14544\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_TXFURM\ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEACHMSK1\_TXFURM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14545}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942df01e1be13f057f2e7ecc286d1621}{14545}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14546}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8}{14546}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPEACHMSK1\_BIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14547}14547\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_BIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEACHMSK1\_BIM\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14548}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{14548}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14549}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}{14549}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPEACHMSK1\_NAKM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14550}14550\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPEACHMSK1\_NAKM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPEACHMSK1\_NAKM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14552}14552\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HPRT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14553}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{14553}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PCSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14554}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}{14554}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PCSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PCSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14555}14555\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PCSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PCSTS\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14556}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{14556}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PCDET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14557}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}{14557}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PCDET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PCDET\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14558}14558\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PCDET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PCDET\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14559}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{14559}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14560}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}{14560}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PENA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14561}14561\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PENA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PENA\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14562}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{14562}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PENCHNG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14563}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}{14563}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PENCHNG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PENCHNG\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14564}14564\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PENCHNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PENCHNG\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14565}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{14565}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_POCA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14566}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}{14566}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_POCA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_POCA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14567}14567\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_POCA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_POCA\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14568}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{14568}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_POCCHNG\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14569}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}{14569}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_POCCHNG\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_POCCHNG\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14570}14570\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_POCCHNG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_POCCHNG\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14571}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{14571}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PRES\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14572}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}{14572}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PRES\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PRES\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14573}14573\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PRES\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PRES\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14574}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{14574}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PSUSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14575}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}{14575}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PSUSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PSUSP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14576}14576\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PSUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PSUSP\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14577}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{14577}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PRST\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14578}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}{14578}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PRST\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PRST\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14579}14579\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PRST\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14581}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{14581}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PLSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14582}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}{14582}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PLSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_HPRT\_PLSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14583}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}{14583}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PLSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PLSTS\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14584}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}{14584}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PLSTS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PLSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14585}14585\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PLSTS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_HPRT\_PLSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14586}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{14586}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PPWR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14587}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}{14587}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PPWR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PPWR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14588}14588\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PPWR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PPWR\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14590}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{14590}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PTCTL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14591}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}{14591}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PTCTL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_HPRT\_PTCTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14592}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}{14592}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PTCTL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PTCTL\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14593}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}{14593}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PTCTL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PTCTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14594}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}{14594}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PTCTL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_HPRT\_PTCTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14595}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}{14595}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PTCTL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_HPRT\_PTCTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14596}14596\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PTCTL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ USB\_OTG\_HPRT\_PTCTL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14598}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{14598}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PSPD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14599}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}{14599}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PSPD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_HPRT\_PSPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14600}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}{14600}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PSPD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPRT\_PSPD\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14601}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}{14601}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PSPD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HPRT\_PSPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14602}14602\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPRT\_PSPD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_HPRT\_PSPD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14604}14604\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DOEPEACHMSK1\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14605}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1124b10adb855eb49ab052fd8f7adf5}{14605}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos\ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14606}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21}{14606}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14607}14607\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_XFRCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_XFRCM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14608}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0d1dc807789f08756d5eebc35065e5}{14608}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14609}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e}{14609}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_EPDM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14610}14610\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_EPDM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_EPDM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14611}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae427974c1d2cd44962a72e5ad4d9e68}{14611}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14612}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035}{14612}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_TOM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14613}14613\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_TOM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_TOM\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14614}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958f2820ea10558695b00400bfed9927}{14614}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos\ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14615}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d}{14615}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14616}14616\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_ITTXFEMSK\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14617}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{14617}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos\ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14618}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}{14618}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14619}14619\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_INEPNMM\ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_INEPNMM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14620}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b4fd478ae41b36f08356f9c98840d5}{14620}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos\ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14621}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818}{14621}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk\ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14622}14622\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_INEPNEM\ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_INEPNEM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14623}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd6db454cff3d758f6d9d36f8bac8c1}{14623}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos\ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14624}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560}{14624}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk\ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14625}14625\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_TXFURM\ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_TXFURM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14626}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b101ae377598650c667420a8465cef}{14626}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14627}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26}{14627}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_BIM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14628}14628\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_BIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_BIM\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14629}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{14629}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos\ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14630}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}{14630}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_BERRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14631}14631\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_BERRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_BERRM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14632}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{14632}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14633}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}{14633}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_NAKM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14634}14634\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_NAKM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_NAKM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14635}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{14635}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos\ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14636}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}{14636}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPEACHMSK1\_NYETM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14637}14637\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPEACHMSK1\_NYETM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPEACHMSK1\_NYETM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14639}14639\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HPTXFSIZ\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14640}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{14640}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14641}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}{14641}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_HPTXFSIZ\_PTXSA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14642}14642\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXFSIZ\_PTXSA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPTXFSIZ\_PTXSA\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14643}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{14643}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14644}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}{14644}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_HPTXFSIZ\_PTXFD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14645}14645\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HPTXFSIZ\_PTXFD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HPTXFSIZ\_PTXFD\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14647}14647\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DIEPCTL\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14648}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{14648}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_MPSIZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14649}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}{14649}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_MPSIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFUL\ <<\ USB\_OTG\_DIEPCTL\_MPSIZ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14650}14650\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_MPSIZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_MPSIZ\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14651}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{14651}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_USBAEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14652}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}{14652}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_USBAEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_USBAEP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14653}14653\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_USBAEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_USBAEP\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14654}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{14654}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos\ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14655}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}{14655}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14656}14656\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EONUM\_DPID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_EONUM\_DPID\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14657}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{14657}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_NAKSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14658}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}{14658}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_NAKSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_NAKSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14659}14659\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_NAKSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_NAKSTS\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14661}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{14661}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14662}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}{14662}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_DIEPCTL\_EPTYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14663}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}{14663}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_EPTYP\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14664}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}{14664}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPTYP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_EPTYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14665}14665\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPTYP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DIEPCTL\_EPTYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14666}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{14666}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_STALL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14667}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}{14667}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_STALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_STALL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14668}14668\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_STALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_STALL\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14670}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{14670}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_TXFNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14671}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}{14671}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_TXFNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_DIEPCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14672}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}{14672}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_TXFNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_TXFNUM\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14673}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}{14673}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_TXFNUM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14674}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}{14674}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_TXFNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DIEPCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14675}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}{14675}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_TXFNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_DIEPCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14676}14676\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_TXFNUM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ USB\_OTG\_DIEPCTL\_TXFNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14677}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{14677}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_CNAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14678}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}{14678}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_CNAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_CNAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14679}14679\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_CNAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_CNAK\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14680}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{14680}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_SNAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14681}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}{14681}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_SNAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_SNAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14682}14682\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_SNAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_SNAK\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14683}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{14683}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14684}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}{14684}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14685}14685\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_SD0PID\_SEVNFRM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14686}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{14686}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_SODDFRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14687}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}{14687}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_SODDFRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_SODDFRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14688}14688\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_SODDFRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_SODDFRM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14689}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{14689}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14690}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}{14690}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_EPDIS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14691}14691\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_EPDIS\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14692}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{14692}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14693}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}{14693}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPCTL\_EPENA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14694}14694\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPCTL\_EPENA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPCTL\_EPENA\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14696}14696\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HCCHAR\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14697}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{14697}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_MPSIZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14698}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}{14698}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_MPSIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFUL\ <<\ USB\_OTG\_HCCHAR\_MPSIZ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14699}14699\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_MPSIZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_MPSIZ\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14701}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{14701}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14702}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}{14702}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_HCCHAR\_EPNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14703}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}{14703}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_EPNUM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14704}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}{14704}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPNUM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCCHAR\_EPNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14705}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}{14705}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_HCCHAR\_EPNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14706}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}{14706}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_HCCHAR\_EPNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14707}14707\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPNUM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ USB\_OTG\_HCCHAR\_EPNUM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14708}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{14708}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPDIR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14709}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}{14709}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPDIR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCCHAR\_EPDIR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14710}14710\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPDIR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_EPDIR\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14711}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{14711}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_LSDEV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14712}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}{14712}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_LSDEV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCCHAR\_LSDEV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14713}14713\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_LSDEV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_LSDEV\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14715}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{14715}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14716}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}{14716}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_HCCHAR\_EPTYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14717}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}{14717}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_EPTYP\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14718}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}{14718}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPTYP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCCHAR\_EPTYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14719}14719\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_EPTYP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_HCCHAR\_EPTYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14721}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{14721}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_MC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14722}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}{14722}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_MC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_HCCHAR\_MC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14723}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}{14723}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_MC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_MC\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14724}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}{14724}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_MC\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCCHAR\_MC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14725}14725\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_MC\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_HCCHAR\_MC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14727}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{14727}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (22U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14728}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}{14728}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ USB\_OTG\_HCCHAR\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14729}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}{14729}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_DAD\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14730}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}{14730}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_OTG\_HCCHAR\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14731}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}{14731}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_OTG\_HCCHAR\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14732}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}{14732}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_OTG\_HCCHAR\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14733}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}{14733}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_OTG\_HCCHAR\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14734}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}{14734}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_OTG\_HCCHAR\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14735}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}{14735}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USB\_OTG\_HCCHAR\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14736}14736\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_DAD\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USB\_OTG\_HCCHAR\_DAD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14737}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{14737}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_ODDFRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14738}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}{14738}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_ODDFRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCCHAR\_ODDFRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14739}14739\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_ODDFRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_ODDFRM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14740}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{14740}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_CHDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14741}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}{14741}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_CHDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCCHAR\_CHDIS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14742}14742\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_CHDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_CHDIS\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14743}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{14743}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_CHENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14744}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}{14744}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_CHENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCCHAR\_CHENA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14745}14745\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCCHAR\_CHENA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCCHAR\_CHENA\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14747}14747\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HCSPLT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14748}14748\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14749}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{14749}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14750}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}{14750}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ USB\_OTG\_HCSPLT\_PRTADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14751}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}{14751}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCSPLT\_PRTADDR\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14752}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}{14752}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_OTG\_HCSPLT\_PRTADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14753}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}{14753}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_OTG\_HCSPLT\_PRTADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14754}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}{14754}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_OTG\_HCSPLT\_PRTADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14755}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}{14755}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_OTG\_HCSPLT\_PRTADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14756}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}{14756}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_OTG\_HCSPLT\_PRTADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14757}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}{14757}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USB\_OTG\_HCSPLT\_PRTADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14758}14758\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_PRTADDR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USB\_OTG\_HCSPLT\_PRTADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14760}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{14760}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14761}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}{14761}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FUL\ <<\ USB\_OTG\_HCSPLT\_HUBADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14762}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}{14762}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCSPLT\_HUBADDR\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14763}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}{14763}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x01UL\ <<\ USB\_OTG\_HCSPLT\_HUBADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14764}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}{14764}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02UL\ <<\ USB\_OTG\_HCSPLT\_HUBADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14765}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}{14765}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x04UL\ <<\ USB\_OTG\_HCSPLT\_HUBADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14766}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}{14766}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x08UL\ <<\ USB\_OTG\_HCSPLT\_HUBADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14767}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}{14767}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x10UL\ <<\ USB\_OTG\_HCSPLT\_HUBADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14768}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}{14768}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x20UL\ <<\ USB\_OTG\_HCSPLT\_HUBADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14769}14769\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_HUBADDR\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x40UL\ <<\ USB\_OTG\_HCSPLT\_HUBADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14771}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{14771}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_XACTPOS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14772}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}{14772}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_XACTPOS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_HCSPLT\_XACTPOS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14773}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}{14773}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_XACTPOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCSPLT\_XACTPOS\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14774}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}{14774}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_XACTPOS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCSPLT\_XACTPOS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14775}14775\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_XACTPOS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_HCSPLT\_XACTPOS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14776}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{14776}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14777}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}{14777}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCSPLT\_COMPLSPLT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14778}14778\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_COMPLSPLT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCSPLT\_COMPLSPLT\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14779}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{14779}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_SPLITEN\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14780}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}{14780}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_SPLITEN\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCSPLT\_SPLITEN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14781}14781\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCSPLT\_SPLITEN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCSPLT\_SPLITEN\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14783}14783\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HCINT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14784}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{14784}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_XFRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14785}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}{14785}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_XFRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_XFRC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14786}14786\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_XFRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_XFRC\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14787}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{14787}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_CHH\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14788}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}{14788}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_CHH\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_CHH\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14789}14789\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_CHH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_CHH\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14790}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{14790}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_AHBERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14791}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}{14791}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_AHBERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_AHBERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14792}14792\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_AHBERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_AHBERR\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14793}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{14793}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_STALL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14794}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}{14794}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_STALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_STALL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14795}14795\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_STALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_STALL\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14796}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{14796}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_NAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14797}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}{14797}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_NAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_NAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14798}14798\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_NAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_NAK\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14799}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{14799}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_ACK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14800}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}{14800}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_ACK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_ACK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14801}14801\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_ACK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_ACK\_Msk\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14802}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{14802}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_NYET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14803}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}{14803}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_NYET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_NYET\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14804}14804\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_NYET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_NYET\_Msk\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14805}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{14805}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_TXERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14806}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}{14806}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_TXERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_TXERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14807}14807\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_TXERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_TXERR\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14808}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{14808}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_BBERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14809}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}{14809}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_BBERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_BBERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14810}14810\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_BBERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_BBERR\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14811}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{14811}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_FRMOR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14812}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}{14812}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_FRMOR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_FRMOR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14813}14813\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_FRMOR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_FRMOR\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14814}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{14814}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_DTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14815}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}{14815}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_DTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINT\_DTERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14816}14816\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINT\_DTERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINT\_DTERR\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14818}14818\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DIEPINT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14819}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{14819}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_XFRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14820}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}{14820}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_XFRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_XFRC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14821}14821\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_XFRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_XFRC\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14822}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{14822}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_EPDISD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14823}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}{14823}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_EPDISD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_EPDISD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14824}14824\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_EPDISD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_EPDISD\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14825}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854f2057e03eb6e282a34d4d26f5093}{14825}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_AHBERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14826}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630e92ca04288a83f7f515cedbf01ca9}{14826}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_AHBERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_AHBERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14827}14827\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_AHBERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_AHBERR\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14828}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{14828}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_TOC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14829}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}{14829}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_TOC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_TOC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14830}14830\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_TOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_TOC\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14831}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{14831}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_ITTXFE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14832}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}{14832}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_ITTXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_ITTXFE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14833}14833\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_ITTXFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_ITTXFE\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14834}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c72659090e081560681486217bc9e21}{14834}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_INEPNM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14835}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ac53eab340e711478e5509be40e13}{14835}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_INEPNM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_INEPNM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14836}14836\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_INEPNM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_INEPNM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14837}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{14837}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_INEPNE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14838}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}{14838}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_INEPNE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_INEPNE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14839}14839\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_INEPNE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_INEPNE\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14840}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{14840}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_TXFE\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14841}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}{14841}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_TXFE\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_TXFE\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14842}14842\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_TXFE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_TXFE\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14843}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{14843}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos\ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14844}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}{14844}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk\ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14845}14845\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_TXFIFOUDRN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_TXFIFOUDRN\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14846}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{14846}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_BNA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14847}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}{14847}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_BNA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_BNA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14848}14848\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_BNA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_BNA\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14849}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{14849}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (11U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14850}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}{14850}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_PKTDRPSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14851}14851\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_PKTDRPSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_PKTDRPSTS\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14852}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{14852}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_BERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (12U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14853}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}{14853}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_BERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_BERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14854}14854\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_BERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_BERR\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14855}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{14855}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_NAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14856}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}{14856}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_NAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DIEPINT\_NAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14857}14857\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPINT\_NAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPINT\_NAK\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14859}14859\ \textcolor{comment}{/********************\ \ Bit\ definition\ forUSB\_OTG\_HCINTMSK\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14860}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{14860}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_XFRCM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14861}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}{14861}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_XFRCM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_XFRCM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14862}14862\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_XFRCM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_XFRCM\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14863}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{14863}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_CHHM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14864}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}{14864}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_CHHM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_CHHM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14865}14865\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_CHHM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_CHHM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14866}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{14866}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_AHBERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14867}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}{14867}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_AHBERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_AHBERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14868}14868\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_AHBERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_AHBERR\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14869}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{14869}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_STALLM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14870}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}{14870}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_STALLM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_STALLM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14871}14871\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_STALLM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_STALLM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14872}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{14872}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_NAKM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14873}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}{14873}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_NAKM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_NAKM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14874}14874\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_NAKM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_NAKM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14875}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{14875}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_ACKM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14876}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}{14876}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_ACKM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_ACKM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14877}14877\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_ACKM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_ACKM\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14878}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{14878}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_NYET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14879}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}{14879}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_NYET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_NYET\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14880}14880\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_NYET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_NYET\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14881}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{14881}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_TXERRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (7U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14882}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}{14882}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_TXERRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_TXERRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14883}14883\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_TXERRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_TXERRM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14884}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{14884}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_BBERRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14885}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}{14885}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_BBERRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_BBERRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14886}14886\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_BBERRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_BBERRM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14887}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{14887}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_FRMORM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (9U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14888}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}{14888}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_FRMORM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_FRMORM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14889}14889\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_FRMORM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_FRMORM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14890}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{14890}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_DTERRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (10U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14891}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}{14891}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_DTERRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCINTMSK\_DTERRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14892}14892\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCINTMSK\_DTERRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCINTMSK\_DTERRM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14894}14894\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DIEPTSIZ\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14895}14895\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14896}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{14896}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14897}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}{14897}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14898}14898\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTSIZ\_XFRSIZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPTSIZ\_XFRSIZ\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14899}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{14899}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14900}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}{14900}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_OTG\_DIEPTSIZ\_PKTCNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14901}14901\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTSIZ\_PKTCNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPTSIZ\_PKTCNT\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14902}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{14902}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14903}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}{14903}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_DIEPTSIZ\_MULCNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14904}14904\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTSIZ\_MULCNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPTSIZ\_MULCNT\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14905}14905\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HCTSIZ\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14906}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{14906}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14907}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}{14907}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ USB\_OTG\_HCTSIZ\_XFRSIZ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14908}14908\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_XFRSIZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCTSIZ\_XFRSIZ\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14909}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{14909}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_PKTCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14910}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}{14910}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_PKTCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_OTG\_HCTSIZ\_PKTCNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14911}14911\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_PKTCNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCTSIZ\_PKTCNT\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14912}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{14912}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_DOPING\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14913}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}{14913}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_DOPING\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCTSIZ\_DOPING\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14914}14914\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_DOPING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCTSIZ\_DOPING\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14915}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{14915}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_DPID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14916}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}{14916}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_DPID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_HCTSIZ\_DPID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14917}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}{14917}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_DPID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCTSIZ\_DPID\_Msk\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14918}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}{14918}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_DPID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_HCTSIZ\_DPID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14919}14919\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCTSIZ\_DPID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_HCTSIZ\_DPID\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14921}14921\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DIEPDMA\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14922}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{14922}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPDMA\_DMAADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14923}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}{14923}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPDMA\_DMAADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ USB\_OTG\_DIEPDMA\_DMAADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14924}14924\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPDMA\_DMAADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPDMA\_DMAADDR\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14926}14926\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_HCDMA\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14927}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{14927}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCDMA\_DMAADDR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14928}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}{14928}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCDMA\_DMAADDR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFFFFFUL\ <<\ USB\_OTG\_HCDMA\_DMAADDR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14929}14929\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HCDMA\_DMAADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_HCDMA\_DMAADDR\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14931}14931\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DTXFSTS\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14932}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{14932}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14933}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}{14933}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_DTXFSTS\_INEPTFSAV\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14934}14934\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DTXFSTS\_INEPTFSAV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DTXFSTS\_INEPTFSAV\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14936}14936\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DIEPTXF\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14937}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{14937}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14938}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}{14938}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_DIEPTXF\_INEPTXSA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14939}14939\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTXF\_INEPTXSA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPTXF\_INEPTXSA\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14940}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{14940}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (16U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14941}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}{14941}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0xFFFFUL\ <<\ USB\_OTG\_DIEPTXF\_INEPTXFD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14942}14942\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DIEPTXF\_INEPTXFD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DIEPTXF\_INEPTXFD\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14944}14944\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DOEPCTL\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14945}14945\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14946}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{14946}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_MPSIZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14947}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}{14947}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_MPSIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFUL\ <<\ USB\_OTG\_DOEPCTL\_MPSIZ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14948}14948\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_MPSIZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_MPSIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14949}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{14949}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_USBAEP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14950}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}{14950}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_USBAEP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_USBAEP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14951}14951\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_USBAEP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_USBAEP\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14952}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{14952}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_NAKSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14953}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}{14953}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_NAKSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_NAKSTS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14954}14954\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_NAKSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_NAKSTS\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14955}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{14955}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos\ \ \ \ \ \ \ (28U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14956}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}{14956}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk\ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14957}14957\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_SD0PID\_SEVNFRM\_Msk\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14958}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{14958}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SODDFRM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14959}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}{14959}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SODDFRM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_SODDFRM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14960}14960\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SODDFRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_SODDFRM\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14961}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{14961}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPTYP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (18U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14962}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}{14962}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPTYP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_DOEPCTL\_EPTYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14963}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}{14963}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPTYP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_EPTYP\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14964}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}{14964}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPTYP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_EPTYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14965}14965\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPTYP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DOEPCTL\_EPTYP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14966}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{14966}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SNPM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (20U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14967}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}{14967}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SNPM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_SNPM\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14968}14968\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SNPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_SNPM\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14969}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{14969}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_STALL\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14970}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}{14970}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_STALL\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_STALL\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14971}14971\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_STALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_STALL\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14972}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{14972}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_CNAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (26U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14973}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}{14973}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_CNAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_CNAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14974}14974\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_CNAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_CNAK\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14975}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{14975}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SNAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (27U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14976}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}{14976}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SNAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_SNAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14977}14977\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_SNAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_SNAK\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14978}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{14978}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (30U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14979}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}{14979}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_EPDIS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14980}14980\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_EPDIS\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14981}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{14981}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPENA\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (31U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14982}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}{14982}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPENA\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPCTL\_EPENA\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14983}14983\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPCTL\_EPENA\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPCTL\_EPENA\_Msk\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14985}14985\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DOEPINT\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14986}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{14986}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_XFRC\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14987}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}{14987}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_XFRC\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_XFRC\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14988}14988\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_XFRC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_XFRC\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14989}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{14989}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_EPDISD\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14990}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}{14990}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_EPDISD\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_EPDISD\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14991}14991\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_EPDISD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_EPDISD\_Msk\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14992}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfe74336fa143f3b5a536a74ff77dcb}{14992}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_AHBERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14993}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8957520b45ebd1ed0000d8a0c0cc9ef6}{14993}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_AHBERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_AHBERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14994}14994\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_AHBERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_AHBERR\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14995}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{14995}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_STUP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (3U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14996}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}{14996}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_STUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_STUP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14997}14997\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_STUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_STUP\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14998}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{14998}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_OTEPDIS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l14999}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}{14999}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_OTEPDIS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_OTEPDIS\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15000}15000\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_OTEPDIS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_OTEPDIS\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15001}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c064a7156878cca72817277cce28cef}{15001}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_OTEPSPR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (5U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15002}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2451732dfee15831f09e28041dabf9ce}{15002}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_OTEPSPR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_OTEPSPR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15003}15003\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_OTEPSPR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_OTEPSPR\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15004}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{15004}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_B2BSTUP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (6U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15005}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}{15005}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_B2BSTUP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_B2BSTUP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15006}15006\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_B2BSTUP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_B2BSTUP\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15007}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5870176a1b59ee2048b23087b677ae}{15007}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos\ \ \ \ \ \ \ \ \ \ \ \ (8U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15008}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf82df64a03b0a9f6915a36a750488ac}{15008}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk\ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_OUTPKTERR\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15009}15009\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_OUTPKTERR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_OUTPKTERR\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15010}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa6114d1a7f5860c94bc9eb1ef1207c}{15010}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_NAK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (13U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15011}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1b7add4ca4362bb47501b456d3bb8b}{15011}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_NAK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_NAK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15012}15012\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_NAK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_NAK\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15013}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{15013}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_NYET\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (14U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15014}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}{15014}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_NYET\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_NYET\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15015}15015\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_NYET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_NYET\_Msk\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15016}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c90fbb29ef97f0974e4040889d12e34}{15016}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_STPKTRX\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15017}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d44e256af7596e109c61925dbdb6fd}{15017}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_STPKTRX\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPINT\_STPKTRX\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15018}15018\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPINT\_STPKTRX\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPINT\_STPKTRX\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15019}15019\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ USB\_OTG\_DOEPTSIZ\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15020}15020\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15021}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{15021}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15022}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}{15022}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFFFUL\ <<\ USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15023}15023\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_XFRSIZ\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPTSIZ\_XFRSIZ\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15024}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{15024}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (19U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15025}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}{15025}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3FFUL\ <<\ USB\_OTG\_DOEPTSIZ\_PKTCNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15026}15026\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_PKTCNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPTSIZ\_PKTCNT\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15028}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{15028}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ (29U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15029}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}{15029}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15030}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}{15030}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_STUPCNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DOEPTSIZ\_STUPCNT\_Msk\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15031}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}{15031}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_STUPCNT\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15032}15032\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DOEPTSIZ\_STUPCNT\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DOEPTSIZ\_STUPCNT\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15034}15034\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ PCGCCTL\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15035}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4f9a974fab851fcfb0803ba5380b8d}{15035}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_STOPCLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15036}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25}{15036}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_STOPCLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_PCGCCTL\_STOPCLK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15037}15037\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_STOPCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_PCGCCTL\_STOPCLK\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15038}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05b7e567009a05c0fbc460de78ece1f}{15038}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_GATECLK\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15039}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849}{15039}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_GATECLK\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_PCGCCTL\_GATECLK\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15040}15040\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_GATECLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_PCGCCTL\_GATECLK\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15041}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{15041}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15042}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}{15042}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_PCGCCTL\_PHYSUSP\_Pos)\ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15043}15043\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PCGCCTL\_PHYSUSP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_PCGCCTL\_PHYSUSP\_Msk\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15045}15045\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15046}15046\ \textcolor{comment}{/********************\ \ Bit\ definition\ for\ OTG\ register\ \ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15047}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{15047}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CHNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15048}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}{15048}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CHNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_CHNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15049}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}{15049}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CHNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_CHNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15050}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}{15050}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CHNUM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_CHNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15051}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}{15051}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CHNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_CHNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15052}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}{15052}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CHNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_CHNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15053}15053\ \textcolor{preprocessor}{\#define\ USB\_OTG\_CHNUM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ USB\_OTG\_CHNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15054}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{15054}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_BCNT\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (4U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15055}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}{15055}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_BCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x7FFUL\ <<\ USB\_OTG\_BCNT\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15056}15056\ \textcolor{preprocessor}{\#define\ USB\_OTG\_BCNT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_BCNT\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15058}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{15058}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DPID\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (15U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15059}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}{15059}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DPID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x3UL\ <<\ USB\_OTG\_DPID\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15060}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}{15060}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DPID\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_DPID\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15061}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}{15061}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DPID\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_DPID\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15062}15062\ \textcolor{preprocessor}{\#define\ USB\_OTG\_DPID\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_DPID\_Pos)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15064}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{15064}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PKTSTS\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (17U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15065}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}{15065}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PKTSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_PKTSTS\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15066}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}{15066}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PKTSTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_PKTSTS\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15067}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}{15067}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PKTSTS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_PKTSTS\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15068}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}{15068}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PKTSTS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_PKTSTS\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15069}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}{15069}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PKTSTS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_PKTSTS\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15070}15070\ \textcolor{preprocessor}{\#define\ USB\_OTG\_PKTSTS\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ USB\_OTG\_PKTSTS\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15072}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{15072}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_EPNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15073}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}{15073}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_EPNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_EPNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15074}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}{15074}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_EPNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_EPNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15075}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}{15075}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_EPNUM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_EPNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15076}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}{15076}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_EPNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_EPNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15077}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}{15077}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_EPNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_EPNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15078}15078\ \textcolor{preprocessor}{\#define\ USB\_OTG\_EPNUM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ USB\_OTG\_EPNUM\_Pos)\ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15080}\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{15080}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FRMNUM\_Pos\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (21U)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15081}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}{15081}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FRMNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0xFUL\ <<\ USB\_OTG\_FRMNUM\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15082}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}{15082}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FRMNUM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USB\_OTG\_FRMNUM\_Msk\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15083}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}{15083}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FRMNUM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x1UL\ <<\ USB\_OTG\_FRMNUM\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15084}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}{15084}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FRMNUM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x2UL\ <<\ USB\_OTG\_FRMNUM\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15085}\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}{15085}}\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FRMNUM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x4UL\ <<\ USB\_OTG\_FRMNUM\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15086}15086\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FRMNUM\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x8UL\ <<\ USB\_OTG\_FRMNUM\_Pos)\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15099}15099\ \textcolor{comment}{/*******************************\ ADC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15100}15100\ \textcolor{preprocessor}{\#define\ IS\_ADC\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ ADC1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15101}15101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ ADC2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15102}15102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ ADC3))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15103}15103\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15104}15104\ \textcolor{preprocessor}{\#define\ IS\_ADC\_MULTIMODE\_MASTER\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC1)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15105}15105\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15106}15106\ \textcolor{preprocessor}{\#define\ IS\_ADC\_COMMON\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ ADC123\_COMMON)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15107}15107\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15108}15108\ \textcolor{comment}{/*******************************\ CAN\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15109}15109\ \textcolor{preprocessor}{\#define\ IS\_CAN\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ CAN1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15110}15110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ CAN2))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15111}15111\ \textcolor{comment}{/*******************************\ CRC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15112}15112\ \textcolor{preprocessor}{\#define\ IS\_CRC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ CRC)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15113}15113\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15114}15114\ \textcolor{comment}{/*******************************\ DAC\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15115}15115\ \textcolor{preprocessor}{\#define\ IS\_DAC\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ DAC1)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15116}15116\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15117}15117\ \textcolor{comment}{/*******************************\ DCMI\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15118}15118\ \textcolor{preprocessor}{\#define\ IS\_DCMI\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ DCMI)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15119}15119\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15120}15120\ \textcolor{comment}{/********************************\ DMA\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15121}15121\ \textcolor{preprocessor}{\#define\ IS\_DMA\_STREAM\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ DMA1\_Stream0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15122}15122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15123}15123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15124}15124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15125}15125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15126}15126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15127}15127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15128}15128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA1\_Stream7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15129}15129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15130}15130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15131}15131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15132}15132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15133}15133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15134}15134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15135}15135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15136}15136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ DMA2\_Stream7))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15137}15137\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15138}15138\ \textcolor{comment}{/*******************************\ GPIO\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15139}15139\ \textcolor{preprocessor}{\#define\ IS\_GPIO\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ GPIOA)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15140}15140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOB)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15141}15141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOC)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15142}15142\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOD)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15143}15143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15144}15144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15145}15145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOG)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15146}15146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15147}15147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ GPIOI))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15148}15148\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15149}15149\ \textcolor{comment}{/********************************\ I2C\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15150}15150\ \textcolor{preprocessor}{\#define\ IS\_I2C\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2C1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15151}15151\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15152}15152\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2C3))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15153}15153\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15154}15154\ \textcolor{comment}{/*******************************\ SMBUS\ Instances\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15155}15155\ \textcolor{preprocessor}{\#define\ IS\_SMBUS\_ALL\_INSTANCE\ \ \ \ \ \ \ \ \ IS\_I2C\_ALL\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15156}15156\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15157}15157\ \textcolor{comment}{/********************************\ I2S\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15158}15158\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15159}15159\ \textcolor{preprocessor}{\#define\ IS\_I2S\_ALL\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ SPI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15160}15160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI3))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15161}15161\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15162}15162\ \textcolor{comment}{/***************************\ I2S\ Extended\ Instances\ ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15163}15163\ \textcolor{preprocessor}{\#define\ IS\_I2S\_EXT\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ I2S2ext)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15164}15164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ I2S3ext))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15165}15165\ \textcolor{comment}{/*\ Legacy\ Defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15166}15166\ \textcolor{preprocessor}{\#define\ IS\_I2S\_ALL\_INSTANCE\_EXT\ \ \ \ IS\_I2S\_EXT\_ALL\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15167}15167\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15168}15168\ \textcolor{comment}{/*******************************\ RNG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15169}15169\ \textcolor{preprocessor}{\#define\ IS\_RNG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RNG)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15170}15170\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15171}15171\ \textcolor{comment}{/******************************\ RTC\ Instances\ *********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15172}15172\ \textcolor{preprocessor}{\#define\ IS\_RTC\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ RTC)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15173}15173\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15174}15174\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15175}15175\ \textcolor{comment}{/********************************\ SPI\ Instances\ *******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15176}15176\ \textcolor{preprocessor}{\#define\ IS\_SPI\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ SPI1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15177}15177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15178}15178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ SPI3))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15179}15179\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15180}15180\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15181}15181\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ All\ supported\ instances\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15182}15182\ \textcolor{preprocessor}{\#define\ IS\_TIM\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15183}15183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15184}15184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15185}15185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15186}15186\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15187}15187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15188}15188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15189}15189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15190}15190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15191}15191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM10)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15192}15192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM11)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15193}15193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM12)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15194}15194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM13)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15195}15195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM14))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15196}15196\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15197}15197\ \textcolor{comment}{/*************\ TIM\ Instances\ :\ at\ least\ 1\ capture/compare\ channel\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15198}15198\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC1\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15199}15199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15200}15200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15201}15201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15202}15202\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15203}15203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15204}15204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15205}15205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM10)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15206}15206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM11)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15207}15207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM12)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15208}15208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM13)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15209}15209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM14))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15210}15210\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15211}15211\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 2\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15212}15212\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC2\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15213}15213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15214}15214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15215}15215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15216}15216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15217}15217\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15218}15218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15219}15219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15220}15220\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15221}15221\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 3\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15222}15222\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC3\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15223}15223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15224}15224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15225}15225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15226}15226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15227}15227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15228}15228\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15229}15229\ \textcolor{comment}{/************\ TIM\ Instances\ :\ at\ least\ 4\ capture/compare\ channels\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15230}15230\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CC4\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15231}15231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15232}15232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15233}15233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15234}15234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15235}15235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15236}15236\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15237}15237\ \textcolor{comment}{/********************\ TIM\ Instances\ :\ Advanced-\/control\ timers\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15238}15238\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ADVANCED\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15239}15239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15240}15240\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15241}15241\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ Timer\ input\ XOR\ function\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15242}15242\ \textcolor{preprocessor}{\#define\ IS\_TIM\_XOR\_INSTANCE(INSTANCE)\ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15243}15243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15244}15244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15245}15245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15246}15246\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15247}15247\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15248}15248\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15249}15249\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (UDE)\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15250}15250\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15251}15251\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15252}15252\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15253}15253\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15254}15254\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15255}15255\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15256}15256\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM7)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15257}15257\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15258}15258\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15259}15259\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (CCxDE)\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15260}15260\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMA\_CC\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15261}15261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15262}15262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15263}15263\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15264}15264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15265}15265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15266}15266\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15267}15267\ \textcolor{comment}{/************\ TIM\ Instances\ :\ DMA\ requests\ generation\ (COMDE)\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15268}15268\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCDMA\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15269}15269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15270}15270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15271}15271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15272}15272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15273}15273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15274}15274\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15275}15275\ \textcolor{comment}{/********************\ TIM\ Instances\ :\ DMA\ burst\ feature\ ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15276}15276\ \textcolor{preprocessor}{\#define\ IS\_TIM\_DMABURST\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15277}15277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15278}15278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15279}15279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15280}15280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15281}15281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15282}15282\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15283}15283\ \textcolor{comment}{/******\ TIM\ Instances\ :\ master\ mode\ available\ (TIMx\_CR2.MMS\ available\ )********/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15284}15284\ \textcolor{preprocessor}{\#define\ IS\_TIM\_MASTER\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15285}15285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15286}15286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15287}15287\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15288}15288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15289}15289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM6)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15290}15290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM7)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15291}15291\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15292}15292\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15293}15293\ \textcolor{comment}{/***********\ TIM\ Instances\ :\ Slave\ mode\ available\ (TIMx\_SMCR\ available\ )*******/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15294}15294\ \textcolor{preprocessor}{\#define\ IS\_TIM\_SLAVE\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15295}15295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15296}15296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15297}15297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15298}15298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15299}15299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15300}15300\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15301}15301\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15302}15302\ \textcolor{comment}{/**********************\ TIM\ Instances\ :\ 32\ bit\ Counter\ ************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15303}15303\ \textcolor{preprocessor}{\#define\ IS\_TIM\_32B\_COUNTER\_INSTANCE(INSTANCE)(((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15304}15304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15305}15305\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15306}15306\ \textcolor{comment}{/*****************\ TIM\ Instances\ :\ external\ trigger\ input\ available\ ************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15307}15307\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ETR\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15308}15308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15309}15309\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15310}15310\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15311}15311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15312}15312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15313}15313\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15314}15314\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ remapping\ capability\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15315}15315\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REMAP\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15316}15316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15317}15317\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM11))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15318}15318\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15319}15319\ \textcolor{comment}{/*******************\ TIM\ Instances\ :\ output(s)\ available\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15320}15320\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCX\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15321}15321\ \textcolor{preprocessor}{\ \ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15322}15322\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15323}15323\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15324}15324\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15325}15325\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15326}15326\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15327}15327\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM2)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15328}15328\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15329}15329\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15330}15330\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15331}15331\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15332}15332\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15333}15333\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM3)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15334}15334\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15335}15335\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15336}15336\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15337}15337\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15338}15338\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15339}15339\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM4)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15340}15340\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15341}15341\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15342}15342\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15343}15343\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15344}15344\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15345}15345\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM5)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15346}15346\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15347}15347\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15348}15348\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15349}15349\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15350}15350\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15351}15351\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM8)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15352}15352\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15353}15353\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15354}15354\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15355}15355\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_4)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15356}15356\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15357}15357\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM9)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15358}15358\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15359}15359\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15360}15360\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15361}15361\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM10)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15362}15362\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15363}15363\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15364}15364\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM11)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15365}15365\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15366}15366\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15367}15367\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM12)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15368}15368\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15369}15369\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15370}15370\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15371}15371\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM13)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15372}15372\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15373}15373\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15374}15374\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM14)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15375}15375\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1))))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15376}15376\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15377}15377\ \textcolor{comment}{/************\ TIM\ Instances\ :\ complementary\ output(s)\ available\ ***************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15378}15378\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CCXN\_INSTANCE(INSTANCE,\ CHANNEL)\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15379}15379\ \textcolor{preprocessor}{\ \ \ ((((INSTANCE)\ ==\ TIM1)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15380}15380\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15381}15381\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15382}15382\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3)))\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15383}15383\ \textcolor{preprocessor}{\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15384}15384\ \textcolor{preprocessor}{\ \ \ \ (((INSTANCE)\ ==\ TIM8)\ \&\&\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15385}15385\ \textcolor{preprocessor}{\ \ \ \ \ (((CHANNEL)\ ==\ TIM\_CHANNEL\_1)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15386}15386\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_2)\ ||\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15387}15387\ \textcolor{preprocessor}{\ \ \ \ \ \ ((CHANNEL)\ ==\ TIM\_CHANNEL\_3))))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15388}15388\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15389}15389\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ counting\ mode\ selection\ ********/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15390}15390\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COUNTER\_MODE\_SELECT\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15391}15391\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15392}15392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15393}15393\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15394}15394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15395}15395\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15396}15396\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15397}15397\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ clock\ division\ *****************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15398}15398\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCK\_DIVISION\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15399}15399\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15400}15400\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15401}15401\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15402}15402\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15403}15403\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15404}15404\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15405}15405\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM10)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15406}15406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM11)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15407}15407\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM12)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15408}15408\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM13)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15409}15409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM14))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15410}15410\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15411}15411\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ commutation\ event\ generation\ ***/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15412}15412\ \textcolor{preprocessor}{\#define\ IS\_TIM\_COMMUTATION\_EVENT\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15413}15413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15414}15414\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15415}15415\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15416}15416\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ OCxREF\ clear\ *******************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15417}15417\ \textcolor{preprocessor}{\#define\ IS\_TIM\_OCXREF\_CLEAR\_INSTANCE(INSTANCE)\ \ \ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15418}15418\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15419}15419\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15420}15420\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15421}15421\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15422}15422\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15423}15423\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15424}15424\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15425}15425\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE1\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15426}15426\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15427}15427\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15428}15428\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15429}15429\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15430}15430\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15431}15431\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15432}15432\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15433}15433\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15434}15434\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 2\ for\ ETRF\ input\ *******/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15435}15435\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ETRMODE2\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15436}15436\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15437}15437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15438}15438\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15439}15439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15440}15440\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15441}15441\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15442}15442\ \textcolor{comment}{/******\ TIM\ Instances\ :\ supporting\ external\ clock\ mode\ 1\ for\ TIX\ inputs\ ******/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15443}15443\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_TIX\_INSTANCE(INSTANCE)\ \ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15444}15444\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15445}15445\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15446}15446\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15447}15447\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15448}15448\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15449}15449\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15450}15450\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15451}15451\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15452}15452\ \textcolor{comment}{/**********\ TIM\ Instances\ :\ supporting\ internal\ trigger\ inputs(ITRX)\ *********/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15453}15453\ \textcolor{preprocessor}{\#define\ IS\_TIM\_CLOCKSOURCE\_ITRX\_INSTANCE(INSTANCE)\ \ \ \ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15454}15454\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15455}15455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15456}15456\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15457}15457\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15458}15458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15459}15459\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15460}15460\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15461}15461\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15462}15462\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ repetition\ counter\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15463}15463\ \textcolor{preprocessor}{\#define\ IS\_TIM\_REPETITION\_COUNTER\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15464}15464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15465}15465\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15466}15466\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ encoder\ interface\ **************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15467}15467\ \textcolor{preprocessor}{\#define\ IS\_TIM\_ENCODER\_INTERFACE\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15468}15468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15469}15469\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15470}15470\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15471}15471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15472}15472\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15473}15473\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM9)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15474}15474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM12))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15475}15475\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ Hall\ sensor\ interface\ **********/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15476}15476\ \textcolor{preprocessor}{\#define\ IS\_TIM\_HALL\_SENSOR\_INTERFACE\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15477}15477\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15478}15478\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15479}15479\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15480}15480\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM5)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15481}15481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15482}15482\ \textcolor{comment}{/******************\ TIM\ Instances\ :\ supporting\ the\ break\ function\ *************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15483}15483\ \textcolor{preprocessor}{\#define\ IS\_TIM\_BREAK\_INSTANCE(INSTANCE)\ \ (((INSTANCE)\ ==\ TIM1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15484}15484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ TIM8))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15485}15485\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15486}15486\ \textcolor{comment}{/********************\ USART\ Instances\ :\ Synchronous\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15487}15487\ \textcolor{preprocessor}{\#define\ IS\_USART\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15488}15488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15489}15489\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15490}15490\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15491}15491\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15492}15492\ \textcolor{comment}{/********************\ UART\ Instances\ :\ Half-\/Duplex\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15493}15493\ \textcolor{preprocessor}{\#define\ IS\_UART\_HALFDUPLEX\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15494}15494\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15495}15495\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15496}15496\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15497}15497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15498}15498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15499}15499\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15500}15500\ \textcolor{comment}{/*\ Legacy\ defines\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15501}15501\ \textcolor{preprocessor}{\#define\ IS\_UART\_INSTANCE\ \ \ \ \ \ \ \ \ \ IS\_UART\_HALFDUPLEX\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15502}15502\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15503}15503\ \textcolor{comment}{/******************\ UART\ Instances\ :\ Hardware\ Flow\ control\ ********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15504}15504\ \textcolor{preprocessor}{\#define\ IS\_UART\_HWFLOW\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15505}15505\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15506}15506\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15507}15507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15508}15508\ \textcolor{comment}{/********************\ UART\ Instances\ :\ LIN\ mode\ **********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15509}15509\ \textcolor{preprocessor}{\#define\ IS\_UART\_LIN\_INSTANCE\ \ \ \ \ \ \ \ \ \ IS\_UART\_HALFDUPLEX\_INSTANCE}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15510}15510\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15511}15511\ \textcolor{comment}{/*********************\ UART\ Instances\ :\ Smart\ card\ mode\ ***********************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15512}15512\ \textcolor{preprocessor}{\#define\ IS\_SMARTCARD\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15513}15513\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15514}15514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15515}15515\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15516}15516\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15517}15517\ \textcolor{comment}{/***********************\ UART\ Instances\ :\ IRDA\ mode\ ***************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15518}15518\ \textcolor{preprocessor}{\#define\ IS\_IRDA\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USART1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15519}15519\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15520}15520\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15521}15521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART4)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15522}15522\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ UART5)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15523}15523\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USART6))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15524}15524\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15525}15525\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15526}15526\ \textcolor{comment}{/***********************\ PCD\ Instances\ ****************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15527}15527\ \textcolor{preprocessor}{\#define\ IS\_PCD\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USB\_OTG\_FS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15528}15528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USB\_OTG\_HS))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15529}15529\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15530}15530\ \textcolor{comment}{/***********************\ HCD\ Instances\ ****************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15531}15531\ \textcolor{preprocessor}{\#define\ IS\_HCD\_ALL\_INSTANCE(INSTANCE)\ (((INSTANCE)\ ==\ USB\_OTG\_FS)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15532}15532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((INSTANCE)\ ==\ USB\_OTG\_HS))}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15533}15533\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15534}15534\ \textcolor{comment}{/******************************\ SDIO\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15535}15535\ \textcolor{preprocessor}{\#define\ IS\_SDIO\_ALL\_INSTANCE(INSTANCE)\ ((INSTANCE)\ ==\ SDIO)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15536}15536\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15537}15537\ \textcolor{comment}{/******************************\ IWDG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15538}15538\ \textcolor{preprocessor}{\#define\ IS\_IWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ IWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15539}15539\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15540}15540\ \textcolor{comment}{/******************************\ WWDG\ Instances\ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15541}15541\ \textcolor{preprocessor}{\#define\ IS\_WWDG\_ALL\_INSTANCE(INSTANCE)\ \ ((INSTANCE)\ ==\ WWDG)}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15542}15542\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15543}15543\ \textcolor{comment}{/******************************\ USB\ Exported\ Constants\ ************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15544}15544\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FS\_HOST\_MAX\_CHANNEL\_NBR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 8U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15545}15545\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FS\_MAX\_IN\_ENDPOINTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ }\textcolor{comment}{/*\ Including\ EP0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15546}15546\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FS\_MAX\_OUT\_ENDPOINTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4U\ \ \ \ }\textcolor{comment}{/*\ Including\ EP0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15547}15547\ \textcolor{preprocessor}{\#define\ USB\_OTG\_FS\_TOTAL\_FIFO\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 1280U\ }\textcolor{comment}{/*\ in\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15548}15548\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15549}15549\ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15550}15550\ \textcolor{comment}{\ *\ @brief\ Specific\ devices\ reset\ values\ definitions}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15551}15551\ \textcolor{comment}{\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15552}15552\ \textcolor{preprocessor}{\#define\ RCC\_PLLCFGR\_RST\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x24003010U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15553}15553\ \textcolor{preprocessor}{\#define\ RCC\_PLLI2SCFGR\_RST\_VALUE\ \ \ \ \ \ \ \ \ \ \ 0x20003000U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15554}\mbox{\hyperlink{group___exported__macros_ga08aeea283003a2c787227347087b5b1f}{15554}}\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15555}\mbox{\hyperlink{group___exported__macros_ga152c4bb0b78589a06d72e0170dd3b304}{15555}}\ \textcolor{preprocessor}{\#define\ RCC\_MAX\_FREQUENCY\ \ \ \ \ \ \ \ \ \ \ 168000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15556}\mbox{\hyperlink{group___exported__macros_gafcb2c5211d9cbed86b111c83a0ce427b}{15556}}\ \textcolor{preprocessor}{\#define\ RCC\_MAX\_FREQUENCY\_SCALE1\ \ \ \ RCC\_MAX\_FREQUENCY\ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15557}\mbox{\hyperlink{group___exported__macros_ga85746dffdc6d015f5142d7e16489ca84}{15557}}\ \textcolor{preprocessor}{\#define\ RCC\_MAX\_FREQUENCY\_SCALE2\ \ \ \ 144000000U\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15558}\mbox{\hyperlink{group___exported__macros_ga288d68c2604cea8548eccdef3873923f}{15558}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLVCO\_OUTPUT\_MIN\ \ \ \ \ \ \ 100000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15559}\mbox{\hyperlink{group___exported__macros_gad3fd37dbfa74739a3c698ab4755fa27e}{15559}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLVCO\_INPUT\_MIN\ \ \ \ \ \ \ \ \ \ \ 950000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15560}\mbox{\hyperlink{group___exported__macros_gaba6ddae0375763847f8dc3e91173d714}{15560}}\ \textcolor{preprocessor}{\#define\ RCC\_PLLVCO\_INPUT\_MAX\ \ \ \ \ \ \ \ \ \ 2100000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15561}15561\ \textcolor{preprocessor}{\#define\ RCC\_PLLVCO\_OUTPUT\_MAX\ \ \ \ \ \ \ 432000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15563}15563\ \textcolor{preprocessor}{\#define\ RCC\_PLLN\_MIN\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 50U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15564}15564\ \textcolor{preprocessor}{\#define\ RCC\_PLLN\_MAX\_VALUE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 432U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15565}\mbox{\hyperlink{group___exported__macros_ga980965268c210a75ca5bb1e6b59b4052}{15565}}\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15566}\mbox{\hyperlink{group___exported__macros_ga53673600707f291baa71c30919f8da98}{15566}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE1\_LATENCY1\_FREQ\ \ \ 30000000U\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15567}\mbox{\hyperlink{group___exported__macros_ga547cb8d59cf6a2a73a0f76331e4492df}{15567}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE1\_LATENCY2\_FREQ\ \ \ 60000000U\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15568}\mbox{\hyperlink{group___exported__macros_ga600fe88d1dfa0faef16947e24f52e84e}{15568}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE1\_LATENCY3\_FREQ\ \ \ 90000000U\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15569}\mbox{\hyperlink{group___exported__macros_gaf576f3543b7909cf6c889e05829d37a0}{15569}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE1\_LATENCY4\_FREQ\ \ \ 120000000U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15570}15570\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE1\_LATENCY5\_FREQ\ \ \ 150000000U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15572}\mbox{\hyperlink{group___exported__macros_ga98847021d5de23ea0458b490c74e6299}{15572}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE2\_LATENCY1\_FREQ\ \ \ 30000000U\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15573}\mbox{\hyperlink{group___exported__macros_ga6956d1ea5f9484a43213022ebff8cf03}{15573}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE2\_LATENCY2\_FREQ\ \ \ 60000000U\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15574}\mbox{\hyperlink{group___exported__macros_ga8fc5a396df42d76fb41f377e71513ecb}{15574}}\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE2\_LATENCY3\_FREQ\ \ \ 90000000U\ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15575}15575\ \textcolor{preprocessor}{\#define\ FLASH\_SCALE2\_LATENCY4\_FREQ\ \ \ 120000000U\ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15577}15577\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HS\_HOST\_MAX\_CHANNEL\_NBR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 12U}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15578}15578\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HS\_MAX\_IN\_ENDPOINTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ }\textcolor{comment}{/*\ Including\ EP0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15579}15579\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HS\_MAX\_OUT\_ENDPOINTS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 6U\ \ \ \ }\textcolor{comment}{/*\ Including\ EP0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15580}15580\ \textcolor{preprocessor}{\#define\ USB\_OTG\_HS\_TOTAL\_FIFO\_SIZE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 4096U\ }\textcolor{comment}{/*\ in\ Bytes\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15581}15581\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15582}15582\ \textcolor{comment}{/*\ \ For\ a\ painless\ codes\ migration\ between\ the\ STM32F4xx\ device\ product\ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15583}15583\ \textcolor{comment}{/*\ \ lines,\ the\ aliases\ defined\ below\ are\ put\ in\ place\ to\ overcome\ the\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15584}15584\ \textcolor{comment}{/*\ \ differences\ in\ the\ interrupt\ handlers\ and\ IRQn\ definitions.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15585}15585\ \textcolor{comment}{/*\ \ No\ need\ to\ update\ developed\ interrupt\ code\ when\ moving\ across\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15586}15586\ \textcolor{comment}{/*\ \ product\ lines\ within\ the\ same\ STM32F4\ Family\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15587}15587\ \textcolor{comment}{/******************************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15588}15588\ \textcolor{comment}{/*\ Aliases\ for\ \_\_IRQn\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15589}15589\ \textcolor{preprocessor}{\#define\ FMC\_IRQn\ \ \ \ \ \ \ \ \ \ \ \ \ \ FSMC\_IRQn}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15590}15590\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15591}15591\ \textcolor{comment}{/*\ Aliases\ for\ \_\_IRQHandler\ */}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15592}15592\ \textcolor{preprocessor}{\#define\ FMC\_IRQHandler\ \ \ \ \ \ \ \ FSMC\_IRQHandler}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15593}15593\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15606}15606\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15607}15607\ \}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15608}15608\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15609}15609\ }
\DoxyCodeLine{\Hypertarget{stm32f407xx_8h_source_l15610}15610\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_STM32F407xx\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
