#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec 20 11:35:47 2018
# Process ID: 6628
# Current directory: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/vivado.log
# Journal file: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl'
[Thu Dec 20 11:35:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/synth_1/runme.log
[Thu Dec 20 11:35:55 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log convolveMedium.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source convolveMedium.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source convolveMedium.tcl -notrace
Command: synth_design -top convolveMedium -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8292 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 300.637 ; gain = 78.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'convolveMedium' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:40]
	Parameter C_S_AXI_CONVM_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_CONVM_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:130]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:133]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:158]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:164]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:240]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:247]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:251]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:255]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:275]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:277]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:282]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:286]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:290]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:320]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:322]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:337]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:379]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:382]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:394]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_convm_s_axi' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:12' bound to instance 'convolveMedium_convm_s_axi_U' of component 'convolveMedium_convm_s_axi' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:479]
INFO: [Synth 8-638] synthesizing module 'convolveMedium_convm_s_axi' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:96]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 18 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_convm_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:683' bound to instance 'int_in_r' of component 'convolveMedium_convm_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:217]
INFO: [Synth 8-638] synthesizing module 'convolveMedium_convm_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:706]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolveMedium_convm_s_axi_ram' (1#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:706]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16384 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_convm_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:683' bound to instance 'int_out_r' of component 'convolveMedium_convm_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:238]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_convm_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:683' bound to instance 'int_krnl' of component 'convolveMedium_convm_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:259]
INFO: [Synth 8-638] synthesizing module 'convolveMedium_convm_s_axi_ram__parameterized2' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:706]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolveMedium_convm_s_axi_ram__parameterized2' (1#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:706]
WARNING: [Synth 8-6014] Unused sequential element int_out_r_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:629]
WARNING: [Synth 8-6014] Unused sequential element int_out_r_address1_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:395]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'convolveMedium_convm_s_axi' (2#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:96]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U0' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:520]
INFO: [Synth 8-638] synthesizing module 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb_DSP48_0' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:12' bound to instance 'convolveMedium_mabkb_DSP48_0_U' of component 'convolveMedium_mabkb_DSP48_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:72]
INFO: [Synth 8-638] synthesizing module 'convolveMedium_mabkb_DSP48_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'convolveMedium_mabkb_DSP48_0' (3#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'convolveMedium_mabkb' (4#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U1' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:534]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U2' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:548]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U3' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:562]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U4' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:576]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_macud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:45' bound to instance 'convolveMedium_macud_U5' of component 'convolveMedium_macud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:590]
INFO: [Synth 8-638] synthesizing module 'convolveMedium_macud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_macud_DSP48_1' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:12' bound to instance 'convolveMedium_macud_DSP48_1_U' of component 'convolveMedium_macud_DSP48_1' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:72]
INFO: [Synth 8-638] synthesizing module 'convolveMedium_macud_DSP48_1' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:24]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'convolveMedium_macud_DSP48_1' (5#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'convolveMedium_macud' (6#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U6' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:604]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U7' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:618]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_macud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:45' bound to instance 'convolveMedium_macud_U8' of component 'convolveMedium_macud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:632]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U9' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:646]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U10' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:660]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U11' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:674]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U12' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:688]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_macud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:45' bound to instance 'convolveMedium_macud_U13' of component 'convolveMedium_macud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:702]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U14' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:716]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U15' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:730]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U16' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:744]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U17' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:758]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_macud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_macud.vhd:45' bound to instance 'convolveMedium_macud_U18' of component 'convolveMedium_macud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:772]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'convolveMedium_mabkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_mabkb.vhd:45' bound to instance 'convolveMedium_mabkb_U19' of component 'convolveMedium_mabkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:786]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:506]
INFO: [Synth 8-256] done synthesizing module 'convolveMedium' (7#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 360.754 ; gain = 138.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 360.754 ; gain = 138.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.xdc]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 663.969 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 663.969 ; gain = 441.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 663.969 ; gain = 441.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 663.969 ; gain = 441.727
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_in_r_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:523]
WARNING: [Synth 8-6014] Unused sequential element int_krnl_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:546]
INFO: [Synth 8-4471] merging register 'out_addr_reg_1015_reg[15:0]' into 'in_addr_4_reg_1005_reg[15:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:921]
WARNING: [Synth 8-6014] Unused sequential element out_addr_reg_1015_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:921]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:1336]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:1336]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:1452]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:1452]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:1452]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:1452]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:1452]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:1452]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:515]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:515]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:515]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_22_reg_1388_reg' and it is trimmed from '17' to '16' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:908]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_24_reg_1398_reg' and it is trimmed from '17' to '16' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:910]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_23_reg_1393_reg' and it is trimmed from '17' to '16' bits. [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:909]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_394_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_21_0_0_2_reg_1104_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:545]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_0_2_1_reg_1185_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:615]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_0_1_1_reg_1151_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:573]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_1_1_reg_1169_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:587]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_2_1_reg_1284_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:685]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_3_1_2_reg_1378_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:769]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_3_1_reg_1373_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:755]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_3_reg_1368_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:741]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_0_0_1_reg_1065_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:531]
WARNING: [Synth 8-6014] Unused sequential element reg_378_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:559]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_1_1_2_reg_1264_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:629]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_1_2_2_reg_1269_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:657]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_2_1_2_reg_1348_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:699]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_2_2_2_reg_1353_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:727]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_3_2_2_reg_1428_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:797]
WARNING: [Synth 8-6014] Unused sequential element in_load_14_reg_1342_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:963]
INFO: [Synth 8-5546] ROM "exitcond_fu_394_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
reason is address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
Block RAM gen_write[1].mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 663.969 ; gain = 441.727
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'convolveMedium_mabkb_U2' (convolveMedium_mabkb) to 'convolveMedium_mabkb_U10'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 5     
	   4 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---RAMs : 
	             512K Bit         RAMs := 2     
	               96 Bit         RAMs := 1     
+---Muxes : 
	  34 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 40    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 21    
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convolveMedium 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 5     
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 8     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                1 Bit    Registers := 3     
+---Muxes : 
	  34 Input     33 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 15    
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module convolveMedium_convm_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolveMedium_convm_s_axi_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolveMedium_convm_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
DSP Report: Generating DSP p, operation Mode is: C+A*B.
DSP Report: operator p is absorbed into DSP p.
DSP Report: operator m is absorbed into DSP p.
INFO: [Synth 8-4471] merging register 'krnl_load_3_reg_1078_reg[7:0]' into 'krnl_load_3_reg_1078_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:543]
INFO: [Synth 8-4471] merging register 'reg_365_reg[7:0]' into 'reg_365_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:572]
INFO: [Synth 8-4471] merging register 'krnl_load_5_reg_1109_reg[7:0]' into 'krnl_load_5_reg_1109_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:571]
INFO: [Synth 8-4471] merging register 'krnl_load_5_reg_1109_reg[7:0]' into 'krnl_load_5_reg_1109_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:571]
INFO: [Synth 8-4471] merging register 'krnl_load_4_reg_1091_reg[7:0]' into 'krnl_load_4_reg_1091_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:628]
INFO: [Synth 8-4471] merging register 'krnl_load_reg_1045_reg[7:0]' into 'krnl_load_reg_1045_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:529]
INFO: [Synth 8-4471] merging register 'reg_365_reg[7:0]' into 'reg_365_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:572]
INFO: [Synth 8-4471] merging register 'krnl_load_3_reg_1078_reg[7:0]' into 'krnl_load_3_reg_1078_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:543]
INFO: [Synth 8-4471] merging register 'in_load_12_reg_1325_reg[7:0]' into 'in_load_12_reg_1325_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:711]
INFO: [Synth 8-4471] merging register 'krnl_load_reg_1045_reg[7:0]' into 'krnl_load_reg_1045_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:529]
INFO: [Synth 8-4471] merging register 'reg_369_reg[7:0]' into 'reg_369_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:557]
INFO: [Synth 8-4471] merging register 'reg_369_reg[7:0]' into 'reg_369_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:557]
INFO: [Synth 8-4471] merging register 'krnl_load_8_reg_1190_reg[7:0]' into 'krnl_load_8_reg_1190_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:613]
INFO: [Synth 8-4471] merging register 'in_load_14_reg_1342_reg[7:0]' into 'in_load_14_reg_1342_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:963]
INFO: [Synth 8-4471] merging register 'reg_365_reg[7:0]' into 'reg_365_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:572]
INFO: [Synth 8-4471] merging register 'in_load_9_reg_1238_reg[7:0]' into 'in_load_9_reg_1238_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:641]
INFO: [Synth 8-4471] merging register 'reg_361_reg[7:0]' into 'reg_361_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:530]
INFO: [Synth 8-4471] merging register 'krnl_load_2_reg_1070_reg[7:0]' into 'krnl_load_2_reg_1070_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:586]
INFO: [Synth 8-4471] merging register 'in_load_11_reg_1257_reg[7:0]' into 'in_load_11_reg_1257_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:753]
INFO: [Synth 8-4471] merging register 'reg_369_reg[7:0]' into 'reg_369_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:557]
INFO: [Synth 8-4471] merging register 'krnl_load_5_reg_1109_reg[7:0]' into 'krnl_load_5_reg_1109_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:571]
INFO: [Synth 8-4471] merging register 'krnl_load_1_reg_1057_reg[7:0]' into 'krnl_load_1_reg_1057_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:558]
INFO: [Synth 8-4471] merging register 'reg_361_reg[7:0]' into 'reg_361_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:530]
INFO: [Synth 8-4471] merging register 'krnl_load_3_reg_1078_reg[7:0]' into 'krnl_load_3_reg_1078_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:543]
INFO: [Synth 8-4471] merging register 'in_load_9_reg_1238_reg[7:0]' into 'in_load_9_reg_1238_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:641]
INFO: [Synth 8-4471] merging register 'krnl_load_7_reg_1161_reg[7:0]' into 'krnl_load_7_reg_1161_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:656]
INFO: [Synth 8-4471] merging register 'krnl_load_8_reg_1190_reg[7:0]' into 'krnl_load_8_reg_1190_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:613]
INFO: [Synth 8-4471] merging register 'in_load_11_reg_1257_reg[7:0]' into 'in_load_11_reg_1257_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:753]
INFO: [Synth 8-4471] merging register 'krnl_load_8_reg_1190_reg[7:0]' into 'krnl_load_8_reg_1190_reg[7:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:613]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_3_reg_1078_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:543]
WARNING: [Synth 8-6014] Unused sequential element reg_365_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:572]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_5_reg_1109_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:571]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_5_reg_1109_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:571]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_4_reg_1091_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:628]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_reg_1045_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:529]
WARNING: [Synth 8-6014] Unused sequential element reg_365_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:572]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_3_reg_1078_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:543]
WARNING: [Synth 8-6014] Unused sequential element in_load_12_reg_1325_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:711]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_reg_1045_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:529]
WARNING: [Synth 8-6014] Unused sequential element reg_369_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:557]
WARNING: [Synth 8-6014] Unused sequential element reg_369_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:557]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_8_reg_1190_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:613]
WARNING: [Synth 8-6014] Unused sequential element in_load_14_reg_1342_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:963]
WARNING: [Synth 8-6014] Unused sequential element reg_365_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:572]
WARNING: [Synth 8-6014] Unused sequential element in_load_9_reg_1238_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element reg_361_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:530]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_2_reg_1070_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:586]
WARNING: [Synth 8-6014] Unused sequential element in_load_11_reg_1257_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element reg_369_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:557]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_5_reg_1109_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:571]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_1_reg_1057_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:558]
WARNING: [Synth 8-6014] Unused sequential element reg_361_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:530]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_3_reg_1078_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:543]
WARNING: [Synth 8-6014] Unused sequential element in_load_9_reg_1238_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:641]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_7_reg_1161_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:656]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_8_reg_1190_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:613]
WARNING: [Synth 8-6014] Unused sequential element in_load_11_reg_1257_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element krnl_load_8_reg_1190_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.vhd:613]
INFO: [Synth 8-5546] ROM "exitcond_fu_394_p2" won't be mapped to RAM because it is too sparse
reason is address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal int_in_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element int_out_r/q0_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium_convm_s_axi.vhd:741]
reason is address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal
INFO: [Synth 8-3971] The signal int_out_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal int_krnl/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'in_addr_3_reg_1000_reg[1]' (FDE) to 'in_addr_4_reg_1005_reg[1]'
INFO: [Synth 8-3886] merging instance 'in_addr_5_reg_1010_reg[1]' (FDE) to 'in_addr_4_reg_1005_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_22_reg_1388_reg[1]' (FDE) to 'tmp_23_reg_1393_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_23_reg_1393_reg[1]' (FDE) to 'tmp_24_reg_1398_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_24_reg_1398_reg[1]' (FDE) to 'col_offset_3_2_reg_1383_reg[1]'
INFO: [Synth 8-3886] merging instance 'in_addr_3_reg_1000_reg[0]' (FDE) to 'in_addr_4_reg_1005_reg[0]'
INFO: [Synth 8-3886] merging instance 'in_addr_5_reg_1010_reg[0]' (FDE) to 'in_addr_4_reg_1005_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_22_reg_1388_reg[0]' (FDE) to 'tmp_23_reg_1393_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_23_reg_1393_reg[0]' (FDE) to 'tmp_24_reg_1398_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_24_reg_1398_reg[0]' (FDE) to 'col_offset_3_2_reg_1383_reg[0]'
INFO: [Synth 8-3886] merging instance 'col_offset_3_2_reg_1383_reg[2]' (FDE) to 'tmp_22_reg_1388_reg[2]'
INFO: [Synth 8-3886] merging instance 'col_offset_3_2_reg_1383_reg[3]' (FDE) to 'tmp_22_reg_1388_reg[3]'
INFO: [Synth 8-3886] merging instance 'col_offset_3_2_reg_1383_reg[4]' (FDE) to 'tmp_22_reg_1388_reg[4]'
INFO: [Synth 8-3886] merging instance 'col_offset_3_2_reg_1383_reg[5]' (FDE) to 'tmp_22_reg_1388_reg[5]'
INFO: [Synth 8-3886] merging instance 'col_offset_3_2_reg_1383_reg[6]' (FDE) to 'tmp_22_reg_1388_reg[6]'
INFO: [Synth 8-3886] merging instance 'r_reg_985_reg[6]' (FDE) to 'tmp_8_cast_reg_990_reg[14]'
INFO: [Synth 8-3886] merging instance 'r_reg_985_reg[7]' (FDE) to 'tmp_8_cast_reg_990_reg[15]'
INFO: [Synth 8-3886] merging instance 'r_reg_985_reg[5]' (FDE) to 'tmp_8_cast_reg_990_reg[13]'
INFO: [Synth 8-3886] merging instance 'r_reg_985_reg[4]' (FDE) to 'tmp_8_cast_reg_990_reg[12]'
INFO: [Synth 8-3886] merging instance 'r_reg_985_reg[3]' (FDE) to 'tmp_8_cast_reg_990_reg[11]'
INFO: [Synth 8-3886] merging instance 'r_reg_985_reg[2]' (FDE) to 'tmp_8_cast_reg_990_reg[10]'
INFO: [Synth 8-3886] merging instance 'r_reg_985_reg[1]' (FDE) to 'tmp_8_cast_reg_990_reg[9]'
INFO: [Synth 8-3886] merging instance 'r_reg_985_reg[0]' (FDE) to 'tmp_6_cast_reg_975_reg[8]'
INFO: [Synth 8-3886] merging instance 'in_addr_3_reg_1000_reg[2]' (FDE) to 'in_addr_4_reg_1005_reg[2]'
INFO: [Synth 8-3886] merging instance 'in_addr_5_reg_1010_reg[2]' (FDE) to 'in_addr_4_reg_1005_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_22_reg_1388_reg[2]' (FDE) to 'tmp_23_reg_1393_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_23_reg_1393_reg[2]' (FDE) to 'tmp_24_reg_1398_reg[2]'
INFO: [Synth 8-3886] merging instance 'in_addr_3_reg_1000_reg[3]' (FDE) to 'in_addr_4_reg_1005_reg[3]'
INFO: [Synth 8-3886] merging instance 'in_addr_5_reg_1010_reg[3]' (FDE) to 'in_addr_4_reg_1005_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_22_reg_1388_reg[3]' (FDE) to 'tmp_23_reg_1393_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_23_reg_1393_reg[3]' (FDE) to 'tmp_24_reg_1398_reg[3]'
INFO: [Synth 8-3886] merging instance 'in_addr_3_reg_1000_reg[4]' (FDE) to 'in_addr_4_reg_1005_reg[4]'
INFO: [Synth 8-3886] merging instance 'in_addr_5_reg_1010_reg[4]' (FDE) to 'in_addr_4_reg_1005_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_22_reg_1388_reg[4]' (FDE) to 'tmp_23_reg_1393_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_23_reg_1393_reg[4]' (FDE) to 'tmp_24_reg_1398_reg[4]'
INFO: [Synth 8-3886] merging instance 'in_addr_3_reg_1000_reg[5]' (FDE) to 'in_addr_4_reg_1005_reg[5]'
INFO: [Synth 8-3886] merging instance 'in_addr_5_reg_1010_reg[5]' (FDE) to 'in_addr_4_reg_1005_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_22_reg_1388_reg[5]' (FDE) to 'tmp_23_reg_1393_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_23_reg_1393_reg[5]' (FDE) to 'tmp_24_reg_1398_reg[5]'
INFO: [Synth 8-3886] merging instance 'in_addr_3_reg_1000_reg[6]' (FDE) to 'in_addr_4_reg_1005_reg[6]'
INFO: [Synth 8-3886] merging instance 'in_addr_5_reg_1010_reg[6]' (FDE) to 'in_addr_4_reg_1005_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_22_reg_1388_reg[6]' (FDE) to 'tmp_23_reg_1393_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_23_reg_1393_reg[6]' (FDE) to 'tmp_24_reg_1398_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_6_cast_reg_975_reg[8]' (FDE) to 'tmp_8_cast_reg_990_reg[8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (convolveMedium_convm_s_axi_U/\rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (convolveMedium_convm_s_axi_U/\wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (wstate_reg[2]) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (rstate_reg[2]) is unused and will be removed from module convolveMedium_convm_s_axi.
WARNING: [Synth 8-3332] Sequential element (tmp_17_cast_reg_1128_reg[16]) is unused and will be removed from module convolveMedium.
Block RAM int_in_r/gen_write[1].mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimalBlock RAM int_out_r/gen_write[1].mem_reg originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.address width (14) is more than optimal threshold of 12. Implementing using BWWE will require more logic and timing would be suboptimal---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 663.969 ; gain = 441.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                     | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|convolveMedium_convm_s_axi_ram:                 | gen_write[1].mem_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|convolveMedium_convm_s_axi_ram:                 | gen_write[1].mem_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(READ_FIRST)  | W | R | Port A and B     | 0      | 16     | 
|convolveMedium_convm_s_axi_ram__parameterized2: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_macud_DSP48_1 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_macud_DSP48_1 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_macud_DSP48_1 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_macud_DSP48_1 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|convolveMedium_mabkb_DSP48_0 | C+A*B       | 8      | 8      | 8      | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM int_out_r/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 715.242 ; gain = 493.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 726.262 ; gain = 504.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (c_reg_349_reg[1]) is unused and will be removed from module convolveMedium.
WARNING: [Synth 8-3332] Sequential element (in_addr_4_reg_1005_reg[1]) is unused and will be removed from module convolveMedium.
WARNING: [Synth 8-3332] Sequential element (col_offset_3_2_reg_1383_reg[1]) is unused and will be removed from module convolveMedium.
INFO: [Synth 8-3886] merging instance 'col_offset_3_2_reg_1383_reg[7]' (FDE) to 'tmp_23_reg_1393_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_23_reg_1393_reg[7]' (FDE) to 'tmp_24_reg_1398_reg[7]'
INFO: [Synth 8-3886] merging instance 'in_addr_3_reg_1000_reg[7]' (FDE) to 'in_addr_5_reg_1010_reg[7]'
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_in_r/gen_write[1].mem_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_2_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_2_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_out_r/gen_write[1].mem_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolveMedium_convm_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 748.957 ; gain = 526.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 748.957 ; gain = 526.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 748.957 ; gain = 526.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 748.957 ; gain = 526.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 748.957 ; gain = 526.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 748.957 ; gain = 526.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 748.957 ; gain = 526.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   147|
|2     |DSP48E1_1  |     6|
|3     |DSP48E1_2  |     9|
|4     |DSP48E1_3  |     4|
|5     |LUT1       |   123|
|6     |LUT2       |   272|
|7     |LUT3       |   112|
|8     |LUT4       |   146|
|9     |LUT5       |   228|
|10    |LUT6       |   445|
|11    |MUXF7      |    16|
|12    |RAMB36E1   |    32|
|13    |RAMB36E1_1 |     1|
|14    |FDRE       |   643|
|15    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------------------------+------+
|      |Instance                           |Module                                         |Cells |
+------+-----------------------------------+-----------------------------------------------+------+
|1     |top                                |                                               |  2190|
|2     |  convolveMedium_convm_s_axi_U     |convolveMedium_convm_s_axi                     |   622|
|3     |    int_in_r                       |convolveMedium_convm_s_axi_ram                 |   272|
|4     |    int_krnl                       |convolveMedium_convm_s_axi_ram__parameterized2 |    41|
|5     |    int_out_r                      |convolveMedium_convm_s_axi_ram_34              |    99|
|6     |  convolveMedium_mabkb_U0          |convolveMedium_mabkb                           |    21|
|7     |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_33                |    21|
|8     |  convolveMedium_mabkb_U1          |convolveMedium_mabkb_0                         |    29|
|9     |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_32                |    29|
|10    |  convolveMedium_mabkb_U11         |convolveMedium_mabkb_1                         |    23|
|11    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_31                |    23|
|12    |  convolveMedium_mabkb_U12         |convolveMedium_mabkb_2                         |    21|
|13    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_30                |    21|
|14    |  convolveMedium_mabkb_U14         |convolveMedium_mabkb_3                         |    21|
|15    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_29                |    21|
|16    |  convolveMedium_mabkb_U15         |convolveMedium_mabkb_4                         |    31|
|17    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_28                |    31|
|18    |  convolveMedium_mabkb_U16         |convolveMedium_mabkb_5                         |    22|
|19    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_27                |    22|
|20    |  convolveMedium_mabkb_U17         |convolveMedium_mabkb_6                         |    46|
|21    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_26                |    46|
|22    |  convolveMedium_mabkb_U19         |convolveMedium_mabkb_7                         |    22|
|23    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_25                |    22|
|24    |  convolveMedium_mabkb_U2          |convolveMedium_mabkb_8                         |    32|
|25    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_24                |    32|
|26    |  convolveMedium_mabkb_U3          |convolveMedium_mabkb_9                         |    21|
|27    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_23                |    21|
|28    |  convolveMedium_mabkb_U4          |convolveMedium_mabkb_10                        |    32|
|29    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_22                |    32|
|30    |  convolveMedium_mabkb_U6          |convolveMedium_mabkb_11                        |    21|
|31    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_21                |    21|
|32    |  convolveMedium_mabkb_U7          |convolveMedium_mabkb_12                        |    30|
|33    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0_20                |    30|
|34    |  convolveMedium_mabkb_U9          |convolveMedium_mabkb_13                        |    21|
|35    |    convolveMedium_mabkb_DSP48_0_U |convolveMedium_mabkb_DSP48_0                   |    21|
|36    |  convolveMedium_macud_U13         |convolveMedium_macud                           |    15|
|37    |    convolveMedium_macud_DSP48_1_U |convolveMedium_macud_DSP48_1_19                |    15|
|38    |  convolveMedium_macud_U18         |convolveMedium_macud_14                        |    15|
|39    |    convolveMedium_macud_DSP48_1_U |convolveMedium_macud_DSP48_1_18                |    15|
|40    |  convolveMedium_macud_U5          |convolveMedium_macud_15                        |     1|
|41    |    convolveMedium_macud_DSP48_1_U |convolveMedium_macud_DSP48_1_17                |     1|
|42    |  convolveMedium_macud_U8          |convolveMedium_macud_16                        |     1|
|43    |    convolveMedium_macud_DSP48_1_U |convolveMedium_macud_DSP48_1                   |     1|
+------+-----------------------------------+-----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 748.957 ; gain = 526.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 748.957 ; gain = 223.500
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 748.957 ; gain = 526.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

254 Infos, 118 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 748.957 ; gain = 528.742
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/synth_1/convolveMedium.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 748.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 11:37:15 2018...
[Thu Dec 20 11:37:16 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:21 . Memory (MB): peak = 235.832 ; gain = 7.516
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.xdc:2]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 493.820 ; gain = 257.988
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 493.820 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 972.629 ; gain = 478.809
[Thu Dec 20 11:37:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/runme.log
[Thu Dec 20 11:37:45 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log convolveMedium.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source convolveMedium.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source convolveMedium.tcl -notrace
Command: open_checkpoint C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/convolveMedium.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 220.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/.Xil/Vivado-10280-DESKTOP-ECK2RKS/dcp3/convolveMedium.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.xdc:2]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/.Xil/Vivado-10280-DESKTOP-ECK2RKS/dcp3/convolveMedium.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 493.844 ; gain = 273.199
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.857 . Memory (MB): peak = 503.492 ; gain = 9.648
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e052d695

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.362 . Memory (MB): peak = 973.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 117 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e052d695

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.453 . Memory (MB): peak = 973.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 3880e77c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.574 . Memory (MB): peak = 973.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 3880e77c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.601 . Memory (MB): peak = 973.660 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 3880e77c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 973.660 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 973.660 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 3880e77c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.632 . Memory (MB): peak = 973.660 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 17 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: d87b376f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1094.691 ; gain = 0.000
Ending Power Optimization Task | Checksum: d87b376f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1094.691 ; gain = 121.031
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1094.691 ; gain = 600.848
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/convolveMedium_opt.dcp' has been generated.
Command: report_drc -file convolveMedium_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/convolveMedium_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1094.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 49ddc56a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1094.691 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 75035cb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13429992b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13429992b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1094.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13429992b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ca9dce2c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ca9dce2c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c39626d9

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e3a64179

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e3a64179

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 164478213

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 175f3901a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: e2c28b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e2c28b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e2c28b6f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12ce8a2c6

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12ce8a2c6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.691 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.531. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b3335f26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1094.691 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b3335f26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b3335f26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b3335f26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1942962c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1094.691 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1942962c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1094.691 ; gain = 0.000
Ending Placer Task | Checksum: 16b5e8442

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1094.691 ; gain = 0.000
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1094.691 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.596 . Memory (MB): peak = 1094.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/convolveMedium_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1094.691 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1094.691 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1094.691 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.617 . Memory (MB): peak = 1094.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/convolveMedium_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d8f2d4e8 ConstDB: 0 ShapeSum: 926baf5a RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WDATA[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WDATA[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WSTRB[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WSTRB[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WSTRB[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WSTRB[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_ARADDR[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_ARADDR[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WSTRB[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WSTRB[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_WSTRB[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_WSTRB[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWADDR[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWADDR[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_AWVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_AWVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_convm_BREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_convm_BREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: d4ba6e39

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d4ba6e39

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d4ba6e39

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d4ba6e39

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1094.691 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19f117c8f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 1094.691 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.540  | TNS=0.000  | WHS=-0.141 | THS=-5.582 |

Phase 2 Router Initialization | Checksum: 13fe083c0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1094.691 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ffbeebe2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1106.000 ; gain = 11.309

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.246  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 187a3600d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309
Phase 4 Rip-up And Reroute | Checksum: 187a3600d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a7044dfc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.395  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1a7044dfc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a7044dfc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309
Phase 5 Delay and Skew Optimization | Checksum: 1a7044dfc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c852e12c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.395  | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c3ce2d9b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309
Phase 6 Post Hold Fix | Checksum: 1c3ce2d9b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.17202 %
  Global Horizontal Routing Utilization  = 2.58111 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cc8c2a49

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cc8c2a49

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1106.000 ; gain = 11.309

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ad86d48f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1106.000 ; gain = 11.309

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.395  | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ad86d48f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1106.000 ; gain = 11.309
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1106.000 ; gain = 11.309

Routing Is Done.
63 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 1106.000 ; gain = 11.309
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.763 . Memory (MB): peak = 1106.000 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/convolveMedium_routed.dcp' has been generated.
Command: report_drc -file convolveMedium_drc_routed.rpt -pb convolveMedium_drc_routed.pb -rpx convolveMedium_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/convolveMedium_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file convolveMedium_methodology_drc_routed.rpt -rpx convolveMedium_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/project.runs/impl_1/convolveMedium_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file convolveMedium_power_routed.rpt -pb convolveMedium_power_summary_routed.pb -rpx convolveMedium_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
70 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 11:39:29 2018...
[Thu Dec 20 11:39:31 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:46 . Memory (MB): peak = 985.945 ; gain = 3.988
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/.Xil/Vivado-6628-DESKTOP-ECK2RKS/dcp4/convolveMedium.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/convolveMedium.xdc:2]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionMedium/convolutionMedium.prj/solution2/impl/vhdl/.Xil/Vivado-6628-DESKTOP-ECK2RKS/dcp4/convolveMedium.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.635 . Memory (MB): peak = 1077.563 ; gain = 1.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.635 . Memory (MB): peak = 1077.563 ; gain = 1.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.450 . Memory (MB): peak = 1176.344 ; gain = 3.039


Implementation tool: Xilinx Vivado v.2017.2
Project:             convolutionMedium.prj
Solution:            solution2
Device target:       xc7z010clg400-1
Report date:         Thu Dec 20 11:39:37 +0100 2018

#=== Post-Implementation Resource usage ===
SLICE:          479
LUT:           1053
FF:             649
DSP:             19
BRAM:            66
SRL:              0
#=== Final timing ===
CP required:    8.000
CP achieved post-synthesis:    6.594
CP achieved post-implementation:    7.605
Timing met
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 11:39:37 2018...
