Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov 24 14:21:05 2024
| Host         : LAPTOP-V3086H9T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file carry_lookahead_adder_32_timing_summary_routed.rpt -pb carry_lookahead_adder_32_timing_summary_routed.pb -rpx carry_lookahead_adder_32_timing_summary_routed.rpx -warn_on_violation
| Design       : carry_lookahead_adder_32
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.484ns  (logic 3.842ns (24.813%)  route 11.642ns (75.187%))
  Logic Levels:           15  (IBUF=1 LUT5=4 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.586     6.200    c_12
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.053     6.253 r  sum_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.435     6.688    c_150
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.053     6.741 r  sum_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.596     7.337    c_17
    SLICE_X46Y119        LUT6 (Prop_lut6_I5_O)        0.053     7.390 r  sum_OBUF[28]_inst_i_6/O
                         net (fo=1, routed)           0.560     7.950    c_200
    SLICE_X46Y121        LUT6 (Prop_lut6_I1_O)        0.053     8.003 r  sum_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.590     8.593    c_22
    SLICE_X46Y123        LUT5 (Prop_lut5_I0_O)        0.053     8.646 r  sum_OBUF[28]_inst_i_3/O
                         net (fo=1, routed)           0.565     9.211    c_24
    SLICE_X46Y124        LUT5 (Prop_lut5_I0_O)        0.053     9.264 r  sum_OBUF[28]_inst_i_2/O
                         net (fo=2, routed)           0.346     9.610    c_26
    SLICE_X46Y126        LUT5 (Prop_lut5_I0_O)        0.053     9.663 r  sum_OBUF[31]_inst_i_2/O
                         net (fo=3, routed)           0.431    10.094    c_28
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.053    10.147 r  sum_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           3.018    13.164    sum_OBUF[31]
    AM30                 OBUF (Prop_obuf_I_O)         2.320    15.484 r  sum_OBUF[31]_inst/O
                         net (fo=0)                   0.000    15.484    sum[31]
    AM30                                                              r  sum[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.473ns  (logic 3.833ns (24.770%)  route 11.640ns (75.230%))
  Logic Levels:           15  (IBUF=1 LUT5=1 LUT6=12 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.586     6.200    c_12
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.053     6.253 r  sum_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.435     6.688    c_150
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.053     6.741 r  sum_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.596     7.337    c_17
    SLICE_X46Y119        LUT6 (Prop_lut6_I5_O)        0.053     7.390 r  sum_OBUF[28]_inst_i_6/O
                         net (fo=1, routed)           0.560     7.950    c_200
    SLICE_X46Y121        LUT6 (Prop_lut6_I1_O)        0.053     8.003 r  sum_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.481     8.484    c_22
    SLICE_X46Y123        LUT6 (Prop_lut6_I5_O)        0.053     8.537 r  cout_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.572     9.109    c_250
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.053     9.162 r  cout_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.473     9.635    c_27
    SLICE_X46Y127        LUT6 (Prop_lut6_I5_O)        0.053     9.688 r  cout_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.463    10.151    c_300
    SLICE_X46Y128        LUT6 (Prop_lut6_I1_O)        0.053    10.204 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.959    13.163    cout_OBUF
    AK31                 OBUF (Prop_obuf_I_O)         2.310    15.473 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000    15.473    cout
    AK31                                                              r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.179ns  (logic 3.844ns (25.321%)  route 11.336ns (74.679%))
  Logic Levels:           15  (IBUF=1 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.586     6.200    c_12
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.053     6.253 r  sum_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.435     6.688    c_150
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.053     6.741 r  sum_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.596     7.337    c_17
    SLICE_X46Y119        LUT6 (Prop_lut6_I5_O)        0.053     7.390 r  sum_OBUF[28]_inst_i_6/O
                         net (fo=1, routed)           0.560     7.950    c_200
    SLICE_X46Y121        LUT6 (Prop_lut6_I1_O)        0.053     8.003 r  sum_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.590     8.593    c_22
    SLICE_X46Y123        LUT5 (Prop_lut5_I0_O)        0.053     8.646 r  sum_OBUF[28]_inst_i_3/O
                         net (fo=1, routed)           0.565     9.211    c_24
    SLICE_X46Y124        LUT5 (Prop_lut5_I0_O)        0.053     9.264 r  sum_OBUF[28]_inst_i_2/O
                         net (fo=2, routed)           0.346     9.610    c_26
    SLICE_X46Y126        LUT5 (Prop_lut5_I0_O)        0.053     9.663 r  sum_OBUF[31]_inst_i_2/O
                         net (fo=3, routed)           0.575    10.238    c_28
    SLICE_X47Y128        LUT5 (Prop_lut5_I2_O)        0.053    10.291 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           2.567    12.858    sum_OBUF[30]
    AN30                 OBUF (Prop_obuf_I_O)         2.321    15.179 r  sum_OBUF[30]_inst/O
                         net (fo=0)                   0.000    15.179    sum[30]
    AN30                                                              r  sum[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.127ns  (logic 3.830ns (25.320%)  route 11.297ns (74.680%))
  Logic Levels:           15  (IBUF=1 LUT3=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.586     6.200    c_12
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.053     6.253 r  sum_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.435     6.688    c_150
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.053     6.741 r  sum_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.596     7.337    c_17
    SLICE_X46Y119        LUT6 (Prop_lut6_I5_O)        0.053     7.390 r  sum_OBUF[28]_inst_i_6/O
                         net (fo=1, routed)           0.560     7.950    c_200
    SLICE_X46Y121        LUT6 (Prop_lut6_I1_O)        0.053     8.003 r  sum_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.590     8.593    c_22
    SLICE_X46Y123        LUT5 (Prop_lut5_I0_O)        0.053     8.646 r  sum_OBUF[28]_inst_i_3/O
                         net (fo=1, routed)           0.565     9.211    c_24
    SLICE_X46Y124        LUT5 (Prop_lut5_I0_O)        0.053     9.264 r  sum_OBUF[28]_inst_i_2/O
                         net (fo=2, routed)           0.346     9.610    c_26
    SLICE_X46Y126        LUT5 (Prop_lut5_I0_O)        0.053     9.663 r  sum_OBUF[31]_inst_i_2/O
                         net (fo=3, routed)           0.572    10.235    c_28
    SLICE_X46Y128        LUT3 (Prop_lut3_I0_O)        0.053    10.288 r  sum_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           2.531    12.819    sum_OBUF[29]
    AJ29                 OBUF (Prop_obuf_I_O)         2.308    15.127 r  sum_OBUF[29]_inst/O
                         net (fo=0)                   0.000    15.127    sum[29]
    AJ29                                                              r  sum[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.783ns  (logic 3.925ns (26.550%)  route 10.858ns (73.450%))
  Logic Levels:           14  (IBUF=1 LUT3=1 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.586     6.200    c_12
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.053     6.253 r  sum_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.435     6.688    c_150
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.053     6.741 r  sum_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.694     7.435    c_17
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.488 r  sum_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.311     7.799    c_19
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.852 r  sum_OBUF[23]_inst_i_2/O
                         net (fo=2, routed)           0.579     8.431    c_21
    SLICE_X46Y121        LUT5 (Prop_lut5_I0_O)        0.053     8.484 r  sum_OBUF[25]_inst_i_2/O
                         net (fo=3, routed)           0.621     9.104    c_23
    SLICE_X46Y123        LUT5 (Prop_lut5_I0_O)        0.065     9.169 r  sum_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.450     9.619    c_25
    SLICE_X46Y125        LUT3 (Prop_lut3_I0_O)        0.168     9.787 r  sum_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.667    12.455    sum_OBUF[26]
    AM31                 OBUF (Prop_obuf_I_O)         2.329    14.783 r  sum_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.783    sum[26]
    AM31                                                              r  sum[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.766ns  (logic 3.778ns (25.586%)  route 10.988ns (74.414%))
  Logic Levels:           14  (IBUF=1 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.586     6.200    c_12
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.053     6.253 r  sum_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.435     6.688    c_150
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.053     6.741 r  sum_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.596     7.337    c_17
    SLICE_X46Y119        LUT6 (Prop_lut6_I5_O)        0.053     7.390 r  sum_OBUF[28]_inst_i_6/O
                         net (fo=1, routed)           0.560     7.950    c_200
    SLICE_X46Y121        LUT6 (Prop_lut6_I1_O)        0.053     8.003 r  sum_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.590     8.593    c_22
    SLICE_X46Y123        LUT5 (Prop_lut5_I0_O)        0.053     8.646 r  sum_OBUF[28]_inst_i_3/O
                         net (fo=1, routed)           0.565     9.211    c_24
    SLICE_X46Y124        LUT5 (Prop_lut5_I0_O)        0.053     9.264 r  sum_OBUF[28]_inst_i_2/O
                         net (fo=2, routed)           0.492     9.756    c_26
    SLICE_X46Y126        LUT5 (Prop_lut5_I2_O)        0.053     9.809 r  sum_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           2.649    12.457    sum_OBUF[28]
    AK29                 OBUF (Prop_obuf_I_O)         2.309    14.766 r  sum_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.766    sum[28]
    AK29                                                              r  sum[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.686ns  (logic 3.928ns (26.747%)  route 10.758ns (73.253%))
  Logic Levels:           14  (IBUF=1 LUT5=6 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.586     6.200    c_12
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.053     6.253 r  sum_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.435     6.688    c_150
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.053     6.741 r  sum_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.694     7.435    c_17
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.488 r  sum_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.311     7.799    c_19
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.852 r  sum_OBUF[23]_inst_i_2/O
                         net (fo=2, routed)           0.579     8.431    c_21
    SLICE_X46Y121        LUT5 (Prop_lut5_I0_O)        0.053     8.484 r  sum_OBUF[25]_inst_i_2/O
                         net (fo=3, routed)           0.621     9.104    c_23
    SLICE_X46Y123        LUT5 (Prop_lut5_I0_O)        0.065     9.169 r  sum_OBUF[27]_inst_i_2/O
                         net (fo=2, routed)           0.449     9.618    c_25
    SLICE_X46Y125        LUT5 (Prop_lut5_I2_O)        0.168     9.786 r  sum_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.568    12.355    sum_OBUF[27]
    AL31                 OBUF (Prop_obuf_I_O)         2.332    14.686 r  sum_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.686    sum[27]
    AL31                                                              r  sum[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.980ns  (logic 3.724ns (26.635%)  route 10.256ns (73.365%))
  Logic Levels:           13  (IBUF=1 LUT3=1 LUT5=4 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.586     6.200    c_12
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.053     6.253 r  sum_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.435     6.688    c_150
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.053     6.741 r  sum_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.694     7.435    c_17
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.488 r  sum_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.311     7.799    c_19
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.852 r  sum_OBUF[23]_inst_i_2/O
                         net (fo=2, routed)           0.579     8.431    c_21
    SLICE_X46Y121        LUT5 (Prop_lut5_I0_O)        0.053     8.484 r  sum_OBUF[25]_inst_i_2/O
                         net (fo=3, routed)           0.621     9.104    c_23
    SLICE_X46Y123        LUT3 (Prop_lut3_I0_O)        0.053     9.157 r  sum_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           2.515    11.673    sum_OBUF[24]
    AL30                 OBUF (Prop_obuf_I_O)         2.307    13.980 r  sum_OBUF[24]_inst/O
                         net (fo=0)                   0.000    13.980    sum[24]
    AL30                                                              r  sum[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.926ns  (logic 3.724ns (26.740%)  route 10.202ns (73.260%))
  Logic Levels:           13  (IBUF=1 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.586     6.200    c_12
    SLICE_X46Y113        LUT6 (Prop_lut6_I5_O)        0.053     6.253 r  sum_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.435     6.688    c_150
    SLICE_X46Y115        LUT6 (Prop_lut6_I1_O)        0.053     6.741 r  sum_OBUF[23]_inst_i_4/O
                         net (fo=2, routed)           0.694     7.435    c_17
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.488 r  sum_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.311     7.799    c_19
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.852 r  sum_OBUF[23]_inst_i_2/O
                         net (fo=2, routed)           0.579     8.431    c_21
    SLICE_X46Y121        LUT5 (Prop_lut5_I0_O)        0.053     8.484 r  sum_OBUF[25]_inst_i_2/O
                         net (fo=3, routed)           0.438     8.922    c_23
    SLICE_X46Y123        LUT5 (Prop_lut5_I2_O)        0.053     8.975 r  sum_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           2.644    11.618    sum_OBUF[25]
    AL29                 OBUF (Prop_obuf_I_O)         2.307    13.926 r  sum_OBUF[25]_inst/O
                         net (fo=0)                   0.000    13.926    sum[25]
    AL29                                                              r  sum[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.851ns  (logic 3.784ns (27.319%)  route 10.067ns (72.681%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB25                                              0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    AB25                 IBUF (Prop_ibuf_I_O)         0.713     0.713 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           2.903     3.616    a_IBUF[0]
    SLICE_X47Y101        LUT5 (Prop_lut5_I2_O)        0.056     3.672 r  sum_OBUF[4]_inst_i_2/O
                         net (fo=4, routed)           0.424     4.096    c_2
    SLICE_X47Y103        LUT6 (Prop_lut6_I5_O)        0.170     4.266 r  sum_OBUF[13]_inst_i_6/O
                         net (fo=1, routed)           0.417     4.683    c_50
    SLICE_X47Y105        LUT6 (Prop_lut6_I1_O)        0.053     4.736 r  sum_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.466     5.202    c_7
    SLICE_X46Y109        LUT6 (Prop_lut6_I5_O)        0.053     5.255 r  sum_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.307     5.561    c_100
    SLICE_X46Y110        LUT6 (Prop_lut6_I1_O)        0.053     5.614 r  sum_OBUF[18]_inst_i_4/O
                         net (fo=2, routed)           0.691     6.306    c_12
    SLICE_X46Y113        LUT5 (Prop_lut5_I0_O)        0.053     6.359 r  sum_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.565     6.923    c_14
    SLICE_X46Y114        LUT5 (Prop_lut5_I0_O)        0.053     6.976 r  sum_OBUF[18]_inst_i_2/O
                         net (fo=2, routed)           0.585     7.561    c_16
    SLICE_X46Y117        LUT5 (Prop_lut5_I0_O)        0.053     7.614 r  sum_OBUF[20]_inst_i_2/O
                         net (fo=3, routed)           0.660     8.274    c_18
    SLICE_X47Y119        LUT5 (Prop_lut5_I0_O)        0.064     8.338 r  sum_OBUF[22]_inst_i_2/O
                         net (fo=2, routed)           0.249     8.587    c_2020_out
    SLICE_X47Y121        LUT3 (Prop_lut3_I0_O)        0.170     8.757 r  sum_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           2.801    11.559    sum_OBUF[21]
    AK26                 OBUF (Prop_obuf_I_O)         2.293    13.851 r  sum_OBUF[21]_inst/O
                         net (fo=0)                   0.000    13.851    sum[21]
    AK26                                                              r  sum[21] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[11]
                            (input port)
  Destination:            sum[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.749ns  (logic 1.261ns (45.880%)  route 1.488ns (54.120%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD27                                              0.000     0.000 r  b[11] (IN)
                         net (fo=0)                   0.000     0.000    b[11]
    AD27                 IBUF (Prop_ibuf_I_O)         0.110     0.110 r  b_IBUF[11]_inst/O
                         net (fo=4, routed)           0.458     0.568    b_IBUF[11]
    SLICE_X46Y112        LUT5 (Prop_lut5_I1_O)        0.028     0.596 r  sum_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.029     1.626    sum_OBUF[13]
    AL25                 OBUF (Prop_obuf_I_O)         1.123     2.749 r  sum_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.749    sum[13]
    AL25                                                              r  sum[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[22]
                            (input port)
  Destination:            sum[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.277ns (45.671%)  route 1.519ns (54.329%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE28                                              0.000     0.000 r  b[22] (IN)
                         net (fo=0)                   0.000     0.000    b[22]
    AE28                 IBUF (Prop_ibuf_I_O)         0.121     0.121 r  b_IBUF[22]_inst/O
                         net (fo=4, routed)           0.490     0.611    b_IBUF[22]
    SLICE_X47Y121        LUT5 (Prop_lut5_I4_O)        0.028     0.639 r  sum_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           1.029     1.668    sum_OBUF[22]
    AL28                 OBUF (Prop_obuf_I_O)         1.128     2.796 r  sum_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.796    sum[22]
    AL28                                                              r  sum[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[16]
                            (input port)
  Destination:            sum[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.265ns (44.989%)  route 1.546ns (55.011%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG28                                              0.000     0.000 r  b[16] (IN)
                         net (fo=0)                   0.000     0.000    b[16]
    AG28                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  b_IBUF[16]_inst/O
                         net (fo=4, routed)           0.451     0.597    b_IBUF[16]
    SLICE_X46Y115        LUT3 (Prop_lut3_I2_O)        0.028     0.625 r  sum_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.095     1.720    sum_OBUF[16]
    AH25                 OBUF (Prop_obuf_I_O)         1.091     2.811 r  sum_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.811    sum[16]
    AH25                                                              r  sum[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[19]
                            (input port)
  Destination:            sum[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.817ns  (logic 1.256ns (44.588%)  route 1.561ns (55.412%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC29                                              0.000     0.000 r  b[19] (IN)
                         net (fo=0)                   0.000     0.000    b[19]
    AC29                 IBUF (Prop_ibuf_I_O)         0.113     0.113 r  b_IBUF[19]_inst/O
                         net (fo=5, routed)           0.487     0.600    b_IBUF[19]
    SLICE_X47Y119        LUT3 (Prop_lut3_I2_O)        0.028     0.628 r  sum_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           1.074     1.702    sum_OBUF[19]
    AJ26                 OBUF (Prop_obuf_I_O)         1.115     2.817 r  sum_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.817    sum[19]
    AJ26                                                              r  sum[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[28]
                            (input port)
  Destination:            sum[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.819ns  (logic 1.325ns (46.996%)  route 1.494ns (53.004%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF30                                              0.000     0.000 r  b[28] (IN)
                         net (fo=0)                   0.000     0.000    b[28]
    AF30                 IBUF (Prop_ibuf_I_O)         0.142     0.142 r  b_IBUF[28]_inst/O
                         net (fo=4, routed)           0.447     0.589    b_IBUF[28]
    SLICE_X47Y128        LUT5 (Prop_lut5_I1_O)        0.028     0.617 r  sum_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.047     1.664    sum_OBUF[30]
    AN30                 OBUF (Prop_obuf_I_O)         1.155     2.819 r  sum_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.819    sum[30]
    AN30                                                              r  sum[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            sum[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.846ns  (logic 1.266ns (44.463%)  route 1.581ns (55.537%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE24                                              0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    AE24                 IBUF (Prop_ibuf_I_O)         0.097     0.097 r  b_IBUF[5]_inst/O
                         net (fo=3, routed)           0.537     0.635    b_IBUF[5]
    SLICE_X47Y105        LUT3 (Prop_lut3_I2_O)        0.028     0.663 r  sum_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.044     1.706    sum_OBUF[5]
    AM28                 OBUF (Prop_obuf_I_O)         1.140     2.846 r  sum_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.846    sum[5]
    AM28                                                              r  sum[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[26]
                            (input port)
  Destination:            sum[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.852ns  (logic 1.325ns (46.451%)  route 1.527ns (53.549%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE31                                              0.000     0.000 r  b[26] (IN)
                         net (fo=0)                   0.000     0.000    b[26]
    AE31                 IBUF (Prop_ibuf_I_O)         0.135     0.135 r  b_IBUF[26]_inst/O
                         net (fo=4, routed)           0.452     0.586    b_IBUF[26]
    SLICE_X46Y125        LUT3 (Prop_lut3_I2_O)        0.028     0.614 r  sum_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           1.075     1.690    sum_OBUF[26]
    AM31                 OBUF (Prop_obuf_I_O)         1.162     2.852 r  sum_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.852    sum[26]
    AM31                                                              r  sum[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[24]
                            (input port)
  Destination:            sum[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.856ns  (logic 1.282ns (44.893%)  route 1.574ns (55.107%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD29                                              0.000     0.000 r  b[24] (IN)
                         net (fo=0)                   0.000     0.000    b[24]
    AD29                 IBUF (Prop_ibuf_I_O)         0.113     0.113 r  b_IBUF[24]_inst/O
                         net (fo=5, routed)           0.561     0.674    b_IBUF[24]
    SLICE_X46Y123        LUT3 (Prop_lut3_I2_O)        0.028     0.702 r  sum_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           1.013     1.715    sum_OBUF[24]
    AL30                 OBUF (Prop_obuf_I_O)         1.141     2.856 r  sum_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.856    sum[24]
    AL30                                                              r  sum[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[20]
                            (input port)
  Destination:            sum[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.268ns (44.249%)  route 1.598ns (55.751%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC28                                              0.000     0.000 r  b[20] (IN)
                         net (fo=0)                   0.000     0.000    b[20]
    AC28                 IBUF (Prop_ibuf_I_O)         0.113     0.113 r  b_IBUF[20]_inst/O
                         net (fo=4, routed)           0.455     0.568    b_IBUF[20]
    SLICE_X47Y119        LUT5 (Prop_lut5_I4_O)        0.028     0.596 r  sum_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           1.142     1.739    sum_OBUF[20]
    AK27                 OBUF (Prop_obuf_I_O)         1.127     2.866 r  sum_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.866    sum[20]
    AK27                                                              r  sum[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[27]
                            (input port)
  Destination:            sum[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.870ns  (logic 1.339ns (46.664%)  route 1.531ns (53.336%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AG31                                              0.000     0.000 r  b[27] (IN)
                         net (fo=0)                   0.000     0.000    b[27]
    AG31                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  b_IBUF[27]_inst/O
                         net (fo=3, routed)           0.483     0.629    b_IBUF[27]
    SLICE_X46Y125        LUT5 (Prop_lut5_I4_O)        0.028     0.657 r  sum_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           1.048     1.705    sum_OBUF[27]
    AL31                 OBUF (Prop_obuf_I_O)         1.165     2.870 r  sum_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.870    sum[27]
    AL31                                                              r  sum[27] (OUT)
  -------------------------------------------------------------------    -------------------





