<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SensiEdgeDoc: libraries/Lps22hh/Lps22hh.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SensiEdgeDoc
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bc0718b08fb2015b8e59c47b2805f60c.html">libraries</a></li><li class="navelem"><a class="el" href="dir_5ead17de53a142b91805c38fa5d9b969.html">Lps22hh</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Lps22hh.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>lps22hh_reg driver  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="_lps22hh_8h_source.html">Lps22hh.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="_i2c_8h_source.html">../I2c/I2c.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga7e039e0401cc966f0ab2f5c1e574a140"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interfaces___functions.html#ga7e039e0401cc966f0ab2f5c1e574a140">lps22hh_read_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *data, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> len)</td></tr>
<tr class="memdesc:ga7e039e0401cc966f0ab2f5c1e574a140"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read generic device register.  <a href="group___l_p_s22_h_h___interfaces___functions.html#ga7e039e0401cc966f0ab2f5c1e574a140">More...</a><br /></td></tr>
<tr class="separator:ga7e039e0401cc966f0ab2f5c1e574a140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb9ddf70ac792d4b21790b1c7e557b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interfaces___functions.html#ga7cb9ddf70ac792d4b21790b1c7e557b5">lps22hh_write_reg</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> reg, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *data, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> len)</td></tr>
<tr class="memdesc:ga7cb9ddf70ac792d4b21790b1c7e557b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write generic device register.  <a href="group___l_p_s22_h_h___interfaces___functions.html#ga7cb9ddf70ac792d4b21790b1c7e557b5">More...</a><br /></td></tr>
<tr class="separator:ga7cb9ddf70ac792d4b21790b1c7e557b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49db84d9b3fa9f67052f08ea7b7c1c6"><td class="memItemLeft" align="right" valign="top">
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lps22hh_from_lsb_to_hpa</b> (<a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a> lsb)</td></tr>
<tr class="separator:gac49db84d9b3fa9f67052f08ea7b7c1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3559fc2e90f4d92d71fd814c459715b2"><td class="memItemLeft" align="right" valign="top">
float_t&#160;</td><td class="memItemRight" valign="bottom"><b>lps22hh_from_lsb_to_celsius</b> (<a class="el" href="vl53l1__types_8h.html#aa343fa3b3d06292b959ffdd4c4703b06">int16_t</a> lsb)</td></tr>
<tr class="separator:ga3559fc2e90f4d92d71fd814c459715b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d52674bbb00e619e94f8447750d3aa7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga2d52674bbb00e619e94f8447750d3aa7">lps22hh_autozero_rst_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga2d52674bbb00e619e94f8447750d3aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Autozero function.[set].  <a href="group___l_p_s22_h_h___data___generation.html#ga2d52674bbb00e619e94f8447750d3aa7">More...</a><br /></td></tr>
<tr class="separator:ga2d52674bbb00e619e94f8447750d3aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b81308342560b1cf8e68966f7f146c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga3b81308342560b1cf8e68966f7f146c5">lps22hh_autozero_rst_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga3b81308342560b1cf8e68966f7f146c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Autozero function.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga3b81308342560b1cf8e68966f7f146c5">More...</a><br /></td></tr>
<tr class="separator:ga3b81308342560b1cf8e68966f7f146c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2a3a81da2c4d73ba3d32596b5009a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#gacf2a3a81da2c4d73ba3d32596b5009a8">lps22hh_autozero_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gacf2a3a81da2c4d73ba3d32596b5009a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Autozero function.[set].  <a href="group___l_p_s22_h_h___data___generation.html#gacf2a3a81da2c4d73ba3d32596b5009a8">More...</a><br /></td></tr>
<tr class="separator:gacf2a3a81da2c4d73ba3d32596b5009a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f279bcd66aebb5b9ef7c1d7fa9ee0bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga4f279bcd66aebb5b9ef7c1d7fa9ee0bf">lps22hh_autozero_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga4f279bcd66aebb5b9ef7c1d7fa9ee0bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Autozero function.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga4f279bcd66aebb5b9ef7c1d7fa9ee0bf">More...</a><br /></td></tr>
<tr class="separator:ga4f279bcd66aebb5b9ef7c1d7fa9ee0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6bf77dd03ceebdd4623326e8eee0f7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#gab6bf77dd03ceebdd4623326e8eee0f7a">lps22hh_pressure_snap_rst_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gab6bf77dd03ceebdd4623326e8eee0f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset AutoRifP function.[set].  <a href="group___l_p_s22_h_h___data___generation.html#gab6bf77dd03ceebdd4623326e8eee0f7a">More...</a><br /></td></tr>
<tr class="separator:gab6bf77dd03ceebdd4623326e8eee0f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee39e29df5e1c3aafa67ad705b43c2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga6ee39e29df5e1c3aafa67ad705b43c2f">lps22hh_pressure_snap_rst_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga6ee39e29df5e1c3aafa67ad705b43c2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset AutoRifP function.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga6ee39e29df5e1c3aafa67ad705b43c2f">More...</a><br /></td></tr>
<tr class="separator:ga6ee39e29df5e1c3aafa67ad705b43c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524bd150fa1c72e4d25adf7cf1f5f348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga524bd150fa1c72e4d25adf7cf1f5f348">lps22hh_pressure_snap_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga524bd150fa1c72e4d25adf7cf1f5f348"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AutoRefP function.[set].  <a href="group___l_p_s22_h_h___data___generation.html#ga524bd150fa1c72e4d25adf7cf1f5f348">More...</a><br /></td></tr>
<tr class="separator:ga524bd150fa1c72e4d25adf7cf1f5f348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c3535dbf6782038b0dc7c1bbcf0ab4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga74c3535dbf6782038b0dc7c1bbcf0ab4">lps22hh_pressure_snap_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga74c3535dbf6782038b0dc7c1bbcf0ab4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable AutoRefP function.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga74c3535dbf6782038b0dc7c1bbcf0ab4">More...</a><br /></td></tr>
<tr class="separator:ga74c3535dbf6782038b0dc7c1bbcf0ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb94085c6791427c4e9710f79cf4114"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#gadfb94085c6791427c4e9710f79cf4114">lps22hh_block_data_update_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gadfb94085c6791427c4e9710f79cf4114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Data Update.[set].  <a href="group___l_p_s22_h_h___data___generation.html#gadfb94085c6791427c4e9710f79cf4114">More...</a><br /></td></tr>
<tr class="separator:gadfb94085c6791427c4e9710f79cf4114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1c62f513d1cce4cb913b58dfe7d063"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga5b1c62f513d1cce4cb913b58dfe7d063">lps22hh_block_data_update_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga5b1c62f513d1cce4cb913b58dfe7d063"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Data Update.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga5b1c62f513d1cce4cb913b58dfe7d063">More...</a><br /></td></tr>
<tr class="separator:ga5b1c62f513d1cce4cb913b58dfe7d063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6cb1bec54fbe0a8364c678883dbd23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#gaad6cb1bec54fbe0a8364c678883dbd23">lps22hh_data_rate_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_odr_t val)</td></tr>
<tr class="memdesc:gaad6cb1bec54fbe0a8364c678883dbd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data rate selection.[set].  <a href="group___l_p_s22_h_h___data___generation.html#gaad6cb1bec54fbe0a8364c678883dbd23">More...</a><br /></td></tr>
<tr class="separator:gaad6cb1bec54fbe0a8364c678883dbd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ce0d594c7f05dbe4cf806a3fa1ebf0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga13ce0d594c7f05dbe4cf806a3fa1ebf0">lps22hh_data_rate_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_odr_t *val)</td></tr>
<tr class="memdesc:ga13ce0d594c7f05dbe4cf806a3fa1ebf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data rate selection.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga13ce0d594c7f05dbe4cf806a3fa1ebf0">More...</a><br /></td></tr>
<tr class="separator:ga13ce0d594c7f05dbe4cf806a3fa1ebf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c448ee2e4af132f603e1b0377d44376"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga3c448ee2e4af132f603e1b0377d44376">lps22hh_pressure_ref_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga3c448ee2e4af132f603e1b0377d44376"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Reference pressure value is a 16-bit data expressed as 2’s complement. The value is used when AUTOZERO or AUTORIFP function is enabled.[set].  <a href="group___l_p_s22_h_h___data___generation.html#ga3c448ee2e4af132f603e1b0377d44376">More...</a><br /></td></tr>
<tr class="separator:ga3c448ee2e4af132f603e1b0377d44376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180bfcd45c49f6f6b9b225351414c1b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga180bfcd45c49f6f6b9b225351414c1b7">lps22hh_pressure_ref_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga180bfcd45c49f6f6b9b225351414c1b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Reference pressure value is a 16-bit data expressed as 2’s complement. The value is used when AUTOZERO or AUTORIFP function is enabled.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga180bfcd45c49f6f6b9b225351414c1b7">More...</a><br /></td></tr>
<tr class="separator:ga180bfcd45c49f6f6b9b225351414c1b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fd15440da97cf8f8909e4a4994e7f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga19fd15440da97cf8f8909e4a4994e7f0">lps22hh_pressure_offset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga19fd15440da97cf8f8909e4a4994e7f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pressure offset value is 16-bit data that can be used to implement one-point calibration (OPC) after soldering.[set].  <a href="group___l_p_s22_h_h___data___generation.html#ga19fd15440da97cf8f8909e4a4994e7f0">More...</a><br /></td></tr>
<tr class="separator:ga19fd15440da97cf8f8909e4a4994e7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4910206a47a20ade5f4d2ef17f454101"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga4910206a47a20ade5f4d2ef17f454101">lps22hh_pressure_offset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga4910206a47a20ade5f4d2ef17f454101"><td class="mdescLeft">&#160;</td><td class="mdescRight">The pressure offset value is 16-bit data that can be used to implement one-point calibration (OPC) after soldering.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga4910206a47a20ade5f4d2ef17f454101">More...</a><br /></td></tr>
<tr class="separator:ga4910206a47a20ade5f4d2ef17f454101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b4b16acef1fa9a6c9191d967b4558e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#gad3b4b16acef1fa9a6c9191d967b4558e">lps22hh_all_sources_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlps22hh__all__sources__t.html">lps22hh_all_sources_t</a> *val)</td></tr>
<tr class="memdesc:gad3b4b16acef1fa9a6c9191d967b4558e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all the interrupt/status flag of the device.[get].  <a href="group___l_p_s22_h_h___data___generation.html#gad3b4b16acef1fa9a6c9191d967b4558e">More...</a><br /></td></tr>
<tr class="separator:gad3b4b16acef1fa9a6c9191d967b4558e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd342c1329cffe9e484eb57b8e211ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga8dd342c1329cffe9e484eb57b8e211ed">lps22hh_status_reg_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlps22hh__status__t.html">lps22hh_status_t</a> *val)</td></tr>
<tr class="memdesc:ga8dd342c1329cffe9e484eb57b8e211ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">The STATUS_REG register is read by the primary interface.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga8dd342c1329cffe9e484eb57b8e211ed">More...</a><br /></td></tr>
<tr class="separator:ga8dd342c1329cffe9e484eb57b8e211ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1cb6c37d8db4cfe190490679627c6f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#gac1cb6c37d8db4cfe190490679627c6f7">lps22hh_press_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gac1cb6c37d8db4cfe190490679627c6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pressure new data available.[get].  <a href="group___l_p_s22_h_h___data___generation.html#gac1cb6c37d8db4cfe190490679627c6f7">More...</a><br /></td></tr>
<tr class="separator:gac1cb6c37d8db4cfe190490679627c6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bd19b6d559ab8119cdb80d53a86858"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___generation.html#ga71bd19b6d559ab8119cdb80d53a86858">lps22hh_temp_flag_data_ready_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga71bd19b6d559ab8119cdb80d53a86858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature data available.[get].  <a href="group___l_p_s22_h_h___data___generation.html#ga71bd19b6d559ab8119cdb80d53a86858">More...</a><br /></td></tr>
<tr class="separator:ga71bd19b6d559ab8119cdb80d53a86858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87d5e2c5d95bdab27ea9568d482a0426"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___output.html#ga87d5e2c5d95bdab27ea9568d482a0426">lps22hh_pressure_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga87d5e2c5d95bdab27ea9568d482a0426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pressure output value.[get].  <a href="group___l_p_s22_h_h___data___output.html#ga87d5e2c5d95bdab27ea9568d482a0426">More...</a><br /></td></tr>
<tr class="separator:ga87d5e2c5d95bdab27ea9568d482a0426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497eef417d602fb66e393b7cdc6084be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___output.html#ga497eef417d602fb66e393b7cdc6084be">lps22hh_temperature_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga497eef417d602fb66e393b7cdc6084be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature output value.[get].  <a href="group___l_p_s22_h_h___data___output.html#ga497eef417d602fb66e393b7cdc6084be">More...</a><br /></td></tr>
<tr class="separator:ga497eef417d602fb66e393b7cdc6084be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8305e7e8be9001ff8ee2bbf8b64bc23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___output.html#gac8305e7e8be9001ff8ee2bbf8b64bc23">lps22hh_fifo_pressure_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gac8305e7e8be9001ff8ee2bbf8b64bc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pressure output from FIFO value.[get].  <a href="group___l_p_s22_h_h___data___output.html#gac8305e7e8be9001ff8ee2bbf8b64bc23">More...</a><br /></td></tr>
<tr class="separator:gac8305e7e8be9001ff8ee2bbf8b64bc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab50e34df072860588de6181bfa8d4b42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___data___output.html#gab50e34df072860588de6181bfa8d4b42">lps22hh_fifo_temperature_raw_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:gab50e34df072860588de6181bfa8d4b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Temperature output from FIFO value.[get].  <a href="group___l_p_s22_h_h___data___output.html#gab50e34df072860588de6181bfa8d4b42">More...</a><br /></td></tr>
<tr class="separator:gab50e34df072860588de6181bfa8d4b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54589b8ed7a3195ffea73ed96b9915d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___common.html#ga54589b8ed7a3195ffea73ed96b9915d8">lps22hh_device_id_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga54589b8ed7a3195ffea73ed96b9915d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DeviceWhoamI[get].  <a href="group___l_p_s22_h_h___common.html#ga54589b8ed7a3195ffea73ed96b9915d8">More...</a><br /></td></tr>
<tr class="separator:ga54589b8ed7a3195ffea73ed96b9915d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff89e05e29b69a4bb777b6a1e983ab9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___common.html#gaff89e05e29b69a4bb777b6a1e983ab9f">lps22hh_reset_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gaff89e05e29b69a4bb777b6a1e983ab9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers.[set].  <a href="group___l_p_s22_h_h___common.html#gaff89e05e29b69a4bb777b6a1e983ab9f">More...</a><br /></td></tr>
<tr class="separator:gaff89e05e29b69a4bb777b6a1e983ab9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5ba930a31d9dae2bd16c523ae32496"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___common.html#gaaf5ba930a31d9dae2bd16c523ae32496">lps22hh_reset_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gaaf5ba930a31d9dae2bd16c523ae32496"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software reset. Restore the default values in user registers.[get].  <a href="group___l_p_s22_h_h___common.html#gaaf5ba930a31d9dae2bd16c523ae32496">More...</a><br /></td></tr>
<tr class="separator:gaaf5ba930a31d9dae2bd16c523ae32496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0a7f3a3ab8e0f1fc6ce621f1855f864"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___common.html#gab0a7f3a3ab8e0f1fc6ce621f1855f864">lps22hh_auto_increment_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:gab0a7f3a3ab8e0f1fc6ce621f1855f864"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[set].  <a href="group___l_p_s22_h_h___common.html#gab0a7f3a3ab8e0f1fc6ce621f1855f864">More...</a><br /></td></tr>
<tr class="separator:gab0a7f3a3ab8e0f1fc6ce621f1855f864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ef20f9424f3eae3435770c89091491"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___common.html#ga82ef20f9424f3eae3435770c89091491">lps22hh_auto_increment_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga82ef20f9424f3eae3435770c89091491"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register address automatically incremented during a multiple byte access with a serial interface.[get].  <a href="group___l_p_s22_h_h___common.html#ga82ef20f9424f3eae3435770c89091491">More...</a><br /></td></tr>
<tr class="separator:ga82ef20f9424f3eae3435770c89091491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5984d5aaa5f1eb19b5b0b32d9d9a7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___common.html#ga2d5984d5aaa5f1eb19b5b0b32d9d9a7d">lps22hh_boot_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga2d5984d5aaa5f1eb19b5b0b32d9d9a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[set].  <a href="group___l_p_s22_h_h___common.html#ga2d5984d5aaa5f1eb19b5b0b32d9d9a7d">More...</a><br /></td></tr>
<tr class="separator:ga2d5984d5aaa5f1eb19b5b0b32d9d9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74934e24a12f366a2c7e2e4a070035ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___common.html#ga74934e24a12f366a2c7e2e4a070035ee">lps22hh_boot_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga74934e24a12f366a2c7e2e4a070035ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reboot memory content. Reload the calibration parameters.[get].  <a href="group___l_p_s22_h_h___common.html#ga74934e24a12f366a2c7e2e4a070035ee">More...</a><br /></td></tr>
<tr class="separator:ga74934e24a12f366a2c7e2e4a070035ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19877b38db12bd38d77960f0560a456b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___filters.html#ga19877b38db12bd38d77960f0560a456b">lps22hh_lp_bandwidth_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_lpfp_cfg_t val)</td></tr>
<tr class="memdesc:ga19877b38db12bd38d77960f0560a456b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-pass bandwidth selection.[set].  <a href="group___l_p_s22_h_h___filters.html#ga19877b38db12bd38d77960f0560a456b">More...</a><br /></td></tr>
<tr class="separator:ga19877b38db12bd38d77960f0560a456b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae98bed43988bab3f2ce2afd92455a563"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___filters.html#gae98bed43988bab3f2ce2afd92455a563">lps22hh_lp_bandwidth_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_lpfp_cfg_t *val)</td></tr>
<tr class="memdesc:gae98bed43988bab3f2ce2afd92455a563"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low-pass bandwidth selection.[get].  <a href="group___l_p_s22_h_h___filters.html#gae98bed43988bab3f2ce2afd92455a563">More...</a><br /></td></tr>
<tr class="separator:gae98bed43988bab3f2ce2afd92455a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd81f417c3d3d9a71d3c1991e84b5df7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#gafd81f417c3d3d9a71d3c1991e84b5df7">lps22hh_i2c_interface_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_i2c_disable_t val)</td></tr>
<tr class="memdesc:gafd81f417c3d3d9a71d3c1991e84b5df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable I2C interface.[set].  <a href="group___l_p_s22_h_h___serial___interface.html#gafd81f417c3d3d9a71d3c1991e84b5df7">More...</a><br /></td></tr>
<tr class="separator:gafd81f417c3d3d9a71d3c1991e84b5df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15cd6424756a371467de616fca23813f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#ga15cd6424756a371467de616fca23813f">lps22hh_i2c_interface_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_i2c_disable_t *val)</td></tr>
<tr class="memdesc:ga15cd6424756a371467de616fca23813f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable I2C interface.[get].  <a href="group___l_p_s22_h_h___serial___interface.html#ga15cd6424756a371467de616fca23813f">More...</a><br /></td></tr>
<tr class="separator:ga15cd6424756a371467de616fca23813f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43aa118407fbb3ae4746ea91860be035"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#ga43aa118407fbb3ae4746ea91860be035">lps22hh_i3c_interface_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_i3c_disable_t val)</td></tr>
<tr class="memdesc:ga43aa118407fbb3ae4746ea91860be035"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Enable/Disable communication protocol.[set].  <a href="group___l_p_s22_h_h___serial___interface.html#ga43aa118407fbb3ae4746ea91860be035">More...</a><br /></td></tr>
<tr class="separator:ga43aa118407fbb3ae4746ea91860be035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f437da99f5f6b222762cf06c1fb5f0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#ga6f437da99f5f6b222762cf06c1fb5f0c">lps22hh_i3c_interface_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_i3c_disable_t *val)</td></tr>
<tr class="memdesc:ga6f437da99f5f6b222762cf06c1fb5f0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Enable/Disable communication protocol.[get].  <a href="group___l_p_s22_h_h___serial___interface.html#ga6f437da99f5f6b222762cf06c1fb5f0c">More...</a><br /></td></tr>
<tr class="separator:ga6f437da99f5f6b222762cf06c1fb5f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de6d21237b44b916954a47abeea59a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#ga8de6d21237b44b916954a47abeea59a4">lps22hh_sdo_sa0_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_pu_en_t val)</td></tr>
<tr class="memdesc:ga8de6d21237b44b916954a47abeea59a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable pull-up on SDO pin.[set].  <a href="group___l_p_s22_h_h___serial___interface.html#ga8de6d21237b44b916954a47abeea59a4">More...</a><br /></td></tr>
<tr class="separator:ga8de6d21237b44b916954a47abeea59a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad348ce3e69f13e6012f6f36d1adab53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#gaad348ce3e69f13e6012f6f36d1adab53">lps22hh_sdo_sa0_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_pu_en_t *val)</td></tr>
<tr class="memdesc:gaad348ce3e69f13e6012f6f36d1adab53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/Disable pull-up on SDO pin.[get].  <a href="group___l_p_s22_h_h___serial___interface.html#gaad348ce3e69f13e6012f6f36d1adab53">More...</a><br /></td></tr>
<tr class="separator:gaad348ce3e69f13e6012f6f36d1adab53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0c057947a6401bf4d02ba69186e16e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#gada0c057947a6401bf4d02ba69186e16e">lps22hh_sda_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_pu_en_t val)</td></tr>
<tr class="memdesc:gada0c057947a6401bf4d02ba69186e16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect SDO/SA0 internal pull-up.[set].  <a href="group___l_p_s22_h_h___serial___interface.html#gada0c057947a6401bf4d02ba69186e16e">More...</a><br /></td></tr>
<tr class="separator:gada0c057947a6401bf4d02ba69186e16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef1a85449483316b64e08f478548763"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#ga2ef1a85449483316b64e08f478548763">lps22hh_sda_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_pu_en_t *val)</td></tr>
<tr class="memdesc:ga2ef1a85449483316b64e08f478548763"><td class="mdescLeft">&#160;</td><td class="mdescRight">Connect/Disconnect SDO/SA0 internal pull-up.[get].  <a href="group___l_p_s22_h_h___serial___interface.html#ga2ef1a85449483316b64e08f478548763">More...</a><br /></td></tr>
<tr class="separator:ga2ef1a85449483316b64e08f478548763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga882d7f6370390bcf36acaa6be2d32f7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#ga882d7f6370390bcf36acaa6be2d32f7b">lps22hh_spi_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_sim_t val)</td></tr>
<tr class="memdesc:ga882d7f6370390bcf36acaa6be2d32f7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[set].  <a href="group___l_p_s22_h_h___serial___interface.html#ga882d7f6370390bcf36acaa6be2d32f7b">More...</a><br /></td></tr>
<tr class="separator:ga882d7f6370390bcf36acaa6be2d32f7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad93be5c05e29ed786e906b651a3c9e43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___serial___interface.html#gad93be5c05e29ed786e906b651a3c9e43">lps22hh_spi_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_sim_t *val)</td></tr>
<tr class="memdesc:gad93be5c05e29ed786e906b651a3c9e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial Interface Mode selection.[get].  <a href="group___l_p_s22_h_h___serial___interface.html#gad93be5c05e29ed786e906b651a3c9e43">More...</a><br /></td></tr>
<tr class="separator:gad93be5c05e29ed786e906b651a3c9e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa51e1ec9ca27c61adddf9a0f525cee23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt___pins.html#gaa51e1ec9ca27c61adddf9a0f525cee23">lps22hh_int_notification_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_lir_t val)</td></tr>
<tr class="memdesc:gaa51e1ec9ca27c61adddf9a0f525cee23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latch interrupt request to the INT_SOURCE (24h) register.[set].  <a href="group___l_p_s22_h_h___interrupt___pins.html#gaa51e1ec9ca27c61adddf9a0f525cee23">More...</a><br /></td></tr>
<tr class="separator:gaa51e1ec9ca27c61adddf9a0f525cee23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85386c158cebcebc4bcb917a0240c772"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt___pins.html#ga85386c158cebcebc4bcb917a0240c772">lps22hh_int_notification_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_lir_t *val)</td></tr>
<tr class="memdesc:ga85386c158cebcebc4bcb917a0240c772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latch interrupt request to the INT_SOURCE (24h) register.[get].  <a href="group___l_p_s22_h_h___interrupt___pins.html#ga85386c158cebcebc4bcb917a0240c772">More...</a><br /></td></tr>
<tr class="separator:ga85386c158cebcebc4bcb917a0240c772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd34984a3f059008acef9055fa56d5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt___pins.html#ga5fd34984a3f059008acef9055fa56d5a">lps22hh_pin_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_pp_od_t val)</td></tr>
<tr class="memdesc:ga5fd34984a3f059008acef9055fa56d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[set].  <a href="group___l_p_s22_h_h___interrupt___pins.html#ga5fd34984a3f059008acef9055fa56d5a">More...</a><br /></td></tr>
<tr class="separator:ga5fd34984a3f059008acef9055fa56d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe52dc11df78d69b98661082c9ef068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt___pins.html#gaefe52dc11df78d69b98661082c9ef068">lps22hh_pin_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_pp_od_t *val)</td></tr>
<tr class="memdesc:gaefe52dc11df78d69b98661082c9ef068"><td class="mdescLeft">&#160;</td><td class="mdescRight">Push-pull/open drain selection on interrupt pads.[get].  <a href="group___l_p_s22_h_h___interrupt___pins.html#gaefe52dc11df78d69b98661082c9ef068">More...</a><br /></td></tr>
<tr class="separator:gaefe52dc11df78d69b98661082c9ef068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1454396a07c29ee2dfcb1e73b60332b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt___pins.html#gae1454396a07c29ee2dfcb1e73b60332b">lps22hh_pin_polarity_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_int_h_l_t val)</td></tr>
<tr class="memdesc:gae1454396a07c29ee2dfcb1e73b60332b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[set].  <a href="group___l_p_s22_h_h___interrupt___pins.html#gae1454396a07c29ee2dfcb1e73b60332b">More...</a><br /></td></tr>
<tr class="separator:gae1454396a07c29ee2dfcb1e73b60332b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfbf966e095b65e3f08835283f011bb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt___pins.html#gacfbf966e095b65e3f08835283f011bb2">lps22hh_pin_polarity_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_int_h_l_t *val)</td></tr>
<tr class="memdesc:gacfbf966e095b65e3f08835283f011bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt active-high/low.[get].  <a href="group___l_p_s22_h_h___interrupt___pins.html#gacfbf966e095b65e3f08835283f011bb2">More...</a><br /></td></tr>
<tr class="separator:gacfbf966e095b65e3f08835283f011bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656f017c64383191a6628572187094cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt___pins.html#ga656f017c64383191a6628572187094cd">lps22hh_pin_int_route_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlps22hh__ctrl__reg3__t.html">lps22hh_ctrl_reg3_t</a> *val)</td></tr>
<tr class="memdesc:ga656f017c64383191a6628572187094cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int pad.[set].  <a href="group___l_p_s22_h_h___interrupt___pins.html#ga656f017c64383191a6628572187094cd">More...</a><br /></td></tr>
<tr class="separator:ga656f017c64383191a6628572187094cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6ce527243c387aef86637d5b3390e33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt___pins.html#gae6ce527243c387aef86637d5b3390e33">lps22hh_pin_int_route_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlps22hh__ctrl__reg3__t.html">lps22hh_ctrl_reg3_t</a> *val)</td></tr>
<tr class="memdesc:gae6ce527243c387aef86637d5b3390e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select the signal that need to route on int pad.[get].  <a href="group___l_p_s22_h_h___interrupt___pins.html#gae6ce527243c387aef86637d5b3390e33">More...</a><br /></td></tr>
<tr class="separator:gae6ce527243c387aef86637d5b3390e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a12ea5cc00a73829737939a2907c1c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt__on___threshold.html#ga5a12ea5cc00a73829737939a2907c1c7">lps22hh_int_on_threshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_pe_t val)</td></tr>
<tr class="memdesc:ga5a12ea5cc00a73829737939a2907c1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt generation on pressure low/high event.[set].  <a href="group___l_p_s22_h_h___interrupt__on___threshold.html#ga5a12ea5cc00a73829737939a2907c1c7">More...</a><br /></td></tr>
<tr class="separator:ga5a12ea5cc00a73829737939a2907c1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99ca60cf637330d8db48b026851ef82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt__on___threshold.html#gac99ca60cf637330d8db48b026851ef82">lps22hh_int_on_threshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_pe_t *val)</td></tr>
<tr class="memdesc:gac99ca60cf637330d8db48b026851ef82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable interrupt generation on pressure low/high event.[get].  <a href="group___l_p_s22_h_h___interrupt__on___threshold.html#gac99ca60cf637330d8db48b026851ef82">More...</a><br /></td></tr>
<tr class="separator:gac99ca60cf637330d8db48b026851ef82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab964e5b9cc016872bef8b64a6c360647"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt__on___threshold.html#gab964e5b9cc016872bef8b64a6c360647">lps22hh_int_treshold_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> buff)</td></tr>
<tr class="memdesc:gab964e5b9cc016872bef8b64a6c360647"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-defined threshold value for pressure interrupt event.[set].  <a href="group___l_p_s22_h_h___interrupt__on___threshold.html#gab964e5b9cc016872bef8b64a6c360647">More...</a><br /></td></tr>
<tr class="separator:gab964e5b9cc016872bef8b64a6c360647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2247cac00e836bf621355958be30528f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___interrupt__on___threshold.html#ga2247cac00e836bf621355958be30528f">lps22hh_int_treshold_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a> *buff)</td></tr>
<tr class="memdesc:ga2247cac00e836bf621355958be30528f"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-defined threshold value for pressure interrupt event.[get].  <a href="group___l_p_s22_h_h___interrupt__on___threshold.html#ga2247cac00e836bf621355958be30528f">More...</a><br /></td></tr>
<tr class="separator:ga2247cac00e836bf621355958be30528f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22eb3d2f479d54da3ed2f1b0860a5eb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga22eb3d2f479d54da3ed2f1b0860a5eb0">lps22hh_fifo_mode_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_f_mode_t val)</td></tr>
<tr class="memdesc:ga22eb3d2f479d54da3ed2f1b0860a5eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fifo Mode selection.[set].  <a href="group___l_p_s22_h_h___fifo.html#ga22eb3d2f479d54da3ed2f1b0860a5eb0">More...</a><br /></td></tr>
<tr class="separator:ga22eb3d2f479d54da3ed2f1b0860a5eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a564da6df075dc2e0516bd48dee4e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga88a564da6df075dc2e0516bd48dee4e4">lps22hh_fifo_mode_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, lps22hh_f_mode_t *val)</td></tr>
<tr class="memdesc:ga88a564da6df075dc2e0516bd48dee4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fifo Mode selection.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga88a564da6df075dc2e0516bd48dee4e4">More...</a><br /></td></tr>
<tr class="separator:ga88a564da6df075dc2e0516bd48dee4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d63296ca1f249554efc47aa1370e401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga9d63296ca1f249554efc47aa1370e401">lps22hh_fifo_stop_on_wtm_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga9d63296ca1f249554efc47aa1370e401"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[set].  <a href="group___l_p_s22_h_h___fifo.html#ga9d63296ca1f249554efc47aa1370e401">More...</a><br /></td></tr>
<tr class="separator:ga9d63296ca1f249554efc47aa1370e401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501c21005bde6be63c7ddbae84f52ed9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga501c21005bde6be63c7ddbae84f52ed9">lps22hh_fifo_stop_on_wtm_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga501c21005bde6be63c7ddbae84f52ed9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sensing chain FIFO stop values memorization at threshold level.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga501c21005bde6be63c7ddbae84f52ed9">More...</a><br /></td></tr>
<tr class="separator:ga501c21005bde6be63c7ddbae84f52ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c46bf4d3b8cd793ec0222dea362b8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga58c46bf4d3b8cd793ec0222dea362b8d">lps22hh_fifo_watermark_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga58c46bf4d3b8cd793ec0222dea362b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[set].  <a href="group___l_p_s22_h_h___fifo.html#ga58c46bf4d3b8cd793ec0222dea362b8d">More...</a><br /></td></tr>
<tr class="separator:ga58c46bf4d3b8cd793ec0222dea362b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec670206ecbb559ad89b75cba4dcae8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga7ec670206ecbb559ad89b75cba4dcae8">lps22hh_fifo_watermark_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga7ec670206ecbb559ad89b75cba4dcae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark level selection.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga7ec670206ecbb559ad89b75cba4dcae8">More...</a><br /></td></tr>
<tr class="separator:ga7ec670206ecbb559ad89b75cba4dcae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45f2a0e1a4e5a746f4596dda2cf8210e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga45f2a0e1a4e5a746f4596dda2cf8210e">lps22hh_fifo_data_level_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *buff)</td></tr>
<tr class="memdesc:ga45f2a0e1a4e5a746f4596dda2cf8210e"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO stored data level.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga45f2a0e1a4e5a746f4596dda2cf8210e">More...</a><br /></td></tr>
<tr class="separator:ga45f2a0e1a4e5a746f4596dda2cf8210e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441c8b053276745d4d72c18fdd69c702"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga441c8b053276745d4d72c18fdd69c702">lps22hh_fifo_src_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="structlps22hh__fifo__status2__t.html">lps22hh_fifo_status2_t</a> *val)</td></tr>
<tr class="memdesc:ga441c8b053276745d4d72c18fdd69c702"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read all the FIFO status flag of the device.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga441c8b053276745d4d72c18fdd69c702">More...</a><br /></td></tr>
<tr class="separator:ga441c8b053276745d4d72c18fdd69c702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ca25faaf5fb280a20c5e0f6d452578"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga42ca25faaf5fb280a20c5e0f6d452578">lps22hh_fifo_full_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga42ca25faaf5fb280a20c5e0f6d452578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smart FIFO full status.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga42ca25faaf5fb280a20c5e0f6d452578">More...</a><br /></td></tr>
<tr class="separator:ga42ca25faaf5fb280a20c5e0f6d452578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e02c263e09abb5fe6fc96d293696c4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga5e02c263e09abb5fe6fc96d293696c4b">lps22hh_fifo_ovr_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga5e02c263e09abb5fe6fc96d293696c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun status.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga5e02c263e09abb5fe6fc96d293696c4b">More...</a><br /></td></tr>
<tr class="separator:ga5e02c263e09abb5fe6fc96d293696c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cafe38d141421d696d93f47beaf2f30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga8cafe38d141421d696d93f47beaf2f30">lps22hh_fifo_wtm_flag_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga8cafe38d141421d696d93f47beaf2f30"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark status.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga8cafe38d141421d696d93f47beaf2f30">More...</a><br /></td></tr>
<tr class="separator:ga8cafe38d141421d696d93f47beaf2f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6871c2a0a903f1ddb07d845019b9ba1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga6871c2a0a903f1ddb07d845019b9ba1d">lps22hh_fifo_ovr_on_int_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga6871c2a0a903f1ddb07d845019b9ba1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun interrupt on INT_DRDY pin.[set].  <a href="group___l_p_s22_h_h___fifo.html#ga6871c2a0a903f1ddb07d845019b9ba1d">More...</a><br /></td></tr>
<tr class="separator:ga6871c2a0a903f1ddb07d845019b9ba1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8161881135171854d5b7f1913032dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#gace8161881135171854d5b7f1913032dd">lps22hh_fifo_ovr_on_int_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:gace8161881135171854d5b7f1913032dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO overrun interrupt on INT_DRDY pin.[get].  <a href="group___l_p_s22_h_h___fifo.html#gace8161881135171854d5b7f1913032dd">More...</a><br /></td></tr>
<tr class="separator:gace8161881135171854d5b7f1913032dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e70cbad426c161d942ec0901a2ddc76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga1e70cbad426c161d942ec0901a2ddc76">lps22hh_fifo_threshold_on_int_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga1e70cbad426c161d942ec0901a2ddc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark status on INT_DRDY pin.[set].  <a href="group___l_p_s22_h_h___fifo.html#ga1e70cbad426c161d942ec0901a2ddc76">More...</a><br /></td></tr>
<tr class="separator:ga1e70cbad426c161d942ec0901a2ddc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b328ad0201d10df69875b73a71ebf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga85b328ad0201d10df69875b73a71ebf6">lps22hh_fifo_threshold_on_int_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga85b328ad0201d10df69875b73a71ebf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO watermark status on INT_DRDY pin.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga85b328ad0201d10df69875b73a71ebf6">More...</a><br /></td></tr>
<tr class="separator:ga85b328ad0201d10df69875b73a71ebf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga824468f9c61d44461fce8c6151dc6ddb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga824468f9c61d44461fce8c6151dc6ddb">lps22hh_fifo_full_on_int_set</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> val)</td></tr>
<tr class="memdesc:ga824468f9c61d44461fce8c6151dc6ddb"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO full flag on INT_DRDY pin.[set].  <a href="group___l_p_s22_h_h___fifo.html#ga824468f9c61d44461fce8c6151dc6ddb">More...</a><br /></td></tr>
<tr class="separator:ga824468f9c61d44461fce8c6151dc6ddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673ccac4d93e59110c47743249fb2fa8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vl53l1__types_8h.html#a32f2e37ee053cf2ce8ca28d1f74630e5">int32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_s22_h_h___fifo.html#ga673ccac4d93e59110c47743249fb2fa8">lps22hh_fifo_full_on_int_get</a> (<a class="el" href="structstmdev__ctx__t.html">stmdev_ctx_t</a> *ctx, <a class="el" href="vl53l1__types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> *val)</td></tr>
<tr class="memdesc:ga673ccac4d93e59110c47743249fb2fa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO full flag on INT_DRDY pin.[get].  <a href="group___l_p_s22_h_h___fifo.html#ga673ccac4d93e59110c47743249fb2fa8">More...</a><br /></td></tr>
<tr class="separator:ga673ccac4d93e59110c47743249fb2fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >lps22hh_reg driver </p>
<dl class="section date"><dt>Date</dt><dd>29 March 2022</dd></dl>
<p>COPYRIGHT(c) 2022 Droid-Technologies LLC</p>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of Droid-Technologies LLC nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
