<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/miqs/utility.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/miqs/utility.hh</h1><a href="miqs_2utility_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span>
<a name="l00003"></a>00003 <span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span>
<a name="l00004"></a>00004 <span class="comment"> * All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00009"></a>00009 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00010"></a>00010 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00012"></a>00012 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00013"></a>00013 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00014"></a>00014 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00015"></a>00015 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00018"></a>00018 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00019"></a>00019 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00020"></a>00020 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00021"></a>00021 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00022"></a>00022 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00023"></a>00023 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00024"></a>00024 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00025"></a>00025 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00026"></a>00026 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00027"></a>00027 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00028"></a>00028 <span class="comment"> *</span>
<a name="l00029"></a>00029 <span class="comment"> * Authors: Nathan Binkert</span>
<a name="l00030"></a>00030 <span class="comment"> *          Steve Reinhardt</span>
<a name="l00031"></a>00031 <span class="comment"> *          Korey Sewell</span>
<a name="l00032"></a>00032 <span class="comment"> */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="preprocessor">#ifndef __ARCH_MIPS_UTILITY_HH__</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_MIPS_UTILITY_HH__</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="preprocessor">#include &quot;<a class="code" href="mips_2isa__traits_8hh.html">arch/mips/isa_traits.hh</a>&quot;</span>
<a name="l00037"></a>00037 <span class="preprocessor">#include &quot;<a class="code" href="arch_2mips_2types_8hh.html">arch/mips/types.hh</a>&quot;</span>
<a name="l00038"></a>00038 <span class="preprocessor">#include &quot;<a class="code" href="base_2misc_8hh.html">base/misc.hh</a>&quot;</span>
<a name="l00039"></a>00039 <span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span>
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;
<a name="l00044"></a>00044 
<a name="l00045"></a>00045 <span class="keyword">namespace </span>MipsISA {
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="keyword">inline</span> <a class="code" href="namespaceMipsISA.html#a2435b8311a00a8168bb1d33fb7c79b1e">PCState</a>
<a name="l00048"></a><a class="code" href="namespaceMipsISA.html#a2f28a29005a886eacf4d9d5c44ca111e">00048</a> <a class="code" href="namespaceMipsISA.html#a2f28a29005a886eacf4d9d5c44ca111e">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> &amp;callPC)
<a name="l00049"></a>00049 {
<a name="l00050"></a>00050     <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> ret = callPC;
<a name="l00051"></a>00051     ret.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a8903a4e9f3d5fb42d0faa9d53e21d85c">advance</a>();
<a name="l00052"></a>00052     ret.<a class="code" href="classGenericISA_1_1SimplePCState.html#a4012b666ba851e747ea4229c7cf55c5b">pc</a>(curPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#ae606c6164a927e305006d93c7fe0b0bd">npc</a>());
<a name="l00053"></a>00053     <span class="keywordflow">return</span> ret;
<a name="l00054"></a>00054 }
<a name="l00055"></a>00055 
<a name="l00056"></a>00056 uint64_t <a class="code" href="namespaceMipsISA.html#a3f9560369e934be05b1dd8f23fbd6104">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a3233167b16e632eb21dbd7f259511ddd">fp</a>);
<a name="l00057"></a>00057 
<a name="l00059"></a>00059 <span class="comment">//</span>
<a name="l00060"></a>00060 <span class="comment">// Floating Point Utility Functions</span>
<a name="l00061"></a>00061 <span class="comment">//</span>
<a name="l00062"></a>00062 uint64_t <a class="code" href="namespaceMipsISA.html#aef24bb5b95ababfcc53737354f899410">fpConvert</a>(<a class="code" href="namespaceMipsISA.html#a3eb2ef7126c12e67d97d307c7aaa381d">ConvertType</a> cvt_type, <span class="keywordtype">double</span> fp_val);
<a name="l00063"></a>00063 <span class="keywordtype">double</span> <a class="code" href="namespaceMipsISA.html#a4205d010266118ca5ba2e7f99f6161f8">roundFP</a>(<span class="keywordtype">double</span> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, <span class="keywordtype">int</span> digits);
<a name="l00064"></a>00064 <span class="keywordtype">double</span> <a class="code" href="namespaceMipsISA.html#a757a04b4d813824b1f006a8223f37966">truncFP</a>(<span class="keywordtype">double</span> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>);
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a03ccbfe054e56369bcfef50d0e9e9284">getCondCode</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> fcsr, <span class="keywordtype">int</span> cc);
<a name="l00067"></a>00067 <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceMipsISA.html#ab28e8a16ffbefccfa65df228a13bbfe2">genCCVector</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> fcsr, <span class="keywordtype">int</span> num, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cc_val);
<a name="l00068"></a>00068 <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceMipsISA.html#ac248600d7063a3175e01d23e0341ed2f">genInvalidVector</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> fcsr);
<a name="l00069"></a>00069 
<a name="l00070"></a>00070 <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#acd4560888a946cc49bfa4e4714576355">isNan</a>(<span class="keywordtype">void</span> *val_ptr, <span class="keywordtype">int</span> size);
<a name="l00071"></a>00071 <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#ac73ebd248ede21383ddd8a84978d5dbd">isQnan</a>(<span class="keywordtype">void</span> *val_ptr, <span class="keywordtype">int</span> size);
<a name="l00072"></a>00072 <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a688fdecf4f2d2faf933cb4085c72c003">isSnan</a>(<span class="keywordtype">void</span> *val_ptr, <span class="keywordtype">int</span> size);
<a name="l00073"></a>00073 
<a name="l00074"></a>00074 <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00075"></a><a class="code" href="namespaceMipsISA.html#a1afb0b4065513135cf7543096d80cfc4">00075</a> <a class="code" href="namespaceMipsISA.html#a1afb0b4065513135cf7543096d80cfc4">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00076"></a>00076 {
<a name="l00077"></a>00077     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> Stat = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a60c18a64af42f01df36fbc004844c7e2">MISCREG_STATUS</a>);
<a name="l00078"></a>00078     <a class="code" href="namespaceMipsISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a> Dbg = tc-&gt;<a class="code" href="classThreadContext.html#a6888f4bff21e34892e59654ea80073b2">readMiscReg</a>(<a class="code" href="namespaceMipsISA.html#a1e522017e015d4c7efd6b2360143aa67a31ce1406a47fd60761fb6ca674f42e79">MISCREG_DEBUG</a>);
<a name="l00079"></a>00079 
<a name="l00080"></a>00080     <span class="keywordflow">if</span> ((Stat &amp; 0x10000006) == 0 &amp;&amp;  <span class="comment">// EXL, ERL or CU0 set, CP0 accessible</span>
<a name="l00081"></a>00081         (Dbg &amp; 0x40000000) == 0 &amp;&amp;   <span class="comment">// DM bit set, CP0 accessible</span>
<a name="l00082"></a>00082         (Stat &amp; 0x00000018) != 0) {  <span class="comment">// KSU = 0, kernel mode is base mode</span>
<a name="l00083"></a>00083         <span class="comment">// Unable to use Status_CU0, etc directly, using bitfields &amp; masks</span>
<a name="l00084"></a>00084         <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00085"></a>00085     } <span class="keywordflow">else</span> {
<a name="l00086"></a>00086         <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00087"></a>00087     }
<a name="l00088"></a>00088 }
<a name="l00089"></a>00089 
<a name="l00090"></a>00090 <span class="keyword">template</span> &lt;<span class="keyword">class</span> CPU&gt;
<a name="l00091"></a>00091 <span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#a2f96efaaa88b587ab5b29ded7264960e">zeroRegisters</a>(CPU *cpu);
<a name="l00092"></a>00092 
<a name="l00094"></a>00094 <span class="comment">//</span>
<a name="l00095"></a>00095 <span class="comment">//  Translation stuff</span>
<a name="l00096"></a>00096 <span class="comment">//</span>
<a name="l00097"></a>00097 <span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>
<a name="l00098"></a><a class="code" href="namespaceMipsISA.html#afef87a2ebf00c4afe79598bf404860c7">00098</a> <a class="code" href="namespaceMipsISA.html#afef87a2ebf00c4afe79598bf404860c7">TruncPage</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>)
<a name="l00099"></a>00099 { <span class="keywordflow">return</span> addr &amp; ~(<a class="code" href="namespaceMipsISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1); }
<a name="l00100"></a>00100 
<a name="l00101"></a>00101 <span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>
<a name="l00102"></a><a class="code" href="namespaceMipsISA.html#a3cf1a9ff2ed57d6ae150519212096c13">00102</a> <a class="code" href="namespaceMipsISA.html#a3cf1a9ff2ed57d6ae150519212096c13">RoundPage</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>)
<a name="l00103"></a>00103 { <span class="keywordflow">return</span> (addr + <a class="code" href="namespaceMipsISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1) &amp; ~(<a class="code" href="namespaceMipsISA.html#ad9d6a4d965e107c9a7214f096107296b">PageBytes</a> - 1); }
<a name="l00104"></a>00104 
<a name="l00106"></a>00106 <span class="comment">//</span>
<a name="l00107"></a>00107 <span class="comment">// CPU Utility</span>
<a name="l00108"></a>00108 <span class="comment">//</span>
<a name="l00109"></a>00109 <span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#a343e9193078845bb700799b0c7f24d2a">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> cpuId);
<a name="l00110"></a>00110 <span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#aded557a1e716c6f849b0e0b05fc77676">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>, <span class="keywordtype">int</span> cpuId);
<a name="l00111"></a>00111 
<a name="l00112"></a>00112 <span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#aaeffcccf262b0dbd3cbcc8b4cef41168">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);
<a name="l00113"></a>00113 <span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#a42833096094e5ff0f2de948bf8e5965c">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);
<a name="l00114"></a>00114 
<a name="l00115"></a>00115 <span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#a2624d7d8bac3eb03de2eb6e83903c208">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>);
<a name="l00116"></a>00116 
<a name="l00117"></a>00117 <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00118"></a><a class="code" href="namespaceMipsISA.html#a8029c9215d2beac3c8658dd94e492b7e">00118</a> <a class="code" href="namespaceMipsISA.html#a8029c9215d2beac3c8658dd94e492b7e">advancePC</a>(<a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> &amp;<a class="code" href="namespaceMipsISA.html#a70af401addf580de8d9ddd8af1165481">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> inst)
<a name="l00119"></a>00119 {
<a name="l00120"></a>00120     pc.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#a8903a4e9f3d5fb42d0faa9d53e21d85c">advance</a>();
<a name="l00121"></a>00121 }
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="keyword">inline</span> uint64_t
<a name="l00124"></a><a class="code" href="namespaceMipsISA.html#ada6b2a9f08bac266b15f41ee721aca4b">00124</a> <a class="code" href="namespaceMipsISA.html#ada6b2a9f08bac266b15f41ee721aca4b">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00125"></a>00125 {
<a name="l00126"></a>00126     <span class="keywordflow">return</span> 0;
<a name="l00127"></a>00127 }
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 };
<a name="l00130"></a>00130 
<a name="l00131"></a>00131 
<a name="l00132"></a>00132 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
