#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 18 17:40:15 2025
# Process ID: 20024
# Current directory: C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.runs/synth_1
# Command line: vivado.exe -log TOP_UART.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_UART.tcl
# Log file: C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.runs/synth_1/TOP_UART.vds
# Journal file: C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_UART.tcl -notrace
Command: synth_design -top TOP_UART -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11720
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_UART' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:69]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'boud_tick_gen' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:306]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BUAD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'boud_tick_gen' (1#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:306]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:114]
	Parameter R_IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter DATA_STATE bound to: 4'b0010 
	Parameter STOP bound to: 4'b0011 
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:158]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:114]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:210]
	Parameter R_IDLE bound to: 4'b0000 
	Parameter START bound to: 4'b0001 
	Parameter DATA_STATE bound to: 4'b0010 
	Parameter STOP bound to: 4'b0011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:251]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:210]
INFO: [Synth 8-6155] done synthesizing module 'uart' (4#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:69]
INFO: [Synth 8-6157] synthesizing module 'ascii_to_bcd' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:54]
INFO: [Synth 8-6155] done synthesizing module 'ascii_to_bcd' (5#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:54]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:3]
	Parameter MSEC_MAX bound to: 100 - type: integer 
	Parameter SEC_MAX bound to: 60 - type: integer 
	Parameter MIN_MAX bound to: 60 - type: integer 
	Parameter HOUR_MAX bound to: 24 - type: integer 
	Parameter COUNT_100HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:180]
	Parameter FCOUNT bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (6#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:180]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:210]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (7#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:210]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:228]
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:235]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (8#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:228]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
	Parameter BCD_MAX bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (9#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:47]
WARNING: [Synth 8-689] width (7) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:48]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
	Parameter BCD_MAX bound to: 60 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (9#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:56]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:57]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:65]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter__parameterized0' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:66]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
	Parameter BCD_MAX bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (9#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:250]
WARNING: [Synth 8-689] width (5) of port connection 'digit_1' does not match port width (4) of module 'digit_splitter__parameterized1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:74]
WARNING: [Synth 8-689] width (5) of port connection 'digit_10' does not match port width (4) of module 'digit_splitter__parameterized1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:75]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:151]
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:164]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (10#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:151]
WARNING: [Synth 8-689] width (7) of port connection 'digit_1_ms' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:81]
WARNING: [Synth 8-689] width (7) of port connection 'digit_10_ms' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:82]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1_s' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:83]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10_s' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:84]
WARNING: [Synth 8-689] width (6) of port connection 'digit_1_m' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:99]
WARNING: [Synth 8-689] width (6) of port connection 'digit_10_m' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:100]
WARNING: [Synth 8-689] width (5) of port connection 'digit_1_h' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:101]
WARNING: [Synth 8-689] width (5) of port connection 'digit_10_h' does not match port width (4) of module 'mux_8x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:102]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:134]
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (11#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:134]
INFO: [Synth 8-6157] synthesizing module 'compare_dot' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:294]
	Parameter MSEC_MAX bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'compare_dot' (12#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:294]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:262]
INFO: [Synth 8-226] default block is never used [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:269]
WARNING: [Synth 8-567] referenced signal 'dot' should be on the sensitivity list [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:268]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (13#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:262]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (14#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/MyWatch_sources/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'TOP_UART' (15#1) [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/sources_1/imports/sources_1/new/uart.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.820 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.820 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1103.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.srcs/constrs_1/imports/FPGA_Harman-1/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1190.988 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                               00
                   START |                               01 |                               01
              DATA_STATE |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 |                             0000
                   START |                               01 |                             0001
              DATA_STATE |                               10 |                             0010
                    STOP |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     4|
|4     |LUT2   |    23|
|5     |LUT3   |    15|
|6     |LUT4   |    10|
|7     |LUT5   |    18|
|8     |LUT6   |    25|
|9     |MUXF7  |     2|
|10    |FDCE   |    58|
|11    |FDPE   |     1|
|12    |IBUF   |     3|
|13    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1190.988 ; gain = 87.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1190.988 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1190.988 ; gain = 87.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1190.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1190.988 ; gain = 87.168
INFO: [Common 17-1381] The checkpoint 'C:/harman/FPGA_Harman-1/uart_0318_exam/uart_0318_exam.runs/synth_1/TOP_UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_UART_utilization_synth.rpt -pb TOP_UART_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 17:40:37 2025...
