#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Jan 17 13:55:53 2021
# Process ID: 2808
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.runs/synth_1_copy_1
# Command line: vivado.exe -log matrixAccelerator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source matrixAccelerator.tcl
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.runs/synth_1_copy_1/matrixAccelerator.vds
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.runs/synth_1_copy_1\vivado.jou
#-----------------------------------------------------------
source matrixAccelerator.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source/LED_Timer_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/GitHub/ReconHardware/FPGA_Files/Sources/IP_Source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.cache/ip 
Command: synth_design -top matrixAccelerator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18380
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1078.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matrixAccelerator' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v:9]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter REST_ADDR bound to: 81 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'multiplyComputePynq' [C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v:10]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'multiplyComputePynq' (1#1) [C:/GitHub/ReconHardware/FPGA_Files/Sources/Multiplier/multiplyComputePynq.v:10]
INFO: [Synth 8-6157] synthesizing module 'XBar2' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:18]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter IP_COUNT bound to: 9 - type: integer 
	Parameter OP_COUNT bound to: 9 - type: integer 
	Parameter REST_ADDR bound to: 81 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-567] referenced signal 'AddressSave' should be on the sensitivity list [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:62]
INFO: [Synth 8-6155] done synthesizing module 'XBar2' (2#1) [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:18]
INFO: [Synth 8-6157] synthesizing module 'int_adder_tree' [C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/int_adder_tree.v:6]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter NUM_INPUTS bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'int_adder_tree' (3#1) [C:/GitHub/ReconHardware/FPGA_Files/Sources/Adder/int_adder_tree.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'out_data' does not match port width (74) of module 'int_adder_tree' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v:72]
INFO: [Synth 8-6155] done synthesizing module 'matrixAccelerator' (4#1) [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/matrixAccelerator.v:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1078.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.188 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1078.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[0]' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[1]' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[2]' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[3]' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[4]' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[5]' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[6]' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[7]' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'OutputSave_reg[8]' [C:/GitHub/ReconHardware/FPGA_Files/Sources/General/XBar2.v:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1078.188 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input   68 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 9     
	                9 Bit    Registers := 9     
	                1 Bit    Registers := 9     
+---Multipliers : 
	              32x32  Multipliers := 9     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 162   
	   2 Input    9 Bit        Muxes := 19    
	 128 Input    4 Bit        Muxes := 9     
	   9 Input    1 Bit        Muxes := 10    
	 128 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 243   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP genblk1[0].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[0].inputMulti/product0 is absorbed into DSP genblk1[0].inputMulti/product0.
DSP Report: operator genblk1[0].inputMulti/product0 is absorbed into DSP genblk1[0].inputMulti/product0.
DSP Report: Generating DSP genblk1[0].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].inputMulti/product_reg is absorbed into DSP genblk1[0].inputMulti/product_reg.
DSP Report: operator genblk1[0].inputMulti/product0 is absorbed into DSP genblk1[0].inputMulti/product_reg.
DSP Report: operator genblk1[0].inputMulti/product0 is absorbed into DSP genblk1[0].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[0].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[0].inputMulti/product0 is absorbed into DSP genblk1[0].inputMulti/product0.
DSP Report: operator genblk1[0].inputMulti/product0 is absorbed into DSP genblk1[0].inputMulti/product0.
DSP Report: Generating DSP genblk1[0].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[0].inputMulti/product_reg is absorbed into DSP genblk1[0].inputMulti/product_reg.
DSP Report: operator genblk1[0].inputMulti/product0 is absorbed into DSP genblk1[0].inputMulti/product_reg.
DSP Report: operator genblk1[0].inputMulti/product0 is absorbed into DSP genblk1[0].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[1].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[1].inputMulti/product0 is absorbed into DSP genblk1[1].inputMulti/product0.
DSP Report: operator genblk1[1].inputMulti/product0 is absorbed into DSP genblk1[1].inputMulti/product0.
DSP Report: Generating DSP genblk1[1].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].inputMulti/product_reg is absorbed into DSP genblk1[1].inputMulti/product_reg.
DSP Report: operator genblk1[1].inputMulti/product0 is absorbed into DSP genblk1[1].inputMulti/product_reg.
DSP Report: operator genblk1[1].inputMulti/product0 is absorbed into DSP genblk1[1].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[1].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[1].inputMulti/product0 is absorbed into DSP genblk1[1].inputMulti/product0.
DSP Report: operator genblk1[1].inputMulti/product0 is absorbed into DSP genblk1[1].inputMulti/product0.
DSP Report: Generating DSP genblk1[1].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[1].inputMulti/product_reg is absorbed into DSP genblk1[1].inputMulti/product_reg.
DSP Report: operator genblk1[1].inputMulti/product0 is absorbed into DSP genblk1[1].inputMulti/product_reg.
DSP Report: operator genblk1[1].inputMulti/product0 is absorbed into DSP genblk1[1].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[2].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[2].inputMulti/product0 is absorbed into DSP genblk1[2].inputMulti/product0.
DSP Report: operator genblk1[2].inputMulti/product0 is absorbed into DSP genblk1[2].inputMulti/product0.
DSP Report: Generating DSP genblk1[2].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].inputMulti/product_reg is absorbed into DSP genblk1[2].inputMulti/product_reg.
DSP Report: operator genblk1[2].inputMulti/product0 is absorbed into DSP genblk1[2].inputMulti/product_reg.
DSP Report: operator genblk1[2].inputMulti/product0 is absorbed into DSP genblk1[2].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[2].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[2].inputMulti/product0 is absorbed into DSP genblk1[2].inputMulti/product0.
DSP Report: operator genblk1[2].inputMulti/product0 is absorbed into DSP genblk1[2].inputMulti/product0.
DSP Report: Generating DSP genblk1[2].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[2].inputMulti/product_reg is absorbed into DSP genblk1[2].inputMulti/product_reg.
DSP Report: operator genblk1[2].inputMulti/product0 is absorbed into DSP genblk1[2].inputMulti/product_reg.
DSP Report: operator genblk1[2].inputMulti/product0 is absorbed into DSP genblk1[2].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[3].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[3].inputMulti/product0 is absorbed into DSP genblk1[3].inputMulti/product0.
DSP Report: operator genblk1[3].inputMulti/product0 is absorbed into DSP genblk1[3].inputMulti/product0.
DSP Report: Generating DSP genblk1[3].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].inputMulti/product_reg is absorbed into DSP genblk1[3].inputMulti/product_reg.
DSP Report: operator genblk1[3].inputMulti/product0 is absorbed into DSP genblk1[3].inputMulti/product_reg.
DSP Report: operator genblk1[3].inputMulti/product0 is absorbed into DSP genblk1[3].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[3].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[3].inputMulti/product0 is absorbed into DSP genblk1[3].inputMulti/product0.
DSP Report: operator genblk1[3].inputMulti/product0 is absorbed into DSP genblk1[3].inputMulti/product0.
DSP Report: Generating DSP genblk1[3].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[3].inputMulti/product_reg is absorbed into DSP genblk1[3].inputMulti/product_reg.
DSP Report: operator genblk1[3].inputMulti/product0 is absorbed into DSP genblk1[3].inputMulti/product_reg.
DSP Report: operator genblk1[3].inputMulti/product0 is absorbed into DSP genblk1[3].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[4].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[4].inputMulti/product0 is absorbed into DSP genblk1[4].inputMulti/product0.
DSP Report: operator genblk1[4].inputMulti/product0 is absorbed into DSP genblk1[4].inputMulti/product0.
DSP Report: Generating DSP genblk1[4].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].inputMulti/product_reg is absorbed into DSP genblk1[4].inputMulti/product_reg.
DSP Report: operator genblk1[4].inputMulti/product0 is absorbed into DSP genblk1[4].inputMulti/product_reg.
DSP Report: operator genblk1[4].inputMulti/product0 is absorbed into DSP genblk1[4].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[4].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[4].inputMulti/product0 is absorbed into DSP genblk1[4].inputMulti/product0.
DSP Report: operator genblk1[4].inputMulti/product0 is absorbed into DSP genblk1[4].inputMulti/product0.
DSP Report: Generating DSP genblk1[4].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[4].inputMulti/product_reg is absorbed into DSP genblk1[4].inputMulti/product_reg.
DSP Report: operator genblk1[4].inputMulti/product0 is absorbed into DSP genblk1[4].inputMulti/product_reg.
DSP Report: operator genblk1[4].inputMulti/product0 is absorbed into DSP genblk1[4].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[5].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[5].inputMulti/product0 is absorbed into DSP genblk1[5].inputMulti/product0.
DSP Report: operator genblk1[5].inputMulti/product0 is absorbed into DSP genblk1[5].inputMulti/product0.
DSP Report: Generating DSP genblk1[5].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].inputMulti/product_reg is absorbed into DSP genblk1[5].inputMulti/product_reg.
DSP Report: operator genblk1[5].inputMulti/product0 is absorbed into DSP genblk1[5].inputMulti/product_reg.
DSP Report: operator genblk1[5].inputMulti/product0 is absorbed into DSP genblk1[5].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[5].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[5].inputMulti/product0 is absorbed into DSP genblk1[5].inputMulti/product0.
DSP Report: operator genblk1[5].inputMulti/product0 is absorbed into DSP genblk1[5].inputMulti/product0.
DSP Report: Generating DSP genblk1[5].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[5].inputMulti/product_reg is absorbed into DSP genblk1[5].inputMulti/product_reg.
DSP Report: operator genblk1[5].inputMulti/product0 is absorbed into DSP genblk1[5].inputMulti/product_reg.
DSP Report: operator genblk1[5].inputMulti/product0 is absorbed into DSP genblk1[5].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[6].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[6].inputMulti/product0 is absorbed into DSP genblk1[6].inputMulti/product0.
DSP Report: operator genblk1[6].inputMulti/product0 is absorbed into DSP genblk1[6].inputMulti/product0.
DSP Report: Generating DSP genblk1[6].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].inputMulti/product_reg is absorbed into DSP genblk1[6].inputMulti/product_reg.
DSP Report: operator genblk1[6].inputMulti/product0 is absorbed into DSP genblk1[6].inputMulti/product_reg.
DSP Report: operator genblk1[6].inputMulti/product0 is absorbed into DSP genblk1[6].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[6].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[6].inputMulti/product0 is absorbed into DSP genblk1[6].inputMulti/product0.
DSP Report: operator genblk1[6].inputMulti/product0 is absorbed into DSP genblk1[6].inputMulti/product0.
DSP Report: Generating DSP genblk1[6].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[6].inputMulti/product_reg is absorbed into DSP genblk1[6].inputMulti/product_reg.
DSP Report: operator genblk1[6].inputMulti/product0 is absorbed into DSP genblk1[6].inputMulti/product_reg.
DSP Report: operator genblk1[6].inputMulti/product0 is absorbed into DSP genblk1[6].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[7].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[7].inputMulti/product0 is absorbed into DSP genblk1[7].inputMulti/product0.
DSP Report: operator genblk1[7].inputMulti/product0 is absorbed into DSP genblk1[7].inputMulti/product0.
DSP Report: Generating DSP genblk1[7].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].inputMulti/product_reg is absorbed into DSP genblk1[7].inputMulti/product_reg.
DSP Report: operator genblk1[7].inputMulti/product0 is absorbed into DSP genblk1[7].inputMulti/product_reg.
DSP Report: operator genblk1[7].inputMulti/product0 is absorbed into DSP genblk1[7].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[7].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[7].inputMulti/product0 is absorbed into DSP genblk1[7].inputMulti/product0.
DSP Report: operator genblk1[7].inputMulti/product0 is absorbed into DSP genblk1[7].inputMulti/product0.
DSP Report: Generating DSP genblk1[7].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[7].inputMulti/product_reg is absorbed into DSP genblk1[7].inputMulti/product_reg.
DSP Report: operator genblk1[7].inputMulti/product0 is absorbed into DSP genblk1[7].inputMulti/product_reg.
DSP Report: operator genblk1[7].inputMulti/product0 is absorbed into DSP genblk1[7].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[8].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[8].inputMulti/product0 is absorbed into DSP genblk1[8].inputMulti/product0.
DSP Report: operator genblk1[8].inputMulti/product0 is absorbed into DSP genblk1[8].inputMulti/product0.
DSP Report: Generating DSP genblk1[8].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].inputMulti/product_reg is absorbed into DSP genblk1[8].inputMulti/product_reg.
DSP Report: operator genblk1[8].inputMulti/product0 is absorbed into DSP genblk1[8].inputMulti/product_reg.
DSP Report: operator genblk1[8].inputMulti/product0 is absorbed into DSP genblk1[8].inputMulti/product_reg.
DSP Report: Generating DSP genblk1[8].inputMulti/product0, operation Mode is: A*B.
DSP Report: operator genblk1[8].inputMulti/product0 is absorbed into DSP genblk1[8].inputMulti/product0.
DSP Report: operator genblk1[8].inputMulti/product0 is absorbed into DSP genblk1[8].inputMulti/product0.
DSP Report: Generating DSP genblk1[8].inputMulti/product_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register genblk1[8].inputMulti/product_reg is absorbed into DSP genblk1[8].inputMulti/product_reg.
DSP Report: operator genblk1[8].inputMulti/product0 is absorbed into DSP genblk1[8].inputMulti/product_reg.
DSP Report: operator genblk1[8].inputMulti/product0 is absorbed into DSP genblk1[8].inputMulti/product_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixAccelerator | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|matrixAccelerator | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrixAccelerator | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   172|
|3     |DSP48E1 |    36|
|4     |LUT2    |   779|
|5     |LUT3    |   259|
|6     |LUT4    |   221|
|7     |LUT5    |   937|
|8     |LUT6    |  1792|
|9     |FDCE    |    81|
|10    |FDRE    |   315|
|11    |IBUF    |   595|
|12    |OBUF    |    74|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------+----------------------+------+
|      |Instance                  |Module                |Cells |
+------+--------------------------+----------------------+------+
|1     |top                       |                      |  5262|
|2     |  adder_tree              |int_adder_tree        |   451|
|3     |  \genblk1[0].inputMulti  |multiplyComputePynq   |   100|
|4     |  \genblk1[1].inputMulti  |multiplyComputePynq_0 |    99|
|5     |  \genblk1[2].inputMulti  |multiplyComputePynq_1 |   119|
|6     |  \genblk1[3].inputMulti  |multiplyComputePynq_2 |    99|
|7     |  \genblk1[4].inputMulti  |multiplyComputePynq_3 |   137|
|8     |  \genblk1[5].inputMulti  |multiplyComputePynq_4 |   119|
|9     |  \genblk1[6].inputMulti  |multiplyComputePynq_5 |   121|
|10    |  \genblk1[7].inputMulti  |multiplyComputePynq_6 |    99|
|11    |  \genblk1[8].inputMulti  |multiplyComputePynq_7 |    99|
|12    |  xbar2                   |XBar2                 |  3149|
+------+--------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.914 ; gain = 46.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.914 ; gain = 46.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1124.914 ; gain = 46.727
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 1124.914 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1170.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1170.785 ; gain = 92.598
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/matrixAccelerator.runs/synth_1_copy_1/matrixAccelerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file matrixAccelerator_utilization_synth.rpt -pb Conv_Accel_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 17 13:56:30 2021...
