============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           May 01 2022  08:24:10 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-15 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (R) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      13                  
       Uncertainty:-       5                  
     Required Time:=     132                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     132                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_50_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                  12 17.2     0     0      15    (-,-) 
  g34545/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.1     6     4      20    (-,-) 
  g44/Y          -       B->Y  F     XOR2x1_ASAP7_75t_SL         1  2.2    14    14      33    (-,-) 
  g162/Y         -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  1.8    15    13      46    (-,-) 
  g261/Y         -       A->Y  F     MAJx2_ASAP7_75t_SL          2  3.1    12    18      64    (-,-) 
  g42/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  2.2    14    13      78    (-,-) 
  g34784/Y       -       B->Y  F     XNOR2x1_ASAP7_75t_SL        4  3.9    20    17      94    (-,-) 
  g34926/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  1.5    17    11     105    (-,-) 
  g87/Y          -       B->Y  F     OAI21xp5_ASAP7_75t_SL       1  1.5    18     9     114    (-,-) 
  g34923/Y       -       A->Y  R     NOR2x1_ASAP7_75t_SL         1  1.5    14     8     122    (-,-) 
  g34664/Y       -       B->Y  R     AND2x4_ASAP7_75t_SL         5  6.5    12    14     136    (-,-) 
  fopt35943/Y    -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.6     7     4     140    (-,-) 
  g66/Y          -       A3->Y R     AOI31xp67_ASAP7_75t_SL      1  0.9    12     7     147    (-,-) 
  temp_reg[14]/D -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     147    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-15 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      13                  
       Uncertainty:-       5                  
     Required Time:=     132                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     132                  
             Slack:=     -15                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_44_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                  16 22.4     0     0      15    (-,-) 
  g35006/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.2     6     5      20    (-,-) 
  g44/Y          -       A->Y  F     XOR2x1_ASAP7_75t_SL         1  2.2    14    14      33    (-,-) 
  g162/Y         -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  1.8    15    13      46    (-,-) 
  g261/Y         -       A->Y  F     MAJx2_ASAP7_75t_SL          2  3.1    12    18      64    (-,-) 
  g42/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  2.2    14    13      78    (-,-) 
  g34784/Y       -       B->Y  F     XNOR2x1_ASAP7_75t_SL        4  3.9    20    17      94    (-,-) 
  g34926/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  1.5    17    11     105    (-,-) 
  g87/Y          -       B->Y  F     OAI21xp5_ASAP7_75t_SL       1  1.5    18     9     114    (-,-) 
  g34923/Y       -       A->Y  R     NOR2x1_ASAP7_75t_SL         1  1.5    14     8     122    (-,-) 
  g34664/Y       -       B->Y  R     AND2x4_ASAP7_75t_SL         5  6.5    12    14     136    (-,-) 
  fopt35943/Y    -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.6     7     4     140    (-,-) 
  g66/Y          -       A3->Y R     AOI31xp67_ASAP7_75t_SL      1  0.9    12     7     147    (-,-) 
  temp_reg[14]/D -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     147    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-14 ps) Setup Check with Pin temp_reg[12]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=     141                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     140                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_54_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                 18 22.7     0     0      15    (-,-) 
  g35897/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL       1  2.2     6     5      20    (-,-) 
  g35896/Y       -       A->Y  R     XOR2x1_ASAP7_75t_SL        2  2.8    19    10      30    (-,-) 
  g35895/Y       -       B->Y  F     XNOR2x2_ASAP7_75t_SL       1  1.0     7    18      48    (-,-) 
  g35993/Y       -       A->Y  F     MAJx2_ASAP7_75t_SL         2  3.1    11    16      64    (-,-) 
  g35020/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.4    16    14      79    (-,-) 
  g35019/Y       -       A->Y  R     XOR2x2_ASAP7_75t_SL        4  5.4    17    24     103    (-,-) 
  fopt3/Y        -       A->Y  F     INVx3_ASAP7_75t_SL         4  3.7    10     6     109    (-,-) 
  g680/Y         -       B->Y  R     NOR2xp67_ASAP7_75t_SL      1  0.9    11     7     115    (-,-) 
  g34275/Y       -       A1->Y R     AO221x1_ASAP7_75t_SL       1  2.1    15    20     135    (-,-) 
  g34299/Y       -       A->Y  F     NOR2x1p5_ASAP7_75t_SL      1  1.5    11     7     142    (-,-) 
  g34297/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    16    13     155    (-,-) 
  temp_reg[12]/D -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-14 ps) Setup Check with Pin temp_reg[12]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=     141                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     140                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                 11 17.2     0     0      15    (-,-) 
  g35898/Y       -       A->Y  F     NAND2x2_ASAP7_75t_L        1  2.1     6     5      20    (-,-) 
  g35896/Y       -       B->Y  F     XOR2x1_ASAP7_75t_SL        2  2.5    15    14      34    (-,-) 
  g35895/Y       -       B->Y  F     XNOR2x2_ASAP7_75t_SL       1  1.0     7    14      48    (-,-) 
  g35993/Y       -       A->Y  F     MAJx2_ASAP7_75t_SL         2  3.1    11    16      64    (-,-) 
  g35020/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.4    16    14      79    (-,-) 
  g35019/Y       -       A->Y  R     XOR2x2_ASAP7_75t_SL        4  5.4    17    24     103    (-,-) 
  fopt3/Y        -       A->Y  F     INVx3_ASAP7_75t_SL         4  3.7    10     6     109    (-,-) 
  g680/Y         -       B->Y  R     NOR2xp67_ASAP7_75t_SL      1  0.9    11     7     115    (-,-) 
  g34275/Y       -       A1->Y R     AO221x1_ASAP7_75t_SL       1  2.1    15    20     135    (-,-) 
  g34299/Y       -       A->Y  F     NOR2x1p5_ASAP7_75t_SL      1  1.5    11     7     142    (-,-) 
  g34297/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    16    13     155    (-,-) 
  temp_reg[12]/D -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     133                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_56_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[1]            -       -     R     (arrival)                  13 20.0     0     0      15    (-,-) 
  drc_bufs32857/Y -       A->Y  R     BUFx2_ASAP7_75t_SL          1  2.6     9    10      25    (-,-) 
  g416/Y          -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.7     9     5      31    (-,-) 
  g411/Y          -       B->Y  R     NOR2x2_ASAP7_75t_SL         2  2.9    11     7      38    (-,-) 
  g661/Y          -       B->Y  R     MAJx2_ASAP7_75t_SL          2  2.4    11    16      54    (-,-) 
  g35993/Y        -       C->Y  R     MAJx2_ASAP7_75t_SL          2  2.9    12    15      69    (-,-) 
  g35020/Y        -       B->Y  R     XNOR2xp5_ASAP7_75t_SL       1  1.3    19    11      81    (-,-) 
  g35019/Y        -       A->Y  F     XOR2x2_ASAP7_75t_SL         4  5.4    16    20     100    (-,-) 
  g87/Y           -       A2->Y R     OAI21xp5_ASAP7_75t_SL       1  1.5    20    12     112    (-,-) 
  g34923/Y        -       A->Y  F     NOR2x1_ASAP7_75t_SL         1  1.5    15     9     122    (-,-) 
  g34664/Y        -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.5    10    14     136    (-,-) 
  fopt35943/Y     -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.6     7     5     141    (-,-) 
  g66/Y           -       A3->Y F     AOI31xp67_ASAP7_75t_SL      1  0.9    19     7     148    (-,-) 
  temp_reg[14]/D  -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     148    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     133                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_44_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                  16 22.4     0     0      15    (-,-) 
  g34554/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.2     6     5      20    (-,-) 
  g139/Y         -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  1.3    10    11      31    (-,-) 
  g34746/Y       -       B->Y  R     XNOR2x2_ASAP7_75t_SL        2  3.1    12    18      49    (-,-) 
  g34842/Y       -       B->Y  R     XNOR2x1_ASAP7_75t_SL        1  2.2    17    13      62    (-,-) 
  g543/Y         -       B->Y  R     XNOR2x1_ASAP7_75t_SL        2  2.6    19    14      76    (-,-) 
  g542/Y         -       A->Y  F     INVx2_ASAP7_75t_SL          3  3.7    12     7      83    (-,-) 
  g533/Y         -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.6    22    11      94    (-,-) 
  g35909/Y       -       A1->Y F     AOI21x1_ASAP7_75t_SL        1  2.1    17     9     103    (-,-) 
  g35907/Y       -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.9    15    10     113    (-,-) 
  g35910/Y       -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      3  3.5    15     8     121    (-,-) 
  g34664/Y       -       A->Y  F     AND2x4_ASAP7_75t_SL         5  6.5    10    15     136    (-,-) 
  fopt35943/Y    -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.6     7     5     141    (-,-) 
  g66/Y          -       A3->Y F     AOI31xp67_ASAP7_75t_SL      1  0.9    19     7     148    (-,-) 
  temp_reg[14]/D -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     148    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-14 ps) Setup Check with Pin temp_reg[12]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=     141                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     140                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_54_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                 18 22.7     0     0      15    (-,-) 
  g35897/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL       1  2.2     6     5      20    (-,-) 
  g35896/Y       -       A->Y  R     XOR2x1_ASAP7_75t_SL        2  2.8    19    10      30    (-,-) 
  g35895/Y       -       B->Y  F     XNOR2x2_ASAP7_75t_SL       1  1.0     7    18      48    (-,-) 
  g35993/Y       -       A->Y  F     MAJx2_ASAP7_75t_SL         2  3.1    11    16      64    (-,-) 
  g35020/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.4    16    14      79    (-,-) 
  g35019/Y       -       A->Y  R     XOR2x2_ASAP7_75t_SL        4  5.4    17    24     103    (-,-) 
  g92/Y          -       B->Y  R     OR2x2_ASAP7_75t_SL         4  3.4    12    15     118    (-,-) 
  g34275/Y       -       B1->Y R     AO221x1_ASAP7_75t_SL       1  2.1    15    17     135    (-,-) 
  g34299/Y       -       A->Y  F     NOR2x1p5_ASAP7_75t_SL      1  1.5    11     7     142    (-,-) 
  g34297/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    16    13     155    (-,-) 
  temp_reg[12]/D -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-14 ps) Setup Check with Pin temp_reg[12]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=     141                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     140                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                 11 17.2     0     0      15    (-,-) 
  g35898/Y       -       A->Y  F     NAND2x2_ASAP7_75t_L        1  2.1     6     5      20    (-,-) 
  g35896/Y       -       B->Y  F     XOR2x1_ASAP7_75t_SL        2  2.5    15    14      34    (-,-) 
  g35895/Y       -       B->Y  F     XNOR2x2_ASAP7_75t_SL       1  1.0     7    14      48    (-,-) 
  g35993/Y       -       A->Y  F     MAJx2_ASAP7_75t_SL         2  3.1    11    16      64    (-,-) 
  g35020/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.4    16    14      79    (-,-) 
  g35019/Y       -       A->Y  R     XOR2x2_ASAP7_75t_SL        4  5.4    17    24     103    (-,-) 
  g92/Y          -       B->Y  R     OR2x2_ASAP7_75t_SL         4  3.4    12    15     118    (-,-) 
  g34275/Y       -       B1->Y R     AO221x1_ASAP7_75t_SL       1  2.1    15    17     135    (-,-) 
  g34299/Y       -       A->Y  F     NOR2x1p5_ASAP7_75t_SL      1  1.5    11     7     142    (-,-) 
  g34297/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    16    13     155    (-,-) 
  temp_reg[12]/D -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-14 ps) Setup Check with Pin temp_reg[12]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=     141                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     140                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                 11 17.2     0     0      15    (-,-) 
  g35898/Y       -       A->Y  F     NAND2x2_ASAP7_75t_L        1  2.1     6     5      20    (-,-) 
  g35896/Y       -       B->Y  R     XOR2x1_ASAP7_75t_SL        2  2.8    19    10      30    (-,-) 
  g35895/Y       -       B->Y  F     XNOR2x2_ASAP7_75t_SL       1  1.0     7    18      48    (-,-) 
  g35993/Y       -       A->Y  F     MAJx2_ASAP7_75t_SL         2  3.1    11    16      64    (-,-) 
  g35020/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.4    16    14      78    (-,-) 
  g35019/Y       -       A->Y  R     XOR2x2_ASAP7_75t_SL        4  5.4    17    24     103    (-,-) 
  fopt3/Y        -       A->Y  F     INVx3_ASAP7_75t_SL         4  3.7    10     6     108    (-,-) 
  g680/Y         -       B->Y  R     NOR2xp67_ASAP7_75t_SL      1  0.9    11     7     115    (-,-) 
  g34275/Y       -       A1->Y R     AO221x1_ASAP7_75t_SL       1  2.1    15    20     135    (-,-) 
  g34299/Y       -       A->Y  F     NOR2x1p5_ASAP7_75t_SL      1  1.5    11     7     142    (-,-) 
  g34297/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    16    13     155    (-,-) 
  temp_reg[12]/D -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     133                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_46_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  16 27.1     0     0      15    (-,-) 
  g35014/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.2     6     5      20    (-,-) 
  g35905/Y       -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  1.3    10    11      31    (-,-) 
  g43/Y          -       B->Y  R     XNOR2x2_ASAP7_75t_SL        2  2.9    11    18      48    (-,-) 
  g34900/Y       -       B->Y  R     XNOR2x1_ASAP7_75t_SL        1  2.1    17    13      61    (-,-) 
  g34899/Y       -       A->Y  R     XNOR2x1_ASAP7_75t_SL        3  3.9    24    17      78    (-,-) 
  g103/Y         -       B->Y  F     NOR2x1p5_ASAP7_75t_SL       2  2.4    16     8      86    (-,-) 
  g34476/Y       -       B->Y  R     AOI21x1_ASAP7_75t_SL        1  1.5    15    10      96    (-,-) 
  g35908/Y       -       B->Y  F     NAND2x1_ASAP7_75t_SL        1  2.1    13     7     103    (-,-) 
  g35907/Y       -       A->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.9    15    10     113    (-,-) 
  g35910/Y       -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      3  3.5    15     8     121    (-,-) 
  g34664/Y       -       A->Y  F     AND2x4_ASAP7_75t_SL         5  6.5    10    15     136    (-,-) 
  fopt35943/Y    -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.6     7     5     141    (-,-) 
  g66/Y          -       A3->Y F     AOI31xp67_ASAP7_75t_SL      1  0.9    19     7     148    (-,-) 
  temp_reg[14]/D -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     148    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     133                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_45_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                   20 29.1     0     0      15    (-,-) 
  g81/Y          -       A1->Y F     AOI22xp5_ASAP7_75t_SL        1  0.9    12     6      22    (-,-) 
  g34871/Y       -       C->Y  R     O2A1O1Ixp5_ASAP7_75t_SL      3  3.0    34    18      39    (-,-) 
  g309/Y         -       B->Y  F     XNOR2xp5_ASAP7_75t_SL        1  2.2    25    12      51    (-,-) 
  g308/Y         -       B->Y  F     XNOR2x1_ASAP7_75t_SL         2  2.4    19    16      67    (-,-) 
  g31742/Y       -       A->Y  R     INVx1_ASAP7_75t_SL           1  2.1    15    10      76    (-,-) 
  g34784/Y       -       A->Y  R     XNOR2x1_ASAP7_75t_SL         4  3.9    25    16      93    (-,-) 
  g34926/Y       -       B->Y  F     NAND2xp5_ASAP7_75t_SL        2  1.5    18    10     103    (-,-) 
  g87/Y          -       B->Y  R     OAI21xp5_ASAP7_75t_SL        1  1.5    20     9     112    (-,-) 
  g34923/Y       -       A->Y  F     NOR2x1_ASAP7_75t_SL          1  1.5    15     9     122    (-,-) 
  g34664/Y       -       B->Y  F     AND2x4_ASAP7_75t_SL          5  6.5    10    14     136    (-,-) 
  fopt35943/Y    -       A->Y  R     INVx2_ASAP7_75t_SL           1  1.6     7     5     141    (-,-) 
  g66/Y          -       A3->Y F     AOI31xp67_ASAP7_75t_SL       1  0.9    19     7     148    (-,-) 
  temp_reg[14]/D -       -     F     SDFHx2_ASAP7_75t_SL          1    -     -     0     148    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 12: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     133                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_43_1 

#-----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                   15 23.5     0     0      15    (-,-) 
  g83/Y          -       A->Y  F     NAND2xp5_ASAP7_75t_L         1  1.4    13     7      22    (-,-) 
  g34871/Y       -       A2->Y R     O2A1O1Ixp5_ASAP7_75t_SL      3  3.0    34    17      39    (-,-) 
  g309/Y         -       B->Y  F     XNOR2xp5_ASAP7_75t_SL        1  2.2    25    12      51    (-,-) 
  g308/Y         -       B->Y  F     XNOR2x1_ASAP7_75t_SL         2  2.4    19    16      67    (-,-) 
  g31742/Y       -       A->Y  R     INVx1_ASAP7_75t_SL           1  2.1    15    10      76    (-,-) 
  g34784/Y       -       A->Y  R     XNOR2x1_ASAP7_75t_SL         4  3.9    25    16      93    (-,-) 
  g34926/Y       -       B->Y  F     NAND2xp5_ASAP7_75t_SL        2  1.5    18    10     103    (-,-) 
  g87/Y          -       B->Y  R     OAI21xp5_ASAP7_75t_SL        1  1.5    20     9     112    (-,-) 
  g34923/Y       -       A->Y  F     NOR2x1_ASAP7_75t_SL          1  1.5    15     9     122    (-,-) 
  g34664/Y       -       B->Y  F     AND2x4_ASAP7_75t_SL          5  6.5    10    14     136    (-,-) 
  fopt35943/Y    -       A->Y  R     INVx2_ASAP7_75t_SL           1  1.6     7     5     141    (-,-) 
  g66/Y          -       A3->Y F     AOI31xp67_ASAP7_75t_SL       1  0.9    19     7     148    (-,-) 
  temp_reg[14]/D -       -     F     SDFHx2_ASAP7_75t_SL          1    -     -     0     148    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     133                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_51_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                  17 24.1     0     0      15    (-,-) 
  g34555/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.2     6     5      20    (-,-) 
  g139/Y         -       B->Y  F     XNOR2x1_ASAP7_75t_SL        1  1.3    10    11      31    (-,-) 
  g34746/Y       -       B->Y  R     XNOR2x2_ASAP7_75t_SL        2  3.1    12    18      49    (-,-) 
  g34842/Y       -       B->Y  R     XNOR2x1_ASAP7_75t_SL        1  2.2    17    13      62    (-,-) 
  g543/Y         -       B->Y  R     XNOR2x1_ASAP7_75t_SL        2  2.6    19    14      76    (-,-) 
  g542/Y         -       A->Y  F     INVx2_ASAP7_75t_SL          3  3.7    12     7      83    (-,-) 
  g533/Y         -       A2->Y R     AOI21xp5_ASAP7_75t_SL       1  1.6    22    11      94    (-,-) 
  g35909/Y       -       A1->Y F     AOI21x1_ASAP7_75t_SL        1  2.1    17     9     103    (-,-) 
  g35907/Y       -       B->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.9    15    10     113    (-,-) 
  g35910/Y       -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      3  3.5    15     8     121    (-,-) 
  g34664/Y       -       A->Y  F     AND2x4_ASAP7_75t_SL         5  6.5    10    15     136    (-,-) 
  fopt35943/Y    -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.6     7     5     141    (-,-) 
  g66/Y          -       A3->Y F     AOI31xp67_ASAP7_75t_SL      1  0.9    19     7     148    (-,-) 
  temp_reg[14]/D -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     148    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: VIOLATED (-14 ps) Setup Check with Pin temp_reg[12]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=     141                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     140                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                 11 17.2     0     0      15    (-,-) 
  g35898/Y       -       A->Y  F     NAND2x2_ASAP7_75t_L        1  2.1     6     5      20    (-,-) 
  g35896/Y       -       B->Y  R     XOR2x1_ASAP7_75t_SL        2  2.8    19    10      30    (-,-) 
  g35895/Y       -       B->Y  F     XNOR2x2_ASAP7_75t_SL       1  1.0     7    18      48    (-,-) 
  g35993/Y       -       A->Y  F     MAJx2_ASAP7_75t_SL         2  3.1    11    16      64    (-,-) 
  g35020/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.4    16    14      78    (-,-) 
  g35019/Y       -       A->Y  R     XOR2x2_ASAP7_75t_SL        4  5.4    17    24     103    (-,-) 
  g92/Y          -       B->Y  R     OR2x2_ASAP7_75t_SL         4  3.4    12    15     118    (-,-) 
  g34275/Y       -       B1->Y R     AO221x1_ASAP7_75t_SL       1  2.1    15    17     135    (-,-) 
  g34299/Y       -       A->Y  F     NOR2x1p5_ASAP7_75t_SL      1  1.5    11     7     142    (-,-) 
  g34297/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    16    13     155    (-,-) 
  temp_reg[12]/D -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 15: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->SI
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) temp_reg[14]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     134                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     133                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_56_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[1]            -       -     R     (arrival)                  13 20.0     0     0      15    (-,-) 
  drc_bufs32857/Y -       A->Y  R     BUFx2_ASAP7_75t_SL          1  2.6     9    10      25    (-,-) 
  g416/Y          -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.7     9     5      31    (-,-) 
  g411/Y          -       B->Y  R     NOR2x2_ASAP7_75t_SL         2  2.9    11     7      38    (-,-) 
  g661/Y          -       B->Y  R     MAJx2_ASAP7_75t_SL          2  2.4    11    16      54    (-,-) 
  g35993/Y        -       C->Y  R     MAJx2_ASAP7_75t_SL          2  2.9    12    15      69    (-,-) 
  g35020/Y        -       B->Y  R     XNOR2xp5_ASAP7_75t_SL       1  1.3    19    11      81    (-,-) 
  g35019/Y        -       A->Y  F     XOR2x2_ASAP7_75t_SL         4  5.4    16    20     100    (-,-) 
  g92/Y           -       B->Y  F     OR2x2_ASAP7_75t_SL          4  3.4    11    16     117    (-,-) 
  g34587/Y        -       A->Y  R     NAND2x1_ASAP7_75t_SL        3  3.5    23    14     130    (-,-) 
  g32493/Y        -       A->Y  F     NAND2xp5_ASAP7_75t_SL       1  0.9    13     6     136    (-,-) 
  g34888/Y        -       A1->Y R     OAI31xp33_ASAP7_75t_SL      1  1.0    22    12     148    (-,-) 
  temp_reg[14]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     148    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 16: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (R) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      13                  
       Uncertainty:-       5                  
     Required Time:=     132                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     132                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_46_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  16 27.1     0     0      15    (-,-) 
  g34545/Y       -       B->Y  F     NAND2x2_ASAP7_75t_SL        1  2.1     6     4      19    (-,-) 
  g44/Y          -       B->Y  F     XOR2x1_ASAP7_75t_SL         1  2.2    14    14      33    (-,-) 
  g162/Y         -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  1.8    15    13      46    (-,-) 
  g261/Y         -       A->Y  F     MAJx2_ASAP7_75t_SL          2  3.1    12    18      64    (-,-) 
  g42/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  2.2    14    13      77    (-,-) 
  g34784/Y       -       B->Y  F     XNOR2x1_ASAP7_75t_SL        4  3.9    20    17      94    (-,-) 
  g34926/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  1.5    17    11     105    (-,-) 
  g87/Y          -       B->Y  F     OAI21xp5_ASAP7_75t_SL       1  1.5    18     9     114    (-,-) 
  g34923/Y       -       A->Y  R     NOR2x1_ASAP7_75t_SL         1  1.5    14     8     122    (-,-) 
  g34664/Y       -       B->Y  R     AND2x4_ASAP7_75t_SL         5  6.5    12    14     136    (-,-) 
  fopt35943/Y    -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.6     7     4     140    (-,-) 
  g66/Y          -       A3->Y R     AOI31xp67_ASAP7_75t_SL      1  0.9    12     7     146    (-,-) 
  temp_reg[14]/D -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     147    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     132                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_46_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  16 27.1     0     0      15    (-,-) 
  g110/Y         -       B1->Y F     AOI22x1_ASAP7_75t_SL        1  1.7    13     7      22    (-,-) 
  g109/Y         -       A2->Y R     OAI22x1_ASAP7_75t_SL        2  2.9    22    12      34    (-,-) 
  g162/Y         -       B->Y  R     XNOR2x1_ASAP7_75t_SL        2  1.8    17    13      47    (-,-) 
  g261/Y         -       A->Y  R     MAJx2_ASAP7_75t_SL          2  3.0    12    17      63    (-,-) 
  g42/Y          -       A->Y  R     XNOR2x1_ASAP7_75t_SL        1  2.2    17    14      77    (-,-) 
  g34784/Y       -       B->Y  R     XNOR2x1_ASAP7_75t_SL        4  3.9    25    16      93    (-,-) 
  g34926/Y       -       B->Y  F     NAND2xp5_ASAP7_75t_SL       2  1.5    18    10     103    (-,-) 
  g87/Y          -       B->Y  R     OAI21xp5_ASAP7_75t_SL       1  1.5    20     9     112    (-,-) 
  g34923/Y       -       A->Y  F     NOR2x1_ASAP7_75t_SL         1  1.5    15     9     122    (-,-) 
  g34664/Y       -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.5    10    14     136    (-,-) 
  fopt35943/Y    -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.6     7     5     141    (-,-) 
  g66/Y          -       A3->Y F     AOI31xp67_ASAP7_75t_SL      1  0.9    19     7     147    (-,-) 
  temp_reg[14]/D -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     148    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     132                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_54_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                  18 22.7     0     0      15    (-,-) 
  g373/Y         -       A->Y  F     NAND2xp5_ASAP7_75t_SL       1  1.1    10     6      21    (-,-) 
  g412/Y         -       B->Y  R     NOR2xp67_ASAP7_75t_SL       1  1.0    12     7      28    (-,-) 
  g410/Y         -       B->Y  R     OR3x2_ASAP7_75t_SL          2  2.4     9    11      39    (-,-) 
  g661/Y         -       A->Y  R     MAJx2_ASAP7_75t_SL          2  2.4    11    15      54    (-,-) 
  g35993/Y       -       C->Y  R     MAJx2_ASAP7_75t_SL          2  2.9    12    15      69    (-,-) 
  g35020/Y       -       B->Y  R     XNOR2xp5_ASAP7_75t_SL       1  1.3    19    11      80    (-,-) 
  g35019/Y       -       A->Y  F     XOR2x2_ASAP7_75t_SL         4  5.4    16    20     100    (-,-) 
  g87/Y          -       A2->Y R     OAI21xp5_ASAP7_75t_SL       1  1.5    20    12     112    (-,-) 
  g34923/Y       -       A->Y  F     NOR2x1_ASAP7_75t_SL         1  1.5    15     9     122    (-,-) 
  g34664/Y       -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.5    10    14     136    (-,-) 
  fopt35943/Y    -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.6     7     5     141    (-,-) 
  g66/Y          -       A3->Y F     AOI31xp67_ASAP7_75t_SL      1  0.9    19     7     147    (-,-) 
  temp_reg[14]/D -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     148    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 19: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     132                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_47_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                  16 22.3     0     0      15    (-,-) 
  g35015/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.2     6     5      20    (-,-) 
  g35905/Y       -       B->Y  F     XNOR2x1_ASAP7_75t_SL        1  1.3    10    11      31    (-,-) 
  g43/Y          -       B->Y  R     XNOR2x2_ASAP7_75t_SL        2  2.9    11    18      48    (-,-) 
  g34900/Y       -       B->Y  R     XNOR2x1_ASAP7_75t_SL        1  2.1    17    13      61    (-,-) 
  g34899/Y       -       A->Y  R     XNOR2x1_ASAP7_75t_SL        3  3.9    24    17      78    (-,-) 
  g103/Y         -       B->Y  F     NOR2x1p5_ASAP7_75t_SL       2  2.4    16     8      86    (-,-) 
  g34476/Y       -       B->Y  R     AOI21x1_ASAP7_75t_SL        1  1.5    15    10      96    (-,-) 
  g35908/Y       -       B->Y  F     NAND2x1_ASAP7_75t_SL        1  2.1    13     7     103    (-,-) 
  g35907/Y       -       A->Y  R     NAND2x1p5_ASAP7_75t_SL      2  2.9    15    10     113    (-,-) 
  g35910/Y       -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      3  3.5    15     8     120    (-,-) 
  g34664/Y       -       A->Y  F     AND2x4_ASAP7_75t_SL         5  6.5    10    15     136    (-,-) 
  fopt35943/Y    -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.6     7     5     141    (-,-) 
  g66/Y          -       A3->Y F     AOI31xp67_ASAP7_75t_SL      1  0.9    19     7     147    (-,-) 
  temp_reg[14]/D -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     148    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-14 ps) Setup Check with Pin temp_reg[12]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=     141                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     140                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_50_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                 12 17.2     0     0      15    (-,-) 
  g34545/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL       1  2.1     6     4      20    (-,-) 
  g44/Y          -       B->Y  F     XOR2x1_ASAP7_75t_SL        1  2.2    14    14      33    (-,-) 
  g162/Y         -       A->Y  F     XNOR2x1_ASAP7_75t_SL       2  1.8    15    13      46    (-,-) 
  g261/Y         -       A->Y  F     MAJx2_ASAP7_75t_SL         2  3.1    12    18      64    (-,-) 
  g42/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL       1  2.2    14    13      78    (-,-) 
  g34784/Y       -       B->Y  F     XNOR2x1_ASAP7_75t_SL       4  3.9    20    17      94    (-,-) 
  g34926/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_SL      2  1.5    17    11     105    (-,-) 
  g87/Y          -       B->Y  F     OAI21xp5_ASAP7_75t_SL      1  1.5    18     9     114    (-,-) 
  g34923/Y       -       A->Y  R     NOR2x1_ASAP7_75t_SL        1  1.5    14     8     122    (-,-) 
  g34664/Y       -       B->Y  R     AND2x4_ASAP7_75t_SL        5  6.5    12    14     136    (-,-) 
  g34299/Y       -       B->Y  F     NOR2x1p5_ASAP7_75t_SL      1  1.5    11     6     142    (-,-) 
  g34297/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    16    13     155    (-,-) 
  temp_reg[12]/D -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-14 ps) Setup Check with Pin temp_reg[12]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (F) temp_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=     141                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     140                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_44_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                 16 22.4     0     0      15    (-,-) 
  g35006/Y       -       A->Y  F     NAND2x2_ASAP7_75t_SL       1  2.2     6     5      20    (-,-) 
  g44/Y          -       A->Y  F     XOR2x1_ASAP7_75t_SL        1  2.2    14    14      33    (-,-) 
  g162/Y         -       A->Y  F     XNOR2x1_ASAP7_75t_SL       2  1.8    15    13      46    (-,-) 
  g261/Y         -       A->Y  F     MAJx2_ASAP7_75t_SL         2  3.1    12    18      64    (-,-) 
  g42/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL       1  2.2    14    13      78    (-,-) 
  g34784/Y       -       B->Y  F     XNOR2x1_ASAP7_75t_SL       4  3.9    20    17      94    (-,-) 
  g34926/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_SL      2  1.5    17    11     105    (-,-) 
  g87/Y          -       B->Y  F     OAI21xp5_ASAP7_75t_SL      1  1.5    18     9     114    (-,-) 
  g34923/Y       -       A->Y  R     NOR2x1_ASAP7_75t_SL        1  1.5    14     8     122    (-,-) 
  g34664/Y       -       B->Y  R     AND2x4_ASAP7_75t_SL        5  6.5    12    14     136    (-,-) 
  g34299/Y       -       B->Y  F     NOR2x1p5_ASAP7_75t_SL      1  1.5    11     6     142    (-,-) 
  g34297/Y       -       B->Y  F     XNOR2xp5_ASAP7_75t_SL      1  1.0    16    13     155    (-,-) 
  temp_reg[12]/D -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0     155    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-14 ps) Setup Check with Pin temp_reg[13]/CLK->SI
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (R) temp_reg[13]/SI
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      11                  
       Uncertainty:-       5                  
     Required Time:=     134                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     134                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_50_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[7]            -       -     R     (arrival)                  12 17.2     0     0      15    (-,-) 
  drc_bufs35363/Y -       A->Y  R     BUFx2_ASAP7_75t_SL          3  3.5    11    11      26    (-,-) 
  g35997/Y        -       B1->Y F     AOI22x1_ASAP7_75t_SL        2  3.1    19    10      36    (-,-) 
  g35016_dup/Y    -       B->Y  R     AOI21x1_ASAP7_75t_SL        1  1.7    16    10      46    (-,-) 
  g35998/Y        -       A->Y  F     INVx2_ASAP7_75t_SL          1  2.2     9     5      52    (-,-) 
  g659/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  2.2    17    13      64    (-,-) 
  g657/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  2.4    15    14      79    (-,-) 
  g679/Y          -       B->Y  R     XOR2x2_ASAP7_75t_SL         3  4.2    14    23     102    (-,-) 
  g88/Y           -       B->Y  F     NAND2x1p5_ASAP7_75t_SL      2  2.8    13     7     109    (-,-) 
  g32414/Y        -       B->Y  R     NOR2x1p5_ASAP7_75t_SL       3  2.8    14     9     118    (-,-) 
  g34587/Y        -       B->Y  F     NAND2x1_ASAP7_75t_SL        3  3.5    18    10     128    (-,-) 
  g34895/Y        -       A->Y  R     NAND2x1p5_ASAP7_75t_SL      1  1.7    13     9     137    (-,-) 
  g34585/Y        -       A1->Y F     OAI21x1_ASAP7_75t_SL        2  2.5    15     7     144    (-,-) 
  g32490/Y        -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.0     7     4     148    (-,-) 
  temp_reg[13]/SI -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     149    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 23: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      13                  
       Uncertainty:-       5                  
     Required Time:=     132                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     132                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_52_1 

#----------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                  14 20.0     0     0      15    (-,-) 
  g35006/Y       -       B->Y  F     NAND2x2_ASAP7_75t_SL        1  2.2     6     4      19    (-,-) 
  g44/Y          -       A->Y  F     XOR2x1_ASAP7_75t_SL         1  2.2    14    14      33    (-,-) 
  g162/Y         -       A->Y  F     XNOR2x1_ASAP7_75t_SL        2  1.8    15    13      46    (-,-) 
  g261/Y         -       A->Y  F     MAJx2_ASAP7_75t_SL          2  3.1    12    18      64    (-,-) 
  g42/Y          -       A->Y  F     XNOR2x1_ASAP7_75t_SL        1  2.2    14    13      77    (-,-) 
  g34784/Y       -       B->Y  F     XNOR2x1_ASAP7_75t_SL        4  3.9    20    17      94    (-,-) 
  g34926/Y       -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  1.5    17    11     105    (-,-) 
  g87/Y          -       B->Y  F     OAI21xp5_ASAP7_75t_SL       1  1.5    18     9     114    (-,-) 
  g34923/Y       -       A->Y  R     NOR2x1_ASAP7_75t_SL         1  1.5    14     8     122    (-,-) 
  g34664/Y       -       B->Y  R     AND2x4_ASAP7_75t_SL         5  6.5    12    14     136    (-,-) 
  fopt35943/Y    -       A->Y  F     INVx2_ASAP7_75t_SL          1  1.6     7     4     140    (-,-) 
  g66/Y          -       A3->Y R     AOI31xp67_ASAP7_75t_SL      1  0.9    12     7     146    (-,-) 
  temp_reg[14]/D -       -     R     SDFHx2_ASAP7_75t_SL         1    -     -     0     146    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 24: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     132                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_44_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  A[5]            -       -     R     (arrival)                  16 22.4     0     0      15    (-,-) 
  drc_bufs36266/Y -       A->Y  R     HB1xp67_ASAP7_75t_SL        1  0.9     9    10      25    (-,-) 
  g235/Y          -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  2.2    19    10      34    (-,-) 
  g231/Y          -       A->Y  F     XNOR2xp5_ASAP7_75t_SL       2  1.7    20    17      52    (-,-) 
  g31774__5477/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  1.7    18    12      64    (-,-) 
  g31755__2398/Y  -       A->Y  F     NAND2xp5_ASAP7_75t_L        1  1.5    16    10      73    (-,-) 
  g38/Y           -       B->Y  F     XNOR2xp5_ASAP7_75t_SL       2  1.6    18    16      88    (-,-) 
  fopt34663/Y     -       A->Y  R     INVxp67_ASAP7_75t_SL        1  0.9    12     8      96    (-,-) 
  g35/Y           -       A->Y  F     NAND2xp5_ASAP7_75t_SL       2  1.8    20     9     105    (-,-) 
  g32496/Y        -       B->Y  R     NAND2xp5_ASAP7_75t_SL       2  1.6    17    11     116    (-,-) 
  g35924/Y        -       A2->Y R     AO22x1_ASAP7_75t_R          1  1.4    13    22     138    (-,-) 
  g66/Y           -       B->Y  F     AOI31xp67_ASAP7_75t_SL      1  0.9    19     9     147    (-,-) 
  temp_reg[14]/D  -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     147    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 25: VIOLATED (-14 ps) Setup Check with Pin temp_reg[14]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) temp_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     150            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     150            0     
                                              
             Setup:-      12                  
       Uncertainty:-       5                  
     Required Time:=     133                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     132                  
             Slack:=     -14                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_2_line_9_56_1 

#-----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge          Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  B[1]            -       -     R     (arrival)                  13 20.0     0     0      15    (-,-) 
  drc_bufs32857/Y -       A->Y  R     BUFx2_ASAP7_75t_SL          1  2.6     9    10      25    (-,-) 
  g416/Y          -       A->Y  F     NAND2x2_ASAP7_75t_SL        1  2.7     9     5      31    (-,-) 
  g411/Y          -       B->Y  R     NOR2x2_ASAP7_75t_SL         2  2.9    11     7      38    (-,-) 
  g408/Y          -       B->Y  F     XNOR2xp5_ASAP7_75t_SL       1  1.5    19     9      46    (-,-) 
  g406/Y          -       B->Y  F     XNOR2xp5_ASAP7_75t_SL       2  2.3    23    18      64    (-,-) 
  g31714__4319/Y  -       B->Y  R     XNOR2xp5_ASAP7_75t_SL       1  1.5    24    14      79    (-,-) 
  g34668/Y        -       A->Y  F     XNOR2x2_ASAP7_75t_SL        3  4.1    14    24     102    (-,-) 
  g34927/Y        -       A2->Y R     OAI22x1_ASAP7_75t_SL        2  2.4    21    11     113    (-,-) 
  g34923/Y        -       B->Y  F     NOR2x1_ASAP7_75t_SL         1  1.5    15     8     121    (-,-) 
  g34664/Y        -       B->Y  F     AND2x4_ASAP7_75t_SL         5  6.5    10    14     136    (-,-) 
  fopt35943/Y     -       A->Y  R     INVx2_ASAP7_75t_SL          1  1.6     7     5     140    (-,-) 
  g66/Y           -       A3->Y F     AOI31xp67_ASAP7_75t_SL      1  0.9    19     7     147    (-,-) 
  temp_reg[14]/D  -       -     F     SDFHx2_ASAP7_75t_SL         1    -     -     0     147    (-,-) 
#-----------------------------------------------------------------------------------------------------

