# Reading C:/altera/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do QamCarrier_run_msim_rtl_verilog.do
# if ![file isdirectory QamCarrier_iputf_libs] {
# 	file mkdir QamCarrier_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/dspba_library_package.vhd"                      
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:07 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/dspba_library_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package dspba_library_package
# End time: 16:41:07 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/dspba_library.vhd"                              
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:07 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/dspba_library.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package dspba_library_package
# -- Compiling entity dspba_delay
# -- Compiling architecture delay of dspba_delay
# -- Loading package NUMERIC_STD
# -- Compiling entity dspba_sync_reg
# -- Compiling architecture sync_reg of dspba_sync_reg
# End time: 16:41:07 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_math_pkg_hpfir.vhd"                   
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:07 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_math_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package auk_dspip_math_pkg_hpfir
# -- Compiling package body auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_math_pkg_hpfir
# End time: 16:41:08 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_lib_pkg_hpfir.vhd"                    
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:08 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_lib_pkg_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling package auk_dspip_lib_pkg_hpfir
# End time: 16:41:08 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:08 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity auk_dspip_avalon_streaming_controller_hpfir
# -- Compiling architecture struct of auk_dspip_avalon_streaming_controller_hpfir
# End time: 16:41:09 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"      
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:09 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading package altera_mf_components
# -- Compiling entity auk_dspip_avalon_streaming_sink_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_sink_hpfir
# ** Warning: C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(113): Nonresolved signal 'sink_next_state' may have multiple sources.
#   Drivers:
#     C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(177):Process sink_comb_update_1
#        Driven at:
#           C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(183)
#     C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(272):Process sink_comb_update_2
#        Driven at:
#           C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd(279)
# End time: 16:41:09 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"    
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:09 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_mf_components
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Compiling entity auk_dspip_avalon_streaming_source_hpfir
# -- Compiling architecture rtl of auk_dspip_avalon_streaming_source_hpfir
# ** Warning: C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(122): Nonresolved signal 'count_finished' may have multiple sources.
#   Drivers:
#     C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(206):Conditional signal assignment line__205
#     C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(217):Conditional signal assignment line__216
# ** Warning: C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(123): Nonresolved signal 'count_started' may have multiple sources.
#   Drivers:
#     C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(210):Conditional signal assignment line__209
#     C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_avalon_streaming_source_hpfir.vhd(219):Conditional signal assignment line__218
# End time: 16:41:09 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_roundsat_hpfir.vhd"                   
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:09 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/auk_dspip_roundsat_hpfir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity auk_dspip_roundsat_hpfir
# -- Compiling architecture beh of auk_dspip_roundsat_hpfir
# End time: 16:41:10 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/altera_avalon_sc_fifo.v"                        
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:10 on Jun 17,2020
# vlog -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 16:41:10 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/fir_rtl_core.vhd"                               
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:10 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/fir_rtl_core.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package dspba_library_package
# -- Loading package altera_mf_components
# -- Loading package LPM_COMPONENTS
# -- Compiling entity fir_rtl_core
# -- Compiling architecture normal of fir_rtl_core
# End time: 16:41:11 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/fir_ast.vhd"                                    
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:11 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/fir_ast.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity fir_ast
# -- Compiling architecture struct of fir_ast
# End time: 16:41:11 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/fir.vhd"                                        
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:11 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Compiling entity fir
# -- Compiling architecture syn of fir
# End time: 16:41:12 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom "C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/fir_tb.vhd"                                     
# Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:12 on Jun 17,2020
# vcom -reportprogress 300 C:/Users/Administrator/Desktop/QamCarrierDD/fir_sim/fir_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir_tb
# -- Compiling architecture rtl of fir_tb
# -- Loading package auk_dspip_math_pkg_hpfir
# -- Loading package auk_dspip_lib_pkg_hpfir
# -- Loading entity fir
# End time: 16:41:12 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD {C:/Users/Administrator/Desktop/QamCarrierDD/nco.vo}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:12 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD" C:/Users/Administrator/Desktop/QamCarrierDD/nco.vo 
# -- Compiling module nco
# 
# Top level modules:
# 	nco
# End time: 16:41:12 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD {C:/Users/Administrator/Desktop/QamCarrierDD/fir_lpf.vo}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:13 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD" C:/Users/Administrator/Desktop/QamCarrierDD/fir_lpf.vo 
# -- Compiling module fir_lpf
# 
# Top level modules:
# 	fir_lpf
# End time: 16:41:13 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/DeCodeMap.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:13 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/DeCodeMap.v 
# -- Compiling module DeCodeMap
# 
# Top level modules:
# 	DeCodeMap
# End time: 16:41:13 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/Decision.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:13 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/Decision.v 
# -- Compiling module Decision
# 
# Top level modules:
# 	Decision
# End time: 16:41:14 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD {C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:14 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD" C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v 
# -- Compiling module mult18_16
# 
# Top level modules:
# 	mult18_16
# End time: 16:41:14 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/gnco.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:14 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/gnco.v 
# -- Compiling module gnco
# 
# Top level modules:
# 	gnco
# End time: 16:41:15 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/FpgaGardner.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:15 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/FpgaGardner.v 
# -- Compiling module FpgaGardner
# 
# Top level modules:
# 	FpgaGardner
# End time: 16:41:15 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/ErrorLp.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:15 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/ErrorLp.v 
# -- Compiling module ErrorLp
# 
# Top level modules:
# 	ErrorLp
# End time: 16:41:15 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/InterpolateFilter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:16 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/InterpolateFilter.v 
# -- Compiling module InterpolateFilter
# 
# Top level modules:
# 	InterpolateFilter
# End time: 16:41:16 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/DD.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:16 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/DD.v 
# -- Compiling module DD
# 
# Top level modules:
# 	DD
# End time: 16:41:16 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:16 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/QamCarrier.v 
# -- Compiling module QamCarrier
# 
# Top level modules:
# 	QamCarrier
# End time: 16:41:16 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/LoopFilter.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:16 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/LoopFilter.v 
# -- Compiling module LoopFilter
# 
# Top level modules:
# 	LoopFilter
# End time: 16:41:17 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD {C:/Users/Administrator/Desktop/QamCarrierDD/mult8_8.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:17 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD" C:/Users/Administrator/Desktop/QamCarrierDD/mult8_8.v 
# -- Compiling module mult8_8
# 
# Top level modules:
# 	mult8_8
# End time: 16:41:17 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD {C:/Users/Administrator/Desktop/QamCarrierDD/BitSync.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:17 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD" C:/Users/Administrator/Desktop/QamCarrierDD/BitSync.v 
# -- Compiling module BitSync
# 
# Top level modules:
# 	BitSync
# End time: 16:41:17 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD {C:/Users/Administrator/Desktop/QamCarrierDD/pll.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:17 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD" C:/Users/Administrator/Desktop/QamCarrierDD/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 16:41:18 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source {C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:18 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/source" C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v 
# -- Compiling module BoardTst
# 
# Top level modules:
# 	BoardTst
# End time: 16:41:18 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/db {C:/Users/Administrator/Desktop/QamCarrierDD/db/pll_altpll.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:18 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/db" C:/Users/Administrator/Desktop/QamCarrierDD/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 16:41:19 on Jun 17,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim {C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim/tb_BoardTst.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:19 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim" C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim/tb_BoardTst.v 
# -- Compiling module tb_BoardTst
# 
# Top level modules:
# 	tb_BoardTst
# End time: 16:41:19 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim {C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim/tb_BoardTst.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 16:41:19 on Jun 17,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim" C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim/tb_BoardTst.v 
# -- Compiling module tb_BoardTst
# 
# Top level modules:
# 	tb_BoardTst
# End time: 16:41:19 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_BoardTst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_BoardTst 
# Start time: 16:41:20 on Jun 17,2020
# Loading work.tb_BoardTst
# Loading work.BoardTst
# Loading work.QamCarrier
# Loading work.nco
# Loading altera_mf_ver.altsyncram
# Loading lpm_ver.lpm_add_sub
# Loading lpm_ver.lpm_counter
# Loading sgate_ver.oper_add
# Loading sgate_ver.oper_mux
# Loading work.mult8_8
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.DD
# Loading work.LoopFilter
# Loading work.BitSync
# Loading work.FpgaGardner
# Loading work.gnco
# Loading work.InterpolateFilter
# Loading work.mult18_16
# Loading work.ErrorLp
# Loading work.Decision
# Loading work.DeCodeMap
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.auk_dspip_math_pkg_hpfir(body)
# Loading work.auk_dspip_lib_pkg_hpfir
# Loading work.fir(syn)
# Loading work.fir_ast(struct)
# Loading altera_mf.altera_mf_components
# Loading work.auk_dspip_avalon_streaming_sink_hpfir(rtl)
# Loading work.auk_dspip_avalon_streaming_source_hpfir(rtl)
# Loading ieee.std_logic_arith(body)
# Loading work.auk_dspip_avalon_streaming_controller_hpfir(struct)
# Loading ieee.math_real(body)
# Loading work.dspba_library_package
# Loading lpm.lpm_components
# Loading work.fir_rtl_core(normal)
# Loading work.dspba_delay(delay)
# Loading work.auk_dspip_roundsat_hpfir(beh)
# ** Warning: (vsim-3017) C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim/tb_BoardTst.v(92): [TFMPC] - Too few port connections. Expected 16, found 15.
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst File: C:/Users/Administrator/Desktop/QamCarrierDD/source/BoardTst.v
# ** Warning: (vsim-3722) C:/Users/Administrator/Desktop/QamCarrierDD/simulation/modelsim/tb_BoardTst.v(92): [TFMPC] - Missing connection for port 'SW'.
# ** Warning: (vsim-3017) C:/Users/Administrator/Desktop/QamCarrierDD/nco.vo(2882): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst/QamCarrier/u0/nll1i File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) C:/Users/Administrator/Desktop/QamCarrierDD/nco.vo(2882): [TFMPC] - Missing connection for port 'eq'.
# ** Warning: (vsim-3016) C:/Users/Administrator/Desktop/QamCarrierDD/mult8_8.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst/QamCarrier/u1/lpm_mult_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3016) C:/Users/Administrator/Desktop/QamCarrierDD/mult8_8.v(54): Port type is incompatible with connection (port 'clock').
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst/QamCarrier/u2/lpm_mult_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3017) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst/QamCarrier/u7/u1/u2/u1/lpm_mult_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst/QamCarrier/u7/u1/u2/u2/lpm_mult_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst/QamCarrier/u7/u1/u2/u3/lpm_mult_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst/QamCarrier/u7/u1/u3/u1/lpm_mult_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst/QamCarrier/u7/u1/u3/u2/lpm_mult_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: (vsim-3017) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /tb_BoardTst/BoardTst/QamCarrier/u7/u1/u3/u3/lpm_mult_component File: /build/swbuild/SJ/nightly/16.0/211/l64/work/modelsim/eda/sim_lib/220model.v
# ** Warning: (vsim-3722) C:/Users/Administrator/Desktop/QamCarrierDD/mult18_16.v(53): [TFMPC] - Missing connection for port 'sclr'.
# ** Warning: Design size of 22765 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#  Note : Cyclone IV E PLL locked to incoming clock
# Time: 60000  Instance: tb_BoardTst.BoardTst.pll_inst.altpll_component.cycloneiii_pll.pll3
# Break key hit
# Simulation stop requested.
# End time: 16:51:33 on Jun 17,2020, Elapsed time: 0:10:13
# Errors: 0, Warnings: 19
