.. _formatting:

Code formatting
===============

Thanks to the tools integrated in TerosHDL is possible to format HDL code.
A different formater is used if the file is Verilog or VHDL.

The currently supported formaters are:

======= ==========
Verilog VHDL
======= ==========
iStyle  Standalone
======= ==========