$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Mon Apr 29 20:27:44 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module aaaaa_vlg_vec_tst $end
$var reg 16 ! in [15:0] $end
$var reg 1 " inputx $end
$var wire 1 # out [15] $end
$var wire 1 $ out [14] $end
$var wire 1 % out [13] $end
$var wire 1 & out [12] $end
$var wire 1 ' out [11] $end
$var wire 1 ( out [10] $end
$var wire 1 ) out [9] $end
$var wire 1 * out [8] $end
$var wire 1 + out [7] $end
$var wire 1 , out [6] $end
$var wire 1 - out [5] $end
$var wire 1 . out [4] $end
$var wire 1 / out [3] $end
$var wire 1 0 out [2] $end
$var wire 1 1 out [1] $end
$var wire 1 2 out [0] $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 out[15]~output_o $end
$var wire 1 : out[14]~output_o $end
$var wire 1 ; out[13]~output_o $end
$var wire 1 < out[12]~output_o $end
$var wire 1 = out[11]~output_o $end
$var wire 1 > out[10]~output_o $end
$var wire 1 ? out[9]~output_o $end
$var wire 1 @ out[8]~output_o $end
$var wire 1 A out[7]~output_o $end
$var wire 1 B out[6]~output_o $end
$var wire 1 C out[5]~output_o $end
$var wire 1 D out[4]~output_o $end
$var wire 1 E out[3]~output_o $end
$var wire 1 F out[2]~output_o $end
$var wire 1 G out[1]~output_o $end
$var wire 1 H out[0]~output_o $end
$var wire 1 I in[15]~input_o $end
$var wire 1 J inputx~input_o $end
$var wire 1 K inst|auto_generated|result_node[15]~16_combout $end
$var wire 1 L in[14]~input_o $end
$var wire 1 M inst|auto_generated|result_node[14]~17_combout $end
$var wire 1 N in[13]~input_o $end
$var wire 1 O inst|auto_generated|result_node[13]~18_combout $end
$var wire 1 P in[12]~input_o $end
$var wire 1 Q inst|auto_generated|result_node[12]~19_combout $end
$var wire 1 R in[11]~input_o $end
$var wire 1 S inst|auto_generated|result_node[11]~20_combout $end
$var wire 1 T in[10]~input_o $end
$var wire 1 U inst|auto_generated|result_node[10]~21_combout $end
$var wire 1 V in[9]~input_o $end
$var wire 1 W inst|auto_generated|result_node[9]~22_combout $end
$var wire 1 X in[8]~input_o $end
$var wire 1 Y inst|auto_generated|result_node[8]~23_combout $end
$var wire 1 Z in[7]~input_o $end
$var wire 1 [ inst|auto_generated|result_node[7]~24_combout $end
$var wire 1 \ in[6]~input_o $end
$var wire 1 ] inst|auto_generated|result_node[6]~25_combout $end
$var wire 1 ^ in[5]~input_o $end
$var wire 1 _ inst|auto_generated|result_node[5]~26_combout $end
$var wire 1 ` in[4]~input_o $end
$var wire 1 a inst|auto_generated|result_node[4]~27_combout $end
$var wire 1 b in[3]~input_o $end
$var wire 1 c inst|auto_generated|result_node[3]~28_combout $end
$var wire 1 d in[2]~input_o $end
$var wire 1 e inst|auto_generated|result_node[2]~29_combout $end
$var wire 1 f in[1]~input_o $end
$var wire 1 g inst|auto_generated|result_node[1]~30_combout $end
$var wire 1 h in[0]~input_o $end
$var wire 1 i inst|auto_generated|result_node[0]~31_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111 !
0"
12
11
10
1/
1.
1-
1,
1+
1*
1)
1(
1'
1&
1%
1$
1#
03
14
x5
16
17
18
19
1:
1;
1<
1=
1>
1?
1@
1A
1B
1C
1D
1E
1F
1G
1H
1I
0J
1K
1L
1M
1N
1O
1P
1Q
1R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
1\
1]
1^
1_
1`
1a
1b
1c
1d
1e
1f
1g
1h
1i
$end
#120000
b111111111111111 !
b11111111111111 !
b1111111111111 !
b111111111111 !
b11111111111 !
b1111111111 !
b111111111 !
b11111111 !
b1111111 !
b111111 !
b11111 !
b1111 !
b111 !
b11 !
b1 !
b0 !
1"
0h
0f
0d
0b
0`
0^
0\
0Z
0X
0V
0T
0R
0P
0N
0L
0I
1J
#210000
0"
0J
0i
0g
0e
0c
0a
0_
0]
0[
0Y
0W
0U
0S
0Q
0O
0M
0K
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
#1000000
