set inputs_except_clk [all_inputs]
set idx [lsearch $inputs_except_clk "top_width_0_height_0_subtile_0__pin_clk_0_"]
set inputs_except_clk [lreplace $inputs_except_clk $idx $idx]

### FPGA PROGRAMMING CLOCK
## Create clock object and constraints
create_clock -period 40 -name CLK_PROG
set_clock_latency -max 0.2 [get_clocks CLK_PROG]
set_clock_latency -source -max 0.3 [get_clocks CLK_PROG]
set_clock_uncertainty -setup 0.05 [get_clocks CLK_PROG]
# set_clock_transition -max 0.02 [get_clocks CLK_PROG]

## Input/Output constraints related with CLK_PROG
set_input_delay -clock CLK_PROG -max 1 [get_ports "bl wl"]
# set_output_delay -clock CLK_PROG -max 1 $ALL_OUTPUTS_RELATED_CLK_PROG


### CLB OPERATING CLOCK
## Create clock object and constraints
create_clock -period 120 -name CLK_CLB [get_ports top_width_0_height_0_subtile_0__pin_clk_0_]
set_clock_latency -max 0.2 [get_clocks CLK_CLB]
set_clock_latency -source -max 0.3 [get_clocks CLK_CLB]
set_clock_uncertainty -setup 0.05 [get_clocks CLK_CLB]
set_clock_transition -max 0.02 [get_clocks CLK_CLB]

## Input/Output constraints related with CLK_PROG
set_input_delay -clock CLK_CLB -max 1 $inputs_except_clk
set_output_delay -clock CLK_CLB -max 1 [all_outputs]

              
## Common IO constraints

## Path grouping and constraints
group_path -name CLK_PROG -from [get_clocks CLK_PROG] -critical 2 -weight 5
group_path -name CLK_CLB -from [get_clocks CLK_CLB] -critical 2 -weight 5
group_path -name INPUTS -from [all_inputs] 
group_path -name OUTPUTS -to [all_outputs]
group_path -name COMBO -from [all_inputs] -to [all_outputs]

set_false_path -from [get_clocks CLK_PROG] -to [get_clocks CLK_CLB]
set_false_path -from [get_clocks CLK_CLB] -to [get_clocks CLK_PROG]

set_disable_timing [get_pins logical_tile_clb_mode_clb__*/mux_fle_*_in_*/out]
# set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/mux_fabric_out_*/out]
# set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_*/mux_frac_logic_out_*/out]
# set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/mux_ff_*_D_*/out]

set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut*_*/frac_lut*_sram_blwl_mem/sram_blwl_*_/out]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut*_*/frac_lut*_sram_blwl_mem/sram_blwl_*_/outb]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_*/mem_frac_logic_out_*/sram_blwl_*_/out]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_*/mem_frac_logic_out_*/sram_blwl_*_/outb]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_*/MULTI_MODE_DFF_sram_blwl_mem/sram_blwl_*_/out]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_*/MULTI_MODE_DFF_sram_blwl_mem/sram_blwl_*_/outb]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/mem_fabric_out_*/sram_blwl_*_/out]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/mem_fabric_out_*/sram_blwl_*_/outb]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/mem_ff_*_D_*/sram_blwl_*_/out]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/logical_tile_clb_mode_default__fle_*/logical_tile_clb_mode_default__fle_mode_physical__fabric_*/mem_ff_*_D_*/sram_blwl_*_/outb]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/mem_fle_*_in_*/sram_blwl_*_/out]
set_disable_timing [get_pins logical_tile_clb_mode_clb__*/mem_fle_*_in_*/sram_blwl_*_/outb]

