ITERATION 18: tuned_variant14_op_nr_ilp
================================================================================

1. CODE CHANGES FROM PREVIOUS ITERATION
--------------------------------------------------------------------------------
Unrolls the n-dimension (NR) loop similar to iteration 17's MR unrolling. The micro-kernel now has fully unrolled MR×NR computation, maximizing instruction-level parallelism and register usage. Each element of the 4×4 result tile is computed explicitly without loops.

2. PERFORMANCE ANALYSIS
--------------------------------------------------------------------------------
Performance data from CSV files:

Performance data not available in CSV format

Corresponding plot: results/plot_iter_18_tuned_variant14_op_nr_ilp.png


3. EXPLANATION AND HYPOTHESIS
--------------------------------------------------------------------------------
Instruction-level parallelism (ILP) optimization through loop unrolling
allows multiple independent operations to execute simultaneously on modern
superscalar processors, improving throughput.

To test this hypothesis:
- Profile cache miss rates (perf stat -e cache-misses,cache-references)
- Analyze instruction mix and IPC (instructions per cycle)
- Vary block sizes to find optimal values for target architecture
- Compare performance across different matrix sizes and shapes
