

================================================================
== Vitis HLS Report for 'seq_align_global_Pipeline_VITIS_LOOP_1025_3'
================================================================
* Date:           Thu Aug  3 17:00:13 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        local_seq_multiple_align_sa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.118 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1025_3  |      256|      256|         1|          1|          1|   256|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      11|      71|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln1025_fu_76_p2   |         +|   0|  0|  16|           9|           1|
    |sub_ln1028_fu_96_p2   |         -|   0|  0|  17|           4|          10|
    |icmp_ln1025_fu_70_p2  |      icmp|   0|  0|  11|           9|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  44|          22|          21|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_ip_1  |   9|          2|    9|         18|
    |ip_fu_32               |   9|          2|    9|         18|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   19|         38|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |ip_fu_32     |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1025_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1025_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1025_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1025_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1025_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  seq_align_global_Pipeline_VITIS_LOOP_1025_3|  return value|
|last_pe_score_address0    |  out|    8|   ap_memory|                                last_pe_score|         array|
|last_pe_score_ce0         |  out|    1|   ap_memory|                                last_pe_score|         array|
|last_pe_score_we0         |  out|    1|   ap_memory|                                last_pe_score|         array|
|last_pe_score_d0          |  out|   32|   ap_memory|                                last_pe_score|         array|
|last_pe_scoreIx_address0  |  out|    8|   ap_memory|                              last_pe_scoreIx|         array|
|last_pe_scoreIx_ce0       |  out|    1|   ap_memory|                              last_pe_scoreIx|         array|
|last_pe_scoreIx_we0       |  out|    1|   ap_memory|                              last_pe_scoreIx|         array|
|last_pe_scoreIx_d0        |  out|   32|   ap_memory|                              last_pe_scoreIx|         array|
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ip = alloca i32 1"   --->   Operation 4 'alloca' 'ip' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %ip"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc82"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ip_1 = load i9 %ip" [seq_align_multiple.cpp:1028]   --->   Operation 7 'load' 'ip_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.88ns)   --->   "%icmp_ln1025 = icmp_eq  i9 %ip_1, i9 256" [seq_align_multiple.cpp:1025]   --->   Operation 9 'icmp' 'icmp_ln1025' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 10 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln1025 = add i9 %ip_1, i9 1" [seq_align_multiple.cpp:1025]   --->   Operation 11 'add' 'add_ln1025' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln1025 = br i1 %icmp_ln1025, void %for.inc82.split, void %for.inc107.preheader.exitStub" [seq_align_multiple.cpp:1025]   --->   Operation 12 'br' 'br_ln1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ip_cast = zext i9 %ip_1" [seq_align_multiple.cpp:1028]   --->   Operation 13 'zext' 'ip_cast' <Predicate = (!icmp_ln1025)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln1025 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [seq_align_multiple.cpp:1025]   --->   Operation 14 'specloopname' 'specloopname_ln1025' <Predicate = (!icmp_ln1025)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1028 = trunc i9 %ip_1" [seq_align_multiple.cpp:1028]   --->   Operation 15 'trunc' 'trunc_ln1028' <Predicate = (!icmp_ln1025)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln1028 = zext i8 %trunc_ln1028" [seq_align_multiple.cpp:1028]   --->   Operation 16 'zext' 'zext_ln1028' <Predicate = (!icmp_ln1025)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%last_pe_score_addr = getelementptr i32 %last_pe_score, i64 0, i64 %ip_cast" [seq_align_multiple.cpp:1028]   --->   Operation 17 'getelementptr' 'last_pe_score_addr' <Predicate = (!icmp_ln1025)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%sub_ln1028 = sub i10 1017, i10 %zext_ln1028" [seq_align_multiple.cpp:1028]   --->   Operation 18 'sub' 'sub_ln1028' <Predicate = (!icmp_ln1025)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln1028 = sext i10 %sub_ln1028" [seq_align_multiple.cpp:1028]   --->   Operation 19 'sext' 'sext_ln1028' <Predicate = (!icmp_ln1025)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.23ns)   --->   "%store_ln1028 = store i32 %sext_ln1028, i8 %last_pe_score_addr" [seq_align_multiple.cpp:1028]   --->   Operation 20 'store' 'store_ln1028' <Predicate = (!icmp_ln1025)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%last_pe_scoreIx_addr = getelementptr i32 %last_pe_scoreIx, i64 0, i64 %ip_cast" [seq_align_multiple.cpp:1029]   --->   Operation 21 'getelementptr' 'last_pe_scoreIx_addr' <Predicate = (!icmp_ln1025)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.23ns)   --->   "%store_ln1029 = store i32 %sext_ln1028, i8 %last_pe_scoreIx_addr" [seq_align_multiple.cpp:1029]   --->   Operation 22 'store' 'store_ln1029' <Predicate = (!icmp_ln1025)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln1025 = store i9 %add_ln1025, i9 %ip" [seq_align_multiple.cpp:1025]   --->   Operation 23 'store' 'store_ln1025' <Predicate = (!icmp_ln1025)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln1025 = br void %for.inc82" [seq_align_multiple.cpp:1025]   --->   Operation 24 'br' 'br_ln1025' <Predicate = (!icmp_ln1025)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln1025)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ last_pe_score]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ last_pe_scoreIx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ip                    (alloca           ) [ 01]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
ip_1                  (load             ) [ 00]
specpipeline_ln0      (specpipeline     ) [ 00]
icmp_ln1025           (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
add_ln1025            (add              ) [ 00]
br_ln1025             (br               ) [ 00]
ip_cast               (zext             ) [ 00]
specloopname_ln1025   (specloopname     ) [ 00]
trunc_ln1028          (trunc            ) [ 00]
zext_ln1028           (zext             ) [ 00]
last_pe_score_addr    (getelementptr    ) [ 00]
sub_ln1028            (sub              ) [ 00]
sext_ln1028           (sext             ) [ 00]
store_ln1028          (store            ) [ 00]
last_pe_scoreIx_addr  (getelementptr    ) [ 00]
store_ln1029          (store            ) [ 00]
store_ln1025          (store            ) [ 00]
br_ln1025             (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="last_pe_score">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_pe_score"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="last_pe_scoreIx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_pe_scoreIx"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="ip_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ip/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="last_pe_score_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="9" slack="0"/>
<pin id="40" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="last_pe_score_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="store_ln1028_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="0"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1028/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="last_pe_scoreIx_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="9" slack="0"/>
<pin id="53" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="last_pe_scoreIx_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="store_ln1029_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1029/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="store_ln0_store_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="9" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="ip_1_load_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ip_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="icmp_ln1025_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="9" slack="0"/>
<pin id="72" dir="0" index="1" bw="9" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1025/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="add_ln1025_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1025/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="ip_cast_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ip_cast/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln1028_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1028/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="zext_ln1028_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1028/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sub_ln1028_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1028/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln1028_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="10" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1028/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln1025_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="9" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1025/1 "/>
</bind>
</comp>

<comp id="113" class="1005" name="ip_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="9" slack="0"/>
<pin id="115" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="ip "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="28" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="28" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="74"><net_src comp="67" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="67" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="67" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="86"><net_src comp="82" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="87"><net_src comp="82" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="91"><net_src comp="67" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="92" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="56" pin=1"/></net>

<net id="112"><net_src comp="76" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="32" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="118"><net_src comp="113" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: last_pe_score | {1 }
	Port: last_pe_scoreIx | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		ip_1 : 1
		icmp_ln1025 : 2
		add_ln1025 : 2
		br_ln1025 : 3
		ip_cast : 2
		trunc_ln1028 : 2
		zext_ln1028 : 3
		last_pe_score_addr : 3
		sub_ln1028 : 4
		sext_ln1028 : 5
		store_ln1028 : 6
		last_pe_scoreIx_addr : 3
		store_ln1029 : 6
		store_ln1025 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |  add_ln1025_fu_76  |    0    |    16   |
|----------|--------------------|---------|---------|
|    sub   |  sub_ln1028_fu_96  |    0    |    15   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln1025_fu_70 |    0    |    11   |
|----------|--------------------|---------|---------|
|   zext   |    ip_cast_fu_82   |    0    |    0    |
|          |  zext_ln1028_fu_92 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln1028_fu_88 |    0    |    0    |
|----------|--------------------|---------|---------|
|   sext   | sext_ln1028_fu_102 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    42   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------+--------+
|          |   FF   |
+----------+--------+
|ip_reg_113|    9   |
+----------+--------+
|   Total  |    9   |
+----------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   42   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   42   |
+-----------+--------+--------+
