// Seed: 3614415113
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  logic id_4 = 1'b0;
  logic id_5;
  assign id_1[1] = 1;
  logic id_6 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  initial begin
    if (1) begin
      id_4 <= 1;
    end else id_2[1 : 1'h0] <= 1;
  end
  logic id_8;
  logic id_9;
  type_13 id_10 (
      .id_0(id_3),
      .id_1(1)
  );
endmodule
