

================================================================
== Vitis HLS Report for 'CNN'
================================================================
* Date:           Fri Jun  7 16:44:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.620 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   506338|   506338|  2.532 ms|  2.532 ms|  506339|  506339|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_i_i_i137_i_loc = alloca i64 1"   --->   Operation 78 'alloca' 'conv_i_i_i137_i_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%out_Dense = alloca i64 1" [Dense.cpp:15->CNN.cpp:53]   --->   Operation 79 'alloca' 'out_Dense' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%OutPadConv0 = alloca i64 1" [CNN.cpp:9]   --->   Operation 80 'alloca' 'OutPadConv0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%OutConv0 = alloca i64 1" [CNN.cpp:10]   --->   Operation 81 'alloca' 'OutConv0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%OutPadConv1 = alloca i64 1" [CNN.cpp:11]   --->   Operation 82 'alloca' 'OutPadConv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%OutConv1 = alloca i64 1" [CNN.cpp:12]   --->   Operation 83 'alloca' 'OutConv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%OutPool0 = alloca i64 1" [CNN.cpp:13]   --->   Operation 84 'alloca' 'OutPool0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%OutPadConv2 = alloca i64 1" [CNN.cpp:14]   --->   Operation 85 'alloca' 'OutPadConv2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%OutConv2 = alloca i64 1" [CNN.cpp:15]   --->   Operation 86 'alloca' 'OutConv2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%OutPadConv3 = alloca i64 1" [CNN.cpp:16]   --->   Operation 87 'alloca' 'OutPadConv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%OutConv3 = alloca i64 1" [CNN.cpp:17]   --->   Operation 88 'alloca' 'OutConv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%OutPool1 = alloca i64 1" [CNN.cpp:18]   --->   Operation 89 'alloca' 'OutPool1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%OutPadConv4 = alloca i64 1" [CNN.cpp:19]   --->   Operation 90 'alloca' 'OutPadConv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%OutConv4 = alloca i64 1" [CNN.cpp:20]   --->   Operation 91 'alloca' 'OutConv4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%OutPadConv5 = alloca i64 1" [CNN.cpp:21]   --->   Operation 92 'alloca' 'OutPadConv5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%OutConv5 = alloca i64 1" [CNN.cpp:22]   --->   Operation 93 'alloca' 'OutConv5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%OutPool2 = alloca i64 1" [CNN.cpp:23]   --->   Operation 94 'alloca' 'OutPool2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%OutPadConv6 = alloca i64 1" [CNN.cpp:24]   --->   Operation 95 'alloca' 'OutPadConv6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%OutConv6 = alloca i64 1" [CNN.cpp:25]   --->   Operation 96 'alloca' 'OutConv6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%OutPadConv7 = alloca i64 1" [CNN.cpp:26]   --->   Operation 97 'alloca' 'OutPadConv7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%OutConv7 = alloca i64 1" [CNN.cpp:27]   --->   Operation 98 'alloca' 'OutConv7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%OutPool3 = alloca i64 1" [CNN.cpp:28]   --->   Operation 99 'alloca' 'OutPool3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%OutPool3_1 = alloca i64 1" [CNN.cpp:28]   --->   Operation 100 'alloca' 'OutPool3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%OutPool3_2 = alloca i64 1" [CNN.cpp:28]   --->   Operation 101 'alloca' 'OutPool3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%OutPool3_3 = alloca i64 1" [CNN.cpp:28]   --->   Operation 102 'alloca' 'OutPool3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%OutPool3_4 = alloca i64 1" [CNN.cpp:28]   --->   Operation 103 'alloca' 'OutPool3_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%OutPool3_5 = alloca i64 1" [CNN.cpp:28]   --->   Operation 104 'alloca' 'OutPool3_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%OutPool3_6 = alloca i64 1" [CNN.cpp:28]   --->   Operation 105 'alloca' 'OutPool3_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%OutPool3_7 = alloca i64 1" [CNN.cpp:28]   --->   Operation 106 'alloca' 'OutPool3_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%OutPool3_8 = alloca i64 1" [CNN.cpp:28]   --->   Operation 107 'alloca' 'OutPool3_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%OutPool3_9 = alloca i64 1" [CNN.cpp:28]   --->   Operation 108 'alloca' 'OutPool3_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D = alloca i64 1" [CNN.cpp:29]   --->   Operation 109 'alloca' 'OutGlobalAverPool1D' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%OutDense0 = alloca i64 1" [CNN.cpp:30]   --->   Operation 110 'alloca' 'OutDense0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 111 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i16 %OutPadConv0, i16 %InModel"   --->   Operation 111 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pad_0, i16 %OutPadConv0, i16 %InModel"   --->   Operation 112 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 113 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0, i16 %Weights, i16 %OutPadConv0, i16 %OutConv0"   --->   Operation 113 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_15_1_loop_for_ap_0, i16 %Weights, i16 %OutPadConv0, i16 %OutConv0"   --->   Operation 114 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i16 %OutPadConv1, i16 %OutConv0"   --->   Operation 115 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_1_loop_for_channel_pad_1, i16 %OutPadConv1, i16 %OutConv0"   --->   Operation 116 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1, i16 %Weights, i16 %OutPadConv1, i16 %OutConv1"   --->   Operation 117 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_41_1_loop_for_ap_1, i16 %Weights, i16 %OutPadConv1, i16 %OutConv1"   --->   Operation 118 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i16 %OutConv1, i16 %OutPool0"   --->   Operation 119 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_0_loop_for_weight_pool_0, i16 %OutConv1, i16 %OutPool0"   --->   Operation 120 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 121 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i16 %OutPadConv2, i16 %OutPool0"   --->   Operation 121 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2, i16 %OutPadConv2, i16 %OutPool0"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2, i16 %Weights, i16 %OutPadConv2, i16 %OutConv2"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_67_1_loop_for_ap_2, i16 %Weights, i16 %OutPadConv2, i16 %OutConv2"   --->   Operation 124 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i16 %OutPadConv3, i16 %OutConv2"   --->   Operation 125 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_3_loop_for_channel_pad_3, i16 %OutPadConv3, i16 %OutConv2"   --->   Operation 126 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 127 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3, i16 %Weights, i16 %OutPadConv3, i16 %OutConv3"   --->   Operation 127 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 128 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3, i16 %Weights, i16 %OutPadConv3, i16 %OutConv3"   --->   Operation 128 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 129 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i16 %OutConv3, i16 %OutPool1"   --->   Operation 129 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 130 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_1_loop_for_weight_pool_1, i16 %OutConv3, i16 %OutPool1"   --->   Operation 130 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i16 %OutPadConv4, i16 %OutPool1"   --->   Operation 131 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4, i16 %OutPadConv4, i16 %OutPool1"   --->   Operation 132 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 133 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4, i16 %Weights, i16 %OutPadConv4, i16 %OutConv4"   --->   Operation 133 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.00>
ST_24 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4, i16 %Weights, i16 %OutPadConv4, i16 %OutConv4"   --->   Operation 134 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i16 %OutPadConv5, i16 %OutConv4"   --->   Operation 135 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_5_loop_for_channel_pad_5, i16 %OutPadConv5, i16 %OutConv4"   --->   Operation 136 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 137 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i16 %Weights, i16 %OutPadConv5, i16 %OutConv5"   --->   Operation 137 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_145_1_loop_for_ap_5_loop_for_fc_5_loop_for_fa_5, i16 %Weights, i16 %OutPadConv5, i16 %OutConv5"   --->   Operation 138 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.00>
ST_29 : Operation 139 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i16 %OutConv5, i16 %OutPool2"   --->   Operation 139 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 0.00>
ST_30 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_2_loop_for_weight_pool_2, i16 %OutConv5, i16 %OutPool2"   --->   Operation 140 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.00>
ST_31 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i16 %OutPadConv6, i16 %OutPool2"   --->   Operation 141 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 0.00>
ST_32 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_6_loop_for_channel_pad_6, i16 %OutPadConv6, i16 %OutPool2"   --->   Operation 142 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 143 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i16 %Weights, i16 %OutPadConv6, i16 %OutConv6"   --->   Operation 143 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_171_1_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6, i16 %Weights, i16 %OutPadConv6, i16 %OutConv6"   --->   Operation 144 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 0.00>
ST_35 : Operation 145 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i16 %OutPadConv7, i16 %OutConv6"   --->   Operation 145 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 146 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_3_channel_pad_7_loop_for_channel_pad_7, i16 %OutPadConv7, i16 %OutConv6"   --->   Operation 146 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 147 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i16 %Weights, i16 %OutPadConv7, i16 %OutConv7"   --->   Operation 147 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 0.00>
ST_38 : Operation 148 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_197_1_loop_for_ap_7_loop_for_fc_7_loop_for_fa_7, i16 %Weights, i16 %OutPadConv7, i16 %OutConv7"   --->   Operation 148 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 149 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i16 %OutPool3_9, i16 %OutPool3_8, i16 %OutPool3_7, i16 %OutPool3_6, i16 %OutPool3_5, i16 %OutPool3_4, i16 %OutPool3_3, i16 %OutPool3_2, i16 %OutPool3_1, i16 %OutPool3, i16 %OutConv7"   --->   Operation 149 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 0.00>
ST_40 : Operation 150 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_loop_for_channel_pool_3_loop_for_weight_pool_3, i16 %OutPool3_9, i16 %OutPool3_8, i16 %OutPool3_7, i16 %OutPool3_6, i16 %OutPool3_5, i16 %OutPool3_4, i16 %OutPool3_3, i16 %OutPool3_2, i16 %OutPool3_1, i16 %OutPool3, i16 %OutConv7"   --->   Operation 150 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 0.00>
ST_41 : Operation 151 [2/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1, i16 %OutPool3, i16 %OutPool3_1, i16 %OutPool3_2, i16 %OutPool3_3, i16 %OutPool3_4, i16 %OutPool3_5, i16 %OutPool3_6, i16 %OutPool3_7, i16 %OutPool3_8, i16 %OutPool3_9, i12 %OutGlobalAverPool1D"   --->   Operation 151 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.00>
ST_42 : Operation 152 [1/2] (0.00ns)   --->   "%call_ln0 = call void @CNN_Pipeline_VITIS_LOOP_93_1, i16 %OutPool3, i16 %OutPool3_1, i16 %OutPool3_2, i16 %OutPool3_3, i16 %OutPool3_4, i16 %OutPool3_5, i16 %OutPool3_6, i16 %OutPool3_7, i16 %OutPool3_8, i16 %OutPool3_9, i12 %OutGlobalAverPool1D"   --->   Operation 152 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 0.67>
ST_43 : Operation 153 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 0" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 153 'getelementptr' 'OutGlobalAverPool1D_addr' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 154 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load = load i5 %OutGlobalAverPool1D_addr" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 154 'load' 'OutGlobalAverPool1D_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_43 : Operation 155 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_1 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 1" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 155 'getelementptr' 'OutGlobalAverPool1D_addr_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 156 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_1 = load i5 %OutGlobalAverPool1D_addr_1" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 156 'load' 'OutGlobalAverPool1D_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 44 <SV = 43> <Delay = 0.67>
ST_44 : Operation 157 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load = load i5 %OutGlobalAverPool1D_addr" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 157 'load' 'OutGlobalAverPool1D_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_44 : Operation 158 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_1 = load i5 %OutGlobalAverPool1D_addr_1" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 158 'load' 'OutGlobalAverPool1D_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_44 : Operation 159 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_2 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 2" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 159 'getelementptr' 'OutGlobalAverPool1D_addr_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 160 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_2 = load i5 %OutGlobalAverPool1D_addr_2" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 160 'load' 'OutGlobalAverPool1D_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_44 : Operation 161 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_3 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 3" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 161 'getelementptr' 'OutGlobalAverPool1D_addr_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 162 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_3 = load i5 %OutGlobalAverPool1D_addr_3" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 162 'load' 'OutGlobalAverPool1D_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 45 <SV = 44> <Delay = 0.67>
ST_45 : Operation 163 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_2 = load i5 %OutGlobalAverPool1D_addr_2" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 163 'load' 'OutGlobalAverPool1D_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_45 : Operation 164 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_3 = load i5 %OutGlobalAverPool1D_addr_3" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 164 'load' 'OutGlobalAverPool1D_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_45 : Operation 165 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_4 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 4" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 165 'getelementptr' 'OutGlobalAverPool1D_addr_4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 166 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_4 = load i5 %OutGlobalAverPool1D_addr_4" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 166 'load' 'OutGlobalAverPool1D_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_45 : Operation 167 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_5 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 5" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 167 'getelementptr' 'OutGlobalAverPool1D_addr_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 168 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_5 = load i5 %OutGlobalAverPool1D_addr_5" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 168 'load' 'OutGlobalAverPool1D_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 46 <SV = 45> <Delay = 0.67>
ST_46 : Operation 169 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_4 = load i5 %OutGlobalAverPool1D_addr_4" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 169 'load' 'OutGlobalAverPool1D_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_46 : Operation 170 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_5 = load i5 %OutGlobalAverPool1D_addr_5" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 170 'load' 'OutGlobalAverPool1D_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_46 : Operation 171 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_6 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 6" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 171 'getelementptr' 'OutGlobalAverPool1D_addr_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 172 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_6 = load i5 %OutGlobalAverPool1D_addr_6" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 172 'load' 'OutGlobalAverPool1D_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_46 : Operation 173 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_7 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 7" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 173 'getelementptr' 'OutGlobalAverPool1D_addr_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 174 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_7 = load i5 %OutGlobalAverPool1D_addr_7" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 174 'load' 'OutGlobalAverPool1D_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 47 <SV = 46> <Delay = 0.67>
ST_47 : Operation 175 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_6 = load i5 %OutGlobalAverPool1D_addr_6" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 175 'load' 'OutGlobalAverPool1D_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_47 : Operation 176 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_7 = load i5 %OutGlobalAverPool1D_addr_7" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 176 'load' 'OutGlobalAverPool1D_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_47 : Operation 177 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_8 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 8" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 177 'getelementptr' 'OutGlobalAverPool1D_addr_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 178 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_8 = load i5 %OutGlobalAverPool1D_addr_8" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 178 'load' 'OutGlobalAverPool1D_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_47 : Operation 179 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_9 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 9" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 179 'getelementptr' 'OutGlobalAverPool1D_addr_9' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 180 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_9 = load i5 %OutGlobalAverPool1D_addr_9" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 180 'load' 'OutGlobalAverPool1D_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 48 <SV = 47> <Delay = 0.67>
ST_48 : Operation 181 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_8 = load i5 %OutGlobalAverPool1D_addr_8" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 181 'load' 'OutGlobalAverPool1D_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_48 : Operation 182 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_9 = load i5 %OutGlobalAverPool1D_addr_9" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 182 'load' 'OutGlobalAverPool1D_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_48 : Operation 183 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_10 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 10" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 183 'getelementptr' 'OutGlobalAverPool1D_addr_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 184 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_10 = load i5 %OutGlobalAverPool1D_addr_10" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 184 'load' 'OutGlobalAverPool1D_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_48 : Operation 185 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_11 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 11" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 185 'getelementptr' 'OutGlobalAverPool1D_addr_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 186 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_11 = load i5 %OutGlobalAverPool1D_addr_11" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 186 'load' 'OutGlobalAverPool1D_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 49 <SV = 48> <Delay = 0.67>
ST_49 : Operation 187 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_10 = load i5 %OutGlobalAverPool1D_addr_10" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 187 'load' 'OutGlobalAverPool1D_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_49 : Operation 188 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_11 = load i5 %OutGlobalAverPool1D_addr_11" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 188 'load' 'OutGlobalAverPool1D_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_49 : Operation 189 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_12 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 12" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 189 'getelementptr' 'OutGlobalAverPool1D_addr_12' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 190 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_12 = load i5 %OutGlobalAverPool1D_addr_12" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 190 'load' 'OutGlobalAverPool1D_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_49 : Operation 191 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_13 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 13" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 191 'getelementptr' 'OutGlobalAverPool1D_addr_13' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 192 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_13 = load i5 %OutGlobalAverPool1D_addr_13" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 192 'load' 'OutGlobalAverPool1D_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 50 <SV = 49> <Delay = 0.67>
ST_50 : Operation 193 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_12 = load i5 %OutGlobalAverPool1D_addr_12" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 193 'load' 'OutGlobalAverPool1D_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_50 : Operation 194 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_13 = load i5 %OutGlobalAverPool1D_addr_13" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 194 'load' 'OutGlobalAverPool1D_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_50 : Operation 195 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_14 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 14" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 195 'getelementptr' 'OutGlobalAverPool1D_addr_14' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 196 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_14 = load i5 %OutGlobalAverPool1D_addr_14" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 196 'load' 'OutGlobalAverPool1D_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_50 : Operation 197 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_15 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 15" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 197 'getelementptr' 'OutGlobalAverPool1D_addr_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 198 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_15 = load i5 %OutGlobalAverPool1D_addr_15" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 198 'load' 'OutGlobalAverPool1D_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 51 <SV = 50> <Delay = 0.67>
ST_51 : Operation 199 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_14 = load i5 %OutGlobalAverPool1D_addr_14" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 199 'load' 'OutGlobalAverPool1D_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_51 : Operation 200 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_15 = load i5 %OutGlobalAverPool1D_addr_15" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 200 'load' 'OutGlobalAverPool1D_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_51 : Operation 201 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_16 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 16" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 201 'getelementptr' 'OutGlobalAverPool1D_addr_16' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 202 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_16 = load i5 %OutGlobalAverPool1D_addr_16" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 202 'load' 'OutGlobalAverPool1D_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_51 : Operation 203 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_17 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 17" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 203 'getelementptr' 'OutGlobalAverPool1D_addr_17' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 204 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_17 = load i5 %OutGlobalAverPool1D_addr_17" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 204 'load' 'OutGlobalAverPool1D_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 52 <SV = 51> <Delay = 0.67>
ST_52 : Operation 205 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_16 = load i5 %OutGlobalAverPool1D_addr_16" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 205 'load' 'OutGlobalAverPool1D_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_52 : Operation 206 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_17 = load i5 %OutGlobalAverPool1D_addr_17" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 206 'load' 'OutGlobalAverPool1D_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_52 : Operation 207 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_18 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 18" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 207 'getelementptr' 'OutGlobalAverPool1D_addr_18' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 208 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_18 = load i5 %OutGlobalAverPool1D_addr_18" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 208 'load' 'OutGlobalAverPool1D_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_52 : Operation 209 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_19 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 19" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 209 'getelementptr' 'OutGlobalAverPool1D_addr_19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 210 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_19 = load i5 %OutGlobalAverPool1D_addr_19" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 210 'load' 'OutGlobalAverPool1D_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 53 <SV = 52> <Delay = 0.67>
ST_53 : Operation 211 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_18 = load i5 %OutGlobalAverPool1D_addr_18" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 211 'load' 'OutGlobalAverPool1D_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_53 : Operation 212 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_19 = load i5 %OutGlobalAverPool1D_addr_19" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 212 'load' 'OutGlobalAverPool1D_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_53 : Operation 213 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_20 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 20" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 213 'getelementptr' 'OutGlobalAverPool1D_addr_20' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 214 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_20 = load i5 %OutGlobalAverPool1D_addr_20" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 214 'load' 'OutGlobalAverPool1D_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_53 : Operation 215 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_21 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 21" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 215 'getelementptr' 'OutGlobalAverPool1D_addr_21' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 216 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_21 = load i5 %OutGlobalAverPool1D_addr_21" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 216 'load' 'OutGlobalAverPool1D_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 54 <SV = 53> <Delay = 0.67>
ST_54 : Operation 217 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_20 = load i5 %OutGlobalAverPool1D_addr_20" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 217 'load' 'OutGlobalAverPool1D_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_54 : Operation 218 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_21 = load i5 %OutGlobalAverPool1D_addr_21" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 218 'load' 'OutGlobalAverPool1D_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_54 : Operation 219 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_22 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 22" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 219 'getelementptr' 'OutGlobalAverPool1D_addr_22' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 220 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_22 = load i5 %OutGlobalAverPool1D_addr_22" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 220 'load' 'OutGlobalAverPool1D_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_54 : Operation 221 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_23 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 23" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 221 'getelementptr' 'OutGlobalAverPool1D_addr_23' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 222 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_23 = load i5 %OutGlobalAverPool1D_addr_23" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 222 'load' 'OutGlobalAverPool1D_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 55 <SV = 54> <Delay = 0.67>
ST_55 : Operation 223 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_22 = load i5 %OutGlobalAverPool1D_addr_22" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 223 'load' 'OutGlobalAverPool1D_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_55 : Operation 224 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_23 = load i5 %OutGlobalAverPool1D_addr_23" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 224 'load' 'OutGlobalAverPool1D_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_55 : Operation 225 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_24 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 24" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 225 'getelementptr' 'OutGlobalAverPool1D_addr_24' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 226 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_24 = load i5 %OutGlobalAverPool1D_addr_24" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 226 'load' 'OutGlobalAverPool1D_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_55 : Operation 227 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_25 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 25" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 227 'getelementptr' 'OutGlobalAverPool1D_addr_25' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 228 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_25 = load i5 %OutGlobalAverPool1D_addr_25" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 228 'load' 'OutGlobalAverPool1D_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 56 <SV = 55> <Delay = 0.67>
ST_56 : Operation 229 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_24 = load i5 %OutGlobalAverPool1D_addr_24" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 229 'load' 'OutGlobalAverPool1D_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_56 : Operation 230 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_25 = load i5 %OutGlobalAverPool1D_addr_25" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 230 'load' 'OutGlobalAverPool1D_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_56 : Operation 231 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_26 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 26" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 231 'getelementptr' 'OutGlobalAverPool1D_addr_26' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 232 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_26 = load i5 %OutGlobalAverPool1D_addr_26" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 232 'load' 'OutGlobalAverPool1D_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_56 : Operation 233 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_27 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 27" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 233 'getelementptr' 'OutGlobalAverPool1D_addr_27' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 234 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_27 = load i5 %OutGlobalAverPool1D_addr_27" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 234 'load' 'OutGlobalAverPool1D_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 57 <SV = 56> <Delay = 0.67>
ST_57 : Operation 235 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_26 = load i5 %OutGlobalAverPool1D_addr_26" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 235 'load' 'OutGlobalAverPool1D_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_57 : Operation 236 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_27 = load i5 %OutGlobalAverPool1D_addr_27" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 236 'load' 'OutGlobalAverPool1D_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_57 : Operation 237 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_28 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 28" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 237 'getelementptr' 'OutGlobalAverPool1D_addr_28' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 238 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_28 = load i5 %OutGlobalAverPool1D_addr_28" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 238 'load' 'OutGlobalAverPool1D_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_57 : Operation 239 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_29 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 29" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 239 'getelementptr' 'OutGlobalAverPool1D_addr_29' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 240 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_29 = load i5 %OutGlobalAverPool1D_addr_29" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 240 'load' 'OutGlobalAverPool1D_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 58 <SV = 57> <Delay = 0.67>
ST_58 : Operation 241 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_28 = load i5 %OutGlobalAverPool1D_addr_28" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 241 'load' 'OutGlobalAverPool1D_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_58 : Operation 242 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_29 = load i5 %OutGlobalAverPool1D_addr_29" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 242 'load' 'OutGlobalAverPool1D_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_58 : Operation 243 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_30 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 30" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 243 'getelementptr' 'OutGlobalAverPool1D_addr_30' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 244 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_30 = load i5 %OutGlobalAverPool1D_addr_30" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 244 'load' 'OutGlobalAverPool1D_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_58 : Operation 245 [1/1] (0.00ns)   --->   "%OutGlobalAverPool1D_addr_31 = getelementptr i12 %OutGlobalAverPool1D, i64 0, i64 31" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 245 'getelementptr' 'OutGlobalAverPool1D_addr_31' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 246 [2/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_31 = load i5 %OutGlobalAverPool1D_addr_31" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 246 'load' 'OutGlobalAverPool1D_load_31' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>

State 59 <SV = 58> <Delay = 0.67>
ST_59 : Operation 247 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_30 = load i5 %OutGlobalAverPool1D_addr_30" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 247 'load' 'OutGlobalAverPool1D_load_30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_59 : Operation 248 [1/2] (0.67ns)   --->   "%OutGlobalAverPool1D_load_31 = load i5 %OutGlobalAverPool1D_addr_31" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 248 'load' 'OutGlobalAverPool1D_load_31' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 32> <RAM>
ST_59 : Operation 249 [2/2] (0.00ns)   --->   "%call_ln9 = call void @CNN_Pipeline_loop_for_a_Dense_0, i16 %Weights, i12 %OutGlobalAverPool1D_load, i12 %OutGlobalAverPool1D_load_1, i12 %OutGlobalAverPool1D_load_2, i12 %OutGlobalAverPool1D_load_3, i12 %OutGlobalAverPool1D_load_4, i12 %OutGlobalAverPool1D_load_5, i12 %OutGlobalAverPool1D_load_6, i12 %OutGlobalAverPool1D_load_7, i12 %OutGlobalAverPool1D_load_8, i12 %OutGlobalAverPool1D_load_9, i12 %OutGlobalAverPool1D_load_10, i12 %OutGlobalAverPool1D_load_11, i12 %OutGlobalAverPool1D_load_12, i12 %OutGlobalAverPool1D_load_13, i12 %OutGlobalAverPool1D_load_14, i12 %OutGlobalAverPool1D_load_15, i12 %OutGlobalAverPool1D_load_16, i12 %OutGlobalAverPool1D_load_17, i12 %OutGlobalAverPool1D_load_18, i12 %OutGlobalAverPool1D_load_19, i12 %OutGlobalAverPool1D_load_20, i12 %OutGlobalAverPool1D_load_21, i12 %OutGlobalAverPool1D_load_22, i12 %OutGlobalAverPool1D_load_23, i12 %OutGlobalAverPool1D_load_24, i12 %OutGlobalAverPool1D_load_25, i12 %OutGlobalAverPool1D_load_26, i12 %OutGlobalAverPool1D_load_27, i12 %OutGlobalAverPool1D_load_28, i12 %OutGlobalAverPool1D_load_29, i12 %OutGlobalAverPool1D_load_30, i12 %OutGlobalAverPool1D_load_31, i16 %OutDense0" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 249 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 59> <Delay = 0.00>
ST_60 : Operation 250 [1/2] (0.00ns)   --->   "%call_ln9 = call void @CNN_Pipeline_loop_for_a_Dense_0, i16 %Weights, i12 %OutGlobalAverPool1D_load, i12 %OutGlobalAverPool1D_load_1, i12 %OutGlobalAverPool1D_load_2, i12 %OutGlobalAverPool1D_load_3, i12 %OutGlobalAverPool1D_load_4, i12 %OutGlobalAverPool1D_load_5, i12 %OutGlobalAverPool1D_load_6, i12 %OutGlobalAverPool1D_load_7, i12 %OutGlobalAverPool1D_load_8, i12 %OutGlobalAverPool1D_load_9, i12 %OutGlobalAverPool1D_load_10, i12 %OutGlobalAverPool1D_load_11, i12 %OutGlobalAverPool1D_load_12, i12 %OutGlobalAverPool1D_load_13, i12 %OutGlobalAverPool1D_load_14, i12 %OutGlobalAverPool1D_load_15, i12 %OutGlobalAverPool1D_load_16, i12 %OutGlobalAverPool1D_load_17, i12 %OutGlobalAverPool1D_load_18, i12 %OutGlobalAverPool1D_load_19, i12 %OutGlobalAverPool1D_load_20, i12 %OutGlobalAverPool1D_load_21, i12 %OutGlobalAverPool1D_load_22, i12 %OutGlobalAverPool1D_load_23, i12 %OutGlobalAverPool1D_load_24, i12 %OutGlobalAverPool1D_load_25, i12 %OutGlobalAverPool1D_load_26, i12 %OutGlobalAverPool1D_load_27, i12 %OutGlobalAverPool1D_load_28, i12 %OutGlobalAverPool1D_load_29, i12 %OutGlobalAverPool1D_load_30, i12 %OutGlobalAverPool1D_load_31, i16 %OutDense0" [Dense.cpp:9->CNN.cpp:52]   --->   Operation 250 'call' 'call_ln9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 60> <Delay = 0.67>
ST_61 : Operation 251 [1/1] (0.00ns)   --->   "%input_Dense_addr = getelementptr i16 %OutDense0, i64 0, i64 0" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 251 'getelementptr' 'input_Dense_addr' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 252 [2/2] (0.67ns)   --->   "%input_Dense_load = load i5 %input_Dense_addr" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 252 'load' 'input_Dense_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_61 : Operation 253 [1/1] (0.00ns)   --->   "%input_Dense_addr_1 = getelementptr i16 %OutDense0, i64 0, i64 1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 253 'getelementptr' 'input_Dense_addr_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 254 [2/2] (0.67ns)   --->   "%input_Dense_load_1 = load i5 %input_Dense_addr_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 254 'load' 'input_Dense_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 62 <SV = 61> <Delay = 0.67>
ST_62 : Operation 255 [1/2] (0.67ns)   --->   "%input_Dense_load = load i5 %input_Dense_addr" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 255 'load' 'input_Dense_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_62 : Operation 256 [1/2] (0.67ns)   --->   "%input_Dense_load_1 = load i5 %input_Dense_addr_1" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 256 'load' 'input_Dense_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_62 : Operation 257 [1/1] (0.00ns)   --->   "%input_Dense_addr_2 = getelementptr i16 %OutDense0, i64 0, i64 2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 257 'getelementptr' 'input_Dense_addr_2' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 258 [2/2] (0.67ns)   --->   "%input_Dense_load_2 = load i5 %input_Dense_addr_2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 258 'load' 'input_Dense_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_62 : Operation 259 [1/1] (0.00ns)   --->   "%input_Dense_addr_3 = getelementptr i16 %OutDense0, i64 0, i64 3" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 259 'getelementptr' 'input_Dense_addr_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 260 [2/2] (0.67ns)   --->   "%input_Dense_load_3 = load i5 %input_Dense_addr_3" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 260 'load' 'input_Dense_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 63 <SV = 62> <Delay = 0.67>
ST_63 : Operation 261 [1/2] (0.67ns)   --->   "%input_Dense_load_2 = load i5 %input_Dense_addr_2" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 261 'load' 'input_Dense_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_63 : Operation 262 [1/2] (0.67ns)   --->   "%input_Dense_load_3 = load i5 %input_Dense_addr_3" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 262 'load' 'input_Dense_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_63 : Operation 263 [1/1] (0.00ns)   --->   "%input_Dense_addr_4 = getelementptr i16 %OutDense0, i64 0, i64 4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 263 'getelementptr' 'input_Dense_addr_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 264 [2/2] (0.67ns)   --->   "%input_Dense_load_4 = load i5 %input_Dense_addr_4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 264 'load' 'input_Dense_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_63 : Operation 265 [1/1] (0.00ns)   --->   "%input_Dense_addr_5 = getelementptr i16 %OutDense0, i64 0, i64 5" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 265 'getelementptr' 'input_Dense_addr_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 266 [2/2] (0.67ns)   --->   "%input_Dense_load_5 = load i5 %input_Dense_addr_5" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 266 'load' 'input_Dense_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 64 <SV = 63> <Delay = 0.67>
ST_64 : Operation 267 [1/2] (0.67ns)   --->   "%input_Dense_load_4 = load i5 %input_Dense_addr_4" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 267 'load' 'input_Dense_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_64 : Operation 268 [1/2] (0.67ns)   --->   "%input_Dense_load_5 = load i5 %input_Dense_addr_5" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 268 'load' 'input_Dense_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_64 : Operation 269 [1/1] (0.00ns)   --->   "%input_Dense_addr_6 = getelementptr i16 %OutDense0, i64 0, i64 6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 269 'getelementptr' 'input_Dense_addr_6' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 270 [2/2] (0.67ns)   --->   "%input_Dense_load_6 = load i5 %input_Dense_addr_6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 270 'load' 'input_Dense_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_64 : Operation 271 [1/1] (0.00ns)   --->   "%input_Dense_addr_7 = getelementptr i16 %OutDense0, i64 0, i64 7" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 271 'getelementptr' 'input_Dense_addr_7' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 272 [2/2] (0.67ns)   --->   "%input_Dense_load_7 = load i5 %input_Dense_addr_7" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 272 'load' 'input_Dense_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 65 <SV = 64> <Delay = 0.67>
ST_65 : Operation 273 [1/2] (0.67ns)   --->   "%input_Dense_load_6 = load i5 %input_Dense_addr_6" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 273 'load' 'input_Dense_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_65 : Operation 274 [1/2] (0.67ns)   --->   "%input_Dense_load_7 = load i5 %input_Dense_addr_7" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 274 'load' 'input_Dense_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_65 : Operation 275 [1/1] (0.00ns)   --->   "%input_Dense_addr_8 = getelementptr i16 %OutDense0, i64 0, i64 8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 275 'getelementptr' 'input_Dense_addr_8' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 276 [2/2] (0.67ns)   --->   "%input_Dense_load_8 = load i5 %input_Dense_addr_8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 276 'load' 'input_Dense_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_65 : Operation 277 [1/1] (0.00ns)   --->   "%input_Dense_addr_9 = getelementptr i16 %OutDense0, i64 0, i64 9" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 277 'getelementptr' 'input_Dense_addr_9' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 278 [2/2] (0.67ns)   --->   "%input_Dense_load_9 = load i5 %input_Dense_addr_9" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 278 'load' 'input_Dense_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 66 <SV = 65> <Delay = 0.67>
ST_66 : Operation 279 [1/2] (0.67ns)   --->   "%input_Dense_load_8 = load i5 %input_Dense_addr_8" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 279 'load' 'input_Dense_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_66 : Operation 280 [1/2] (0.67ns)   --->   "%input_Dense_load_9 = load i5 %input_Dense_addr_9" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 280 'load' 'input_Dense_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_66 : Operation 281 [1/1] (0.00ns)   --->   "%input_Dense_addr_10 = getelementptr i16 %OutDense0, i64 0, i64 10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 281 'getelementptr' 'input_Dense_addr_10' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 282 [2/2] (0.67ns)   --->   "%input_Dense_load_10 = load i5 %input_Dense_addr_10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 282 'load' 'input_Dense_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_66 : Operation 283 [1/1] (0.00ns)   --->   "%input_Dense_addr_11 = getelementptr i16 %OutDense0, i64 0, i64 11" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 283 'getelementptr' 'input_Dense_addr_11' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 284 [2/2] (0.67ns)   --->   "%input_Dense_load_11 = load i5 %input_Dense_addr_11" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 284 'load' 'input_Dense_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 67 <SV = 66> <Delay = 0.67>
ST_67 : Operation 285 [1/2] (0.67ns)   --->   "%input_Dense_load_10 = load i5 %input_Dense_addr_10" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 285 'load' 'input_Dense_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_67 : Operation 286 [1/2] (0.67ns)   --->   "%input_Dense_load_11 = load i5 %input_Dense_addr_11" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 286 'load' 'input_Dense_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_67 : Operation 287 [1/1] (0.00ns)   --->   "%input_Dense_addr_12 = getelementptr i16 %OutDense0, i64 0, i64 12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 287 'getelementptr' 'input_Dense_addr_12' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 288 [2/2] (0.67ns)   --->   "%input_Dense_load_12 = load i5 %input_Dense_addr_12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 288 'load' 'input_Dense_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_67 : Operation 289 [1/1] (0.00ns)   --->   "%input_Dense_addr_13 = getelementptr i16 %OutDense0, i64 0, i64 13" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 289 'getelementptr' 'input_Dense_addr_13' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 290 [2/2] (0.67ns)   --->   "%input_Dense_load_13 = load i5 %input_Dense_addr_13" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 290 'load' 'input_Dense_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 68 <SV = 67> <Delay = 0.67>
ST_68 : Operation 291 [1/2] (0.67ns)   --->   "%input_Dense_load_12 = load i5 %input_Dense_addr_12" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 291 'load' 'input_Dense_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_68 : Operation 292 [1/2] (0.67ns)   --->   "%input_Dense_load_13 = load i5 %input_Dense_addr_13" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 292 'load' 'input_Dense_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_68 : Operation 293 [1/1] (0.00ns)   --->   "%input_Dense_addr_14 = getelementptr i16 %OutDense0, i64 0, i64 14" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 293 'getelementptr' 'input_Dense_addr_14' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 294 [2/2] (0.67ns)   --->   "%input_Dense_load_14 = load i5 %input_Dense_addr_14" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 294 'load' 'input_Dense_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_68 : Operation 295 [1/1] (0.00ns)   --->   "%input_Dense_addr_15 = getelementptr i16 %OutDense0, i64 0, i64 15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 295 'getelementptr' 'input_Dense_addr_15' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 296 [2/2] (0.67ns)   --->   "%input_Dense_load_15 = load i5 %input_Dense_addr_15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 296 'load' 'input_Dense_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 69 <SV = 68> <Delay = 0.67>
ST_69 : Operation 297 [1/2] (0.67ns)   --->   "%input_Dense_load_14 = load i5 %input_Dense_addr_14" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 297 'load' 'input_Dense_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_69 : Operation 298 [1/2] (0.67ns)   --->   "%input_Dense_load_15 = load i5 %input_Dense_addr_15" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 298 'load' 'input_Dense_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_69 : Operation 299 [1/1] (0.00ns)   --->   "%input_Dense_addr_16 = getelementptr i16 %OutDense0, i64 0, i64 16" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 299 'getelementptr' 'input_Dense_addr_16' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 300 [2/2] (0.67ns)   --->   "%input_Dense_load_16 = load i5 %input_Dense_addr_16" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 300 'load' 'input_Dense_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_69 : Operation 301 [1/1] (0.00ns)   --->   "%input_Dense_addr_17 = getelementptr i16 %OutDense0, i64 0, i64 17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 301 'getelementptr' 'input_Dense_addr_17' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 302 [2/2] (0.67ns)   --->   "%input_Dense_load_17 = load i5 %input_Dense_addr_17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 302 'load' 'input_Dense_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 70 <SV = 69> <Delay = 0.67>
ST_70 : Operation 303 [1/2] (0.67ns)   --->   "%input_Dense_load_16 = load i5 %input_Dense_addr_16" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 303 'load' 'input_Dense_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_70 : Operation 304 [1/2] (0.67ns)   --->   "%input_Dense_load_17 = load i5 %input_Dense_addr_17" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 304 'load' 'input_Dense_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_70 : Operation 305 [1/1] (0.00ns)   --->   "%input_Dense_addr_18 = getelementptr i16 %OutDense0, i64 0, i64 18" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 305 'getelementptr' 'input_Dense_addr_18' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 306 [2/2] (0.67ns)   --->   "%input_Dense_load_18 = load i5 %input_Dense_addr_18" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 306 'load' 'input_Dense_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_70 : Operation 307 [1/1] (0.00ns)   --->   "%input_Dense_addr_19 = getelementptr i16 %OutDense0, i64 0, i64 19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 307 'getelementptr' 'input_Dense_addr_19' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 308 [2/2] (0.67ns)   --->   "%input_Dense_load_19 = load i5 %input_Dense_addr_19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 308 'load' 'input_Dense_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 71 <SV = 70> <Delay = 0.67>
ST_71 : Operation 309 [1/2] (0.67ns)   --->   "%input_Dense_load_18 = load i5 %input_Dense_addr_18" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 309 'load' 'input_Dense_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_71 : Operation 310 [1/2] (0.67ns)   --->   "%input_Dense_load_19 = load i5 %input_Dense_addr_19" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 310 'load' 'input_Dense_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_71 : Operation 311 [2/2] (0.00ns)   --->   "%call_ln21 = call void @CNN_Pipeline_loop_for_a_Dense_1, i16 %Weights, i16 %input_Dense_load, i16 %input_Dense_load_1, i16 %input_Dense_load_2, i16 %input_Dense_load_3, i16 %input_Dense_load_4, i16 %input_Dense_load_5, i16 %input_Dense_load_6, i16 %input_Dense_load_7, i16 %input_Dense_load_8, i16 %input_Dense_load_9, i16 %input_Dense_load_10, i16 %input_Dense_load_11, i16 %input_Dense_load_12, i16 %input_Dense_load_13, i16 %input_Dense_load_14, i16 %input_Dense_load_15, i16 %input_Dense_load_16, i16 %input_Dense_load_17, i16 %input_Dense_load_18, i16 %input_Dense_load_19, i16 %out_Dense" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 311 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 71> <Delay = 0.00>
ST_72 : Operation 312 [1/2] (0.00ns)   --->   "%call_ln21 = call void @CNN_Pipeline_loop_for_a_Dense_1, i16 %Weights, i16 %input_Dense_load, i16 %input_Dense_load_1, i16 %input_Dense_load_2, i16 %input_Dense_load_3, i16 %input_Dense_load_4, i16 %input_Dense_load_5, i16 %input_Dense_load_6, i16 %input_Dense_load_7, i16 %input_Dense_load_8, i16 %input_Dense_load_9, i16 %input_Dense_load_10, i16 %input_Dense_load_11, i16 %input_Dense_load_12, i16 %input_Dense_load_13, i16 %input_Dense_load_14, i16 %input_Dense_load_15, i16 %input_Dense_load_16, i16 %input_Dense_load_17, i16 %input_Dense_load_18, i16 %input_Dense_load_19, i16 %out_Dense" [Dense.cpp:21->CNN.cpp:53]   --->   Operation 312 'call' 'call_ln21' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 72> <Delay = 0.67>
ST_73 : Operation 313 [1/1] (0.00ns)   --->   "%out_Dense_addr = getelementptr i16 %out_Dense, i64 0, i64 0" [Dense.cpp:25->CNN.cpp:53]   --->   Operation 313 'getelementptr' 'out_Dense_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 314 [2/2] (0.67ns)   --->   "%maxindex = load i3 %out_Dense_addr" [Dense.cpp:25->CNN.cpp:53]   --->   Operation 314 'load' 'maxindex' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 74 <SV = 73> <Delay = 0.67>
ST_74 : Operation 315 [1/2] (0.67ns)   --->   "%maxindex = load i3 %out_Dense_addr" [Dense.cpp:25->CNN.cpp:53]   --->   Operation 315 'load' 'maxindex' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>

State 75 <SV = 74> <Delay = 0.42>
ST_75 : Operation 316 [2/2] (0.42ns)   --->   "%call_ln25 = call void @CNN_Pipeline_loop_detect, i16 %maxindex, i16 %out_Dense, i16 %conv_i_i_i137_i_loc" [Dense.cpp:25->CNN.cpp:53]   --->   Operation 316 'call' 'call_ln25' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 75> <Delay = 1.09>
ST_76 : Operation 317 [1/2] (1.09ns)   --->   "%call_ln25 = call void @CNN_Pipeline_loop_detect, i16 %maxindex, i16 %out_Dense, i16 %conv_i_i_i137_i_loc" [Dense.cpp:25->CNN.cpp:53]   --->   Operation 317 'call' 'call_ln25' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 318 [1/1] (0.00ns)   --->   "%spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [CNN.cpp:8]   --->   Operation 318 'spectopmodule' 'spectopmodule_ln8' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 319 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %InModel, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 319 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 320 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %InModel"   --->   Operation 320 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 321 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %OutModel"   --->   Operation 321 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 322 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OutModel, void @empty, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 322 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 323 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 323 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 324 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %Weights"   --->   Operation 324 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 325 [1/1] (0.00ns)   --->   "%conv_i_i_i137_i_loc_load = load i16 %conv_i_i_i137_i_loc"   --->   Operation 325 'load' 'conv_i_i_i137_i_loc_load' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %OutModel, i16 %conv_i_i_i137_i_loc_load" [Dense.cpp:31->CNN.cpp:53]   --->   Operation 326 'write' 'write_ln31' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 327 [1/1] (0.00ns)   --->   "%ret_ln54 = ret" [CNN.cpp:54]   --->   Operation 327 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 0.000ns
The critical path consists of the following:

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 0.000ns
The critical path consists of the following:

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 0.000ns
The critical path consists of the following:

 <State 30>: 0.000ns
The critical path consists of the following:

 <State 31>: 0.000ns
The critical path consists of the following:

 <State 32>: 0.000ns
The critical path consists of the following:

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 0.000ns
The critical path consists of the following:

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 0.000ns
The critical path consists of the following:

 <State 41>: 0.000ns
The critical path consists of the following:

 <State 42>: 0.000ns
The critical path consists of the following:

 <State 43>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('OutGlobalAverPool1D_addr', Dense.cpp:9->CNN.cpp:52) [65]  (0.000 ns)
	'load' operation 12 bit ('OutGlobalAverPool1D_load', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [66]  (0.677 ns)

 <State 44>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [66]  (0.677 ns)

 <State 45>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_2', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [70]  (0.677 ns)

 <State 46>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_4', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [74]  (0.677 ns)

 <State 47>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_6', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [78]  (0.677 ns)

 <State 48>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_8', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [82]  (0.677 ns)

 <State 49>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_10', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [86]  (0.677 ns)

 <State 50>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_12', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [90]  (0.677 ns)

 <State 51>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_14', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [94]  (0.677 ns)

 <State 52>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_16', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [98]  (0.677 ns)

 <State 53>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_18', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [102]  (0.677 ns)

 <State 54>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_20', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [106]  (0.677 ns)

 <State 55>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_22', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [110]  (0.677 ns)

 <State 56>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_24', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [114]  (0.677 ns)

 <State 57>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_26', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [118]  (0.677 ns)

 <State 58>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_28', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [122]  (0.677 ns)

 <State 59>: 0.677ns
The critical path consists of the following:
	'load' operation 12 bit ('OutGlobalAverPool1D_load_30', Dense.cpp:9->CNN.cpp:52) on array 'input_Dense', CNN.cpp:29 [126]  (0.677 ns)

 <State 60>: 0.000ns
The critical path consists of the following:

 <State 61>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('input_Dense_addr', Dense.cpp:21->CNN.cpp:53) [130]  (0.000 ns)
	'load' operation 16 bit ('input_Dense_load', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [131]  (0.677 ns)

 <State 62>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [131]  (0.677 ns)

 <State 63>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load_2', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [135]  (0.677 ns)

 <State 64>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load_4', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [139]  (0.677 ns)

 <State 65>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load_6', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [143]  (0.677 ns)

 <State 66>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load_8', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [147]  (0.677 ns)

 <State 67>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load_10', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [151]  (0.677 ns)

 <State 68>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load_12', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [155]  (0.677 ns)

 <State 69>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load_14', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [159]  (0.677 ns)

 <State 70>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load_16', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [163]  (0.677 ns)

 <State 71>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('input_Dense_load_18', Dense.cpp:21->CNN.cpp:53) on array 'output_Dense', CNN.cpp:30 [167]  (0.677 ns)

 <State 72>: 0.000ns
The critical path consists of the following:

 <State 73>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation 3 bit ('out_Dense_addr', Dense.cpp:25->CNN.cpp:53) [171]  (0.000 ns)
	'load' operation 16 bit ('maxindex', Dense.cpp:25->CNN.cpp:53) on array 'out_Dense', Dense.cpp:15->CNN.cpp:53 [172]  (0.677 ns)

 <State 74>: 0.677ns
The critical path consists of the following:
	'load' operation 16 bit ('maxindex', Dense.cpp:25->CNN.cpp:53) on array 'out_Dense', Dense.cpp:15->CNN.cpp:53 [172]  (0.677 ns)

 <State 75>: 0.427ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln25', Dense.cpp:25->CNN.cpp:53) to 'CNN_Pipeline_loop_detect' [173]  (0.427 ns)

 <State 76>: 1.100ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln25', Dense.cpp:25->CNN.cpp:53) to 'CNN_Pipeline_loop_detect' [173]  (1.100 ns)

 <State 77>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
