$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module hw1p1_tb $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 1 % x $end
  $var wire 1 & y $end
  $var wire 1 ' s $end
  $var wire 32 * CLOCK_PERIOD [31:0] $end
  $scope module dut $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 1 % x $end
   $var wire 1 & y $end
   $var wire 1 ' s $end
   $var wire 1 ( Q $end
   $var wire 1 ) C $end
   $scope module fa1 $end
    $var wire 1 % a $end
    $var wire 1 & b $end
    $var wire 1 ( cin $end
    $var wire 1 ' sum $end
    $var wire 1 ) cout $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
0&
0'
0(
0)
b00000000000000000000000001100100 *
#50
1#
0$
#100
0#
#150
1#
1&
1'
#200
0#
#250
1#
1%
0&
#300
0#
#350
1#
#400
0#
#450
1#
#500
0#
#550
1#
#600
0#
#650
1#
1&
1(
1)
#700
0#
#750
1#
#800
0#
#850
1#
#900
0#
#950
1#
