// Seed: 3470940353
module module_0 (
    output tri1  id_0,
    input  uwire id_1
);
  if (1) begin : LABEL_0
    wire id_3;
  end else begin : LABEL_1
    id_4 :
    assert property (@(posedge 1 or posedge -1'b0) 1)
    else;
  end
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output tri0 id_2,
    output tri1 id_3,
    output supply0 id_4,
    input uwire id_5,
    output supply0 id_6
    , id_29,
    input tri1 id_7,
    input tri0 id_8,
    output uwire id_9,
    output supply1 id_10,
    input tri id_11,
    input wand id_12,
    output wor id_13,
    input tri1 id_14,
    input wire id_15,
    input wire id_16,
    input tri0 id_17,
    output supply0 id_18,
    input wor id_19,
    output wor id_20,
    output supply0 id_21,
    output wor id_22,
    input tri0 id_23,
    input uwire id_24,
    input wor id_25,
    input uwire id_26,
    output supply0 id_27
);
  assign id_29 = 1;
  module_0 modCall_1 (
      id_18,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
