// Seed: 36307768
module module_0 (
    input uwire id_0
);
  reg id_2;
  final id_2 <= 1'b0;
  assign id_2 = 1;
  wand id_3 = id_0;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1
    , id_30,
    input tri id_2,
    output wire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input wire id_6,
    inout wand id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wor id_12,
    input wire id_13,
    input wand id_14,
    output tri0 id_15,
    input wand id_16,
    input tri0 id_17
    , id_31,
    output tri id_18,
    input tri id_19,
    input wire id_20,
    output uwire id_21,
    output wor id_22,
    input wor id_23,
    input tri id_24
    , id_32,
    input uwire id_25,
    input tri0 id_26,
    input wor id_27,
    input tri1 id_28
);
  wire id_33;
  module_0 modCall_1 (id_4);
endmodule
