// Seed: 207004297
`define pp_15 0
`default_nettype wire
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    input logic id_3,
    output logic id_4
    , id_14,
    input id_5,
    output id_6,
    output id_7,
    output logic id_8,
    output logic id_9,
    output id_10,
    input logic id_11,
    input id_12,
    output id_13
);
  logic id_15;
  logic id_16;
  assign id_8 = id_5;
  assign id_2 = id_15;
  assign id_4 = (id_11) || 1'd0 || 1 || 1 || 1 != 1'd0;
  type_0 id_17 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_1),
      .id_3(id_2),
      .id_4(~id_9),
      .id_5(1)
  );
  type_30(
      1, id_9
  ); defparam id_18.id_19 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input id_14;
  output id_13;
  input id_12;
  inout id_11;
  input id_10;
  inout id_9;
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  assign id_13 = 1;
  logic id_15;
  type_17(
      1, id_8
  );
  assign id_9[1] = 1;
  assign id_4 = id_12;
  assign id_5 = id_0 ? ~id_11 : id_8;
  assign id_3 = 1 ? 1 : 1 ? 'h0 : 1'b0;
  assign id_13 = 1 - id_0;
endmodule
