library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity register16 is
port(
data : IN STD_LOGIC_VECTOR(15 DOWNTO 0); -- input.
output : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
load : IN STD_LOGIC; -- write enable
clk : IN STD_LOGIC; -- clock.
reset : IN  STD_LOGIC
);
end ;

architecture RTL of register16 is
  begin
   process(clk, load)
   begin
      if load = '1' and clk'event and clk='0' then
         output <= data;        
      end if;
      if reset = '1' and clk'event and clk='0' then
         output <= "00000000";        
      end if;
   end process;
end RTL;

