Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, and Niraj K. Jha. 2009a. GARNET: A detailed on-chip network model inside a full-system simulator. In Proceedings of International Symposium on Performance Analysis of Systems and Software. DOI:http://dx.doi.org/10.1109/ISPASS.2009.4919636
Niket Agarwal , Li-Shiuan Peh , Niraj K. Jha, In-network coherence filtering: snoopy coherence without broadcasts, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669143]
James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
Nick Barrow-Williams , Christian Fensch , Simon Moore, Proximity coherence for chip multiprocessors, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854293]
Daniel U. Becker. 2012. Efficient Microarchitecture for Network-on-Chip Routers. Ph.D. Dissertation. Stanford University.
Geoffrey Blake , Ronald G. Dreslinski , Trevor Mudge, Proactive transaction scheduling for contention management, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669133]
Geoffrey Blake , Ronald G. Dreslinski , Trevor Mudge, Bloom Filter Guided Transaction Scheduling, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.75-86, February 12-16, 2011
Colin Blundell , Joe Devietti , E. Christopher Lewis , Milo M. K. Martin, Making the fast case common and the uncommon case simple in unbounded transactional memory, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250667]
Hassan Chafi , Jared Casper , Brian D. Carlstrom , Austen McDonald , Chi Cao Minh , Woongki Baek , Christos Kozyrakis , Kunle Olukotun, A Scalable, Non-blocking Approach to Transactional Memory, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.97-108, February 10-14, 2007[doi>10.1109/HPCA.2007.346189]
Natalie Enright Jerger and Li-Shiuan Peh. 2009. On-Chip Networks (1st ed.). Morgan Claypool.
Natalie D. Enright Jerger , Li-Shiuan Peh , Mikko H. Lipasti, Virtual tree coherence: Leveraging regions and in-network multicast trees for scalable cache coherence, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.35-46, November 08-12, 2008[doi>10.1109/MICRO.2008.4771777]
Ruud Haring , Martin Ohmacht , Thomas Fox , Michael Gschwind , David Satterfield , Krishnan Sugavanam , Paul Coteus , Philip Heidelberger , Matthias Blumrich , Robert Wisniewski , alan gara , George Chiu , Peter Boyle , Norman Chist , Changhoan Kim, The IBM Blue Gene/Q Compute Chip, IEEE Micro, v.32 n.2, p.48-60, March 2012[doi>10.1109/MM.2011.108]
Maurice Herlihy , J. Eliot B. Moss, Transactional memory: architectural support for lock-free data structures, Proceedings of the 20th annual international symposium on computer architecture, p.289-300, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165164]
Intel. 2012. Intel Itanium Processor 9500 Series Reference Manual. Retrieved from http://www.intel.com/content/www/us/en/processors/itanium/itanium-9500-reference-manual.html.
Marc Lupon , Grigorios Magklis , Antonio Gonzalez, FASTM: A Log-based Hardware Transactional Memory with Fast Abort Recovery, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.293-302, September 12-16, 2009[doi>10.1109/PACT.2009.19]
Marc Lupon , Grigorios Magklis , Antonio Gonzalez, A Dynamically Adaptable Hardware Transactional Memory, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.27-38, December 04-08, 2010[doi>10.1109/MICRO.2010.23]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Pacia J. Harper , Daniel J. Sorin , Mark D. Hill , David A. Wood, Using destination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859642]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Michael R. Marty , Mark D. Hill, Virtual hierarchies to support server consolidation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250670]
Chi Cao Minh, JaeWoong Chung, C. Kozyrakis, and K. Olukotun. 2008. STAMP: Stanford transactional applications for multi-processing. In Proceedings of International Symposium on Workload Characterization.
Andreas Moshovos , Gokhan Memik , Alok Choudhary , Babak Falsafi, JETTY: Filtering Snoops for Reduced Energy Consumption in SMP Servers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.85, January 20-24, 2001
Naveen Muralimanohar , Rajeev Balasubramonian , Norm Jouppi, Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.3-14, December 01-05, 2007[doi>10.1109/MICRO.2007.30]
Anurag Negi , Ruben Titos-Gil , Manuel E. Acacio , Jose M. Garcia , Per Stenstrom, p-TM: Pessimistic invalidation for scalable lazy hardware transactional memory, Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture, p.1-12, February 25-29, 2012[doi>10.1109/HPCA.2012.6168951]
Ravi Rajwar , James R. Goodman, Transactional lock-free execution of lock-based programs, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605399]
Ravi Rajwar , Maurice Herlihy , Konrad Lai, Virtualizing Transactional Memory, Proceedings of the 32nd annual international symposium on Computer Architecture, p.494-505, June 04-08, 2005[doi>10.1109/ISCA.2005.54]
Christopher J. Rossbach , Owen S. Hofmann , Donald E. Porter , Hany E. Ramadan , Bhandari Aditya , Emmett Witchel, TxLinux: using and managing hardware transactional memory in an operating system, Proceedings of twenty-first ACM SIGOPS symposium on Operating systems principles, October 14-17, 2007, Stevenson, Washington, USA[doi>10.1145/1294261.1294271]
Valentina Salapura, Matthias Blumrich, and Alan Gara. 2008. Design and implementation of the blue gene/P snoop filter. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 5--14. DOI:http://dx.doi.org/10.1109/HPCA.2008.4658623
Daniel Sanchez , Luke Yen , Mark D. Hill , Karthikeyan Sankaralingam, Implementing Signatures for Transactional Memory, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.123-133, December 01-05, 2007[doi>10.1109/MICRO.2007.24]
William N. Scherer, III , Michael L. Scott, Advanced contention management for dynamic software transactional memory, Proceedings of the twenty-fourth annual ACM symposium on Principles of distributed computing, July 17-20, 2005, Las Vegas, NV, USA[doi>10.1145/1073814.1073861]
Arrvindh Shriraman , Sandhya Dwarkadas, Refereeing conflicts in hardware transactional memory, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA[doi>10.1145/1542275.1542299]
Arrvindh Shriraman , Sandhya Dwarkadas , Michael L. Scott, Flexible Decoupled Transactional Memory Support, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.139-150, June 21-25, 2008[doi>10.1109/ISCA.2008.17]
Michael F. Spear , Virendra J. Marathe , Luke Dalessandro , Michael L. Scott, Privatization techniques for software transactional memory, Proceedings of the twenty-sixth annual ACM symposium on Principles of distributed computing, August 12-15, 2007, Portland, Oregon, USA[doi>10.1145/1281100.1281161]
Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]
Saša Tomić , Cristian Perfumo , Chinmay Kulkarni , Adrià Armejach , Adrián Cristal , Osman Unsal , Tim Harris , Mateo Valero, EazyHTM: eager-lazy hardware transactional memory, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669132]
Marc Tremblay and Shailender Chaudhry. 2008. A third-generation 65nm 16-core 32-thread plus 32-scout-thread CMT SPARC processor. In Proceedings of the IEEE International Solid-State Circuits Conference. Digest of Technical Papers. DOI:http://dx.doi.org/10.1109/ISSCC.2008.4523067
Amy Wang , Matthew Gaudet , Peng Wu , José Nelson Amaral , Martin Ohmacht , Christopher Barton , Raul Silvera , Maged Michael, Evaluation of Blue Gene/Q hardware support for transactional memories, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370836]
Luke Yen , Jayaram Bobba , Michael R. Marty , Kevin E. Moore , Haris Volos , Mark D. Hill , Michael M. Swift , David A. Wood, LogTM-SE: Decoupling Hardware Transactional Memory from Caches, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.261-272, February 10-14, 2007[doi>10.1109/HPCA.2007.346204]
Richard M. Yoo , Christopher J. Hughes , Konrad Lai , Ravi Rajwar, Performance evaluation of Intel® transactional synchronization extensions for high-performance computing, Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, November 17-21, 2013, Denver, Colorado[doi>10.1145/2503210.2503232]
Richard M. Yoo , Hsien-Hsin S. Lee, Adaptive transaction scheduling for transactional memory systems, Proceedings of the twentieth annual symposium on Parallelism in algorithms and architectures, June 14-16, 2008, Munich, Germany[doi>10.1145/1378533.1378564]
Lihang Zhao , Lizhong Chen , Jeffrey Draper, Mitigating the Mismatch between the Coherence Protocol and Conflict Detection in Hardware Transactional Memory, Proceedings of the 2014 IEEE 28th International Parallel and Distributed Processing Symposium, p.605-614, May 19-23, 2014[doi>10.1109/IPDPS.2014.69]
Lihang Zhao , Woojin Choi , Lizhong Chen , Jeffrey Draper, In-network traffic regulation for Transactional Memory, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.520-531, February 23-27, 2013[doi>10.1109/HPCA.2013.6522346]
Lihang Zhao , Woojin Choi , Jeff Draper, SEL-TM: Selective Eager-Lazy Management for Improved Concurrency in Transactional Memory, Proceedings of the 2012 IEEE 26th International Parallel and Distributed Processing Symposium, p.95-106, May 21-25, 2012[doi>10.1109/IPDPS.2012.19]
Lihang Zhao , Woojin Choi , Jeffrey Draper, TMNOC: a case of HTM and NoC co-design for increased energy efficiency and concurrency, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA[doi>10.1145/2370816.2370885]
Lihang Zhao , Jeffrey Draper, Consolidated conflict detection for hardware transactional memory, Proceedings of the 23rd international conference on Parallel architectures and compilation, August 24-27, 2014, Edmonton, AB, Canada[doi>10.1145/2628071.2628076]
