// Seed: 1252711674
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wor id_12 = 1;
  assign id_10 = id_3 ? id_7 : 1'b0;
  wire id_13 = id_1;
  wire id_14, id_15, id_16;
  assign id_8 = 1;
  assign id_9 = id_11;
  assign id_9 = id_2;
  if (id_12) wire id_17;
  else wire id_18, id_19, id_20;
  wire id_21, id_22;
  wire id_23;
  wire id_24;
  wire id_25, id_26;
  tri0 id_27 = 1 | !1;
  assign id_12 = id_2;
  wor id_28 = 1'h0;
  wire id_29, id_30;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(.id_7(id_8)),
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44
);
  inout wire id_42;
  output wire id_41;
  inout wire id_40;
  output wire id_39;
  output wire id_38;
  input wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  inout wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0(
      id_36, id_43, id_43, id_22, id_35, id_11, id_1, id_19, id_26, id_38, id_31
  );
  wire id_45, id_46;
endmodule
