$date
	Tue Oct 28 01:16:18 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Q1_tb $end
$var wire 1 ! Qa $end
$var wire 1 " Qb $end
$var wire 2 # state [1:0] $end
$var reg 1 $ E $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$var reg 1 ' x $end
$scope module circ $end
$var wire 1 ( E $end
$var wire 1 ) Ja $end
$var wire 1 * Jb $end
$var wire 1 + Ka $end
$var wire 1 , Kb $end
$var wire 1 ! Qa $end
$var wire 1 " Qb $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var wire 1 / t1 $end
$var wire 1 0 t2 $end
$var wire 1 1 x $end
$scope module ffa $end
$var wire 1 ) J $end
$var wire 1 + K $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var reg 1 2 Q $end
$upscope $end
$scope module ffb $end
$var wire 1 * J $end
$var wire 1 , K $end
$var wire 1 - clk $end
$var wire 1 . rst $end
$var reg 1 3 Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
03
02
01
00
0/
1.
0-
0,
0+
0*
0)
0(
0'
1&
0%
0$
b0 #
0"
0!
$end
#5000
1%
1-
#10000
0%
0-
#15000
1%
1-
#20000
0%
0-
1'
11
0&
0.
#25000
1%
1-
#30000
0%
0-
#35000
1)
1+
1/
13
b1 #
1"
1$
1*
1,
1(
1%
1-
#40000
0%
0-
#45000
0)
0+
0/
03
0"
12
b10 #
1!
1%
1-
#50000
0%
0-
#55000
1)
1+
1/
13
b11 #
1"
1%
1-
#60000
0%
0-
#65000
0)
0+
0/
03
0"
02
b0 #
0!
1%
1-
#70000
0%
0-
#75000
13
b1 #
1"
0)
0+
00
0'
01
1%
1-
#80000
0%
0-
#85000
1)
1+
10
03
b0 #
0"
1%
1-
#90000
0%
0-
#95000
0)
0+
00
12
1!
13
b11 #
1"
1%
1-
#100000
0%
0-
#105000
1)
1+
10
03
b10 #
0"
1%
1-
#110000
0%
0-
#115000
0)
0+
00
02
0!
13
b1 #
1"
1%
1-
