<p><style>[data-colorid=xjv7ipo7bj]{color:#666666} html[data-color-mode=dark] [data-colorid=xjv7ipo7bj]{color:#999999}[data-colorid=m9b453eyn7]{color:#666666} html[data-color-mode=dark] [data-colorid=m9b453eyn7]{color:#999999}[data-colorid=jaqr9gnfox]{color:#3e3e3e} html[data-color-mode=dark] [data-colorid=jaqr9gnfox]{color:#c1c1c1}[data-colorid=dfhda1yo0b]{color:#3e3e3e} html[data-color-mode=dark] [data-colorid=dfhda1yo0b]{color:#c1c1c1}[data-colorid=gdltzo5ya3]{color:#666666} html[data-color-mode=dark] [data-colorid=gdltzo5ya3]{color:#999999}[data-colorid=vjaolzqm3v]{color:#666666} html[data-color-mode=dark] [data-colorid=vjaolzqm3v]{color:#999999}[data-colorid=csuimocixd]{color:#707070} html[data-color-mode=dark] [data-colorid=csuimocixd]{color:#8f8f8f}[data-colorid=jk5prby9mn]{color:#666666} html[data-color-mode=dark] [data-colorid=jk5prby9mn]{color:#999999}[data-colorid=ycjc9eyk8b]{color:#666666} html[data-color-mode=dark] [data-colorid=ycjc9eyk8b]{color:#999999}[data-colorid=wx4h4jtt00]{color:#3e3e3e} html[data-color-mode=dark] [data-colorid=wx4h4jtt00]{color:#c1c1c1}[data-colorid=d0o287lf2a]{color:#666666} html[data-color-mode=dark] [data-colorid=d0o287lf2a]{color:#999999}[data-colorid=qn4dya2jbk]{color:#666666} html[data-color-mode=dark] [data-colorid=qn4dya2jbk]{color:#999999}[data-colorid=kqbxk35w5g]{color:#666666} html[data-color-mode=dark] [data-colorid=kqbxk35w5g]{color:#999999}[data-colorid=nvsiyopblm]{color:#666666} html[data-color-mode=dark] [data-colorid=nvsiyopblm]{color:#999999}[data-colorid=lf9ctvtjcm]{color:#333333} html[data-color-mode=dark] [data-colorid=lf9ctvtjcm]{color:#cccccc}[data-colorid=yfl7shgg91]{color:#666666} html[data-color-mode=dark] [data-colorid=yfl7shgg91]{color:#999999}[data-colorid=demviqucqb]{color:#707070} html[data-color-mode=dark] [data-colorid=demviqucqb]{color:#8f8f8f}[data-colorid=z9j9q4dqb2]{color:#666666} html[data-color-mode=dark] [data-colorid=z9j9q4dqb2]{color:#999999}[data-colorid=ylpuo8akd7]{color:#666666} html[data-color-mode=dark] [data-colorid=ylpuo8akd7]{color:#999999}[data-colorid=w2g4ehjxju]{color:#666666} html[data-color-mode=dark] [data-colorid=w2g4ehjxju]{color:#999999}[data-colorid=qf1zy1x02g]{color:#666666} html[data-color-mode=dark] [data-colorid=qf1zy1x02g]{color:#999999}[data-colorid=awojno02da]{color:#666666} html[data-color-mode=dark] [data-colorid=awojno02da]{color:#999999}[data-colorid=lfkjafnjr9]{color:#3e3e3e} html[data-color-mode=dark] [data-colorid=lfkjafnjr9]{color:#c1c1c1}[data-colorid=ars125xln5]{color:#666666} html[data-color-mode=dark] [data-colorid=ars125xln5]{color:#999999}</style>This page contains information regarding 3rd party IP providers' D2D and C2C IP used for implementing &quot;chiplet&quot; multi-die and multi-chip architectures. Links to the pages for the appropriate standard are included.</p><p><style type="text/css">/*<![CDATA[*/
div.rbtoc1759724647211 {padding: 0px;}
div.rbtoc1759724647211 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724647211 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style></p><div class="toc-macro rbtoc1759724647211">
<ul class="toc-indentation">
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-IPVendorContactList">IP Vendor Contact List</a></li>
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-OpenHBI(OCP/ODSA)">OpenHBI (OCP/ODSA)</a></li>
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-BoW(OCP/ODSA)">BoW (OCP/ODSA)</a></li>
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-AIB(ChipsAlliance)">AIB (Chips Alliance)</a></li>
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-JESD204C(JEDEC)">JESD204C (JEDEC)</a></li>
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-CEI-112G-XSR/USR(OIF)">CEI-112G-XSR/USR (OIF)</a></li>
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-HBI">HBI</a>
<ul class="toc-indentation">
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-SynopsysHBIPHY">Synopsys HBI PHY</a></li>
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-SynopsysUSR/XSRPHY">Synopsys USR/XSR PHY</a></li>
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-Rambus112GXSRSerDesPHY">Rambus 112G XSR SerDes PHY</a></li>
</ul>
</li>
<li><a href="#Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-IntelAdvancedInterfaceBus(AIB)">Intel Advanced Interface Bus (AIB)</a></li>
</ul>
</div><p /><h1 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-IPVendorContactList">IP Vendor Contact List</h1><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col style="width: 85.0px;" /><col style="width: 82.0px;" /><col /><col style="width: 29.0px;" /><col style="width: 473.0px;" /></colgroup><tbody><tr><th class="confluenceTh">Standard</th><th class="confluenceTh">Vendor</th><th colspan="1" class="confluenceTh">Product</th><th colspan="1" class="confluenceTh">Webpage-or-Brochure</th><th class="confluenceTh">Contact</th></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163630/PCIe+Specifications" data-linked-resource-id="16163630" data-linked-resource-version="5" data-linked-resource-type="page">PCIe</a></td><td colspan="1" class="confluenceTd">Synopsys</td><td colspan="1" class="confluenceTd"><p>PCIe Reference <strong><em>Manual</em></strong>:<br /><a href="https://arterisip.atlassian.net/wiki/download/attachments/16172039/DWC_pcie_ctl_dm_referenceWM124959235.pdf?version=1&amp;modificationDate=1616580972383&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16177790" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DWC_pcie_ctl_dm_referenceWM124959235.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16172039" data-linked-resource-container-version="11">DesignWare Core PCI Express Controller Reference Manual Version 5.9a, October 2020</a></p><p>PCIe <strong><em>Databook</em></strong>:<br /><a href="https://arterisip.atlassian.net/wiki/download/attachments/16172039/DWC_pcie_ctl_dm_referenceWM124959235.pdf?version=1&amp;modificationDate=1616580972383&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16177790" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="DWC_pcie_ctl_dm_referenceWM124959235.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16172039" data-linked-resource-container-version="11">DesignWare Cores PCI Express Controller Databook Version 5.9a, October 2020</a></p></td><td colspan="1" class="confluenceTd"><a class="external-link" href="https://www.synopsys.com/designware-ip/interface-ip/pci-express.html" rel="nofollow">https://www.synopsys.com/designware-ip/interface-ip/pci-express.html</a></td><td colspan="1" class="confluenceTd"><a class="external-link" href="mailto:Jagtar.Dhillon@synopsys.com" rel="nofollow">Jagtar.Dhillon@synopsys.com</a>,&nbsp;<a class="external-link" href="mailto:Darcy.Huston@synopsys.com" rel="nofollow">Darcy.Huston@synopsys.com</a></td></tr><tr><td class="confluenceTd">HBI</td><td class="confluenceTd">Synopsys</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><span>Scott Knowlton &lt;</span><a class="external-link" href="mailto:scott.knowlton@synopsys.com" rel="nofollow">scott.knowlton@synopsys.com</a><span>&gt;, +1 (650) 584-4281</span></p></td></tr><tr><td class="confluenceTd">XSR</td><td class="confluenceTd">Synopsys</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><span>Scott Knowlton &lt;<a class="external-link" href="mailto:scott.knowlton@synopsys.com" rel="nofollow">scott.knowlton@synopsys.com</a>&gt;, +1(650) 584-4281</span></td></tr><tr><td class="confluenceTd">XSR</td><td class="confluenceTd">Rambus</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><a class="external-link" href="https://www.rambus.com/interface-ip/serdes/112g-xsr-phy/" rel="nofollow">https://www.rambus.com/interface-ip/serdes/112g-xsr-phy/</a></td></tr><tr><td colspan="1" class="confluenceTd"><span data-colorid="kqbxk35w5g"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172035/Advanced+Interface+Bus+AIB" data-linked-resource-id="16172035" data-linked-resource-version="2" data-linked-resource-type="page">AIB</a></span></td><td colspan="1" class="confluenceTd">Intel</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167029/CCIX+Specifications" data-linked-resource-id="16167029" data-linked-resource-version="5" data-linked-resource-type="page">CCIX</a></td><td colspan="1" class="confluenceTd">Synopsys</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>Gary Ruggles &lt;</span><a class="external-link" href="mailto:Gary.Ruggles@synopsys.com" rel="nofollow" style="text-decoration: underline;">Gary.Ruggles@synopsys.com</a><span>&nbsp;</span><span>&gt;</span></td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161125/CXL+Specification" data-linked-resource-id="16161125" data-linked-resource-version="3" data-linked-resource-type="page">CXL</a></td><td colspan="1" class="confluenceTd">Synopsys</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Gary Ruggles &lt;<a class="external-link" href="mailto:Gary.Ruggles@synopsys.com" rel="nofollow">Gary.Ruggles@synopsys.com</a>&gt;</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167029/CCIX+Specifications" data-linked-resource-id="16167029" data-linked-resource-version="5" data-linked-resource-type="page">CCIX</a></td><td colspan="1" class="confluenceTd">Cadence</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">Gopi Krishnamurthy &lt;<a class="external-link" href="mailto:kgopi@cadence.com" rel="nofollow">kgopi@cadence.com</a>&gt;</td></tr><tr><td colspan="1" class="confluenceTd"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16161125/CXL+Specification" data-linked-resource-id="16161125" data-linked-resource-version="3" data-linked-resource-type="page">CXL</a></td><td colspan="1" class="confluenceTd">PLDA</td><td colspan="1" class="confluenceTd">XpressLINK Controller IP for CXL 2.0 (No PHY) -&nbsp;<span data-colorid="lf9ctvtjcm" style="text-decoration: none;">XpressLINK&trade;&nbsp;is a parameterizable&nbsp;Compute Express Link (CXL) controller Soft IP designed for ASIC and FPGA implementation. </span></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p><a class="external-link" href="https://www.plda.com/products/xpresslink-controller-ip-cxl-20" rel="nofollow">https://www.plda.com/products/xpresslink-controller-ip-cxl-20</a>;&nbsp;</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16172039/pb_xpresslink_v1.pdf?version=1&amp;modificationDate=1591174313634&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16323598" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="pb_xpresslink_v1.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16172039" data-linked-resource-container-version="11">pb_xpresslink_v1.pdf</a></p></div></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h1 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-OpenHBI(OCP/ODSA)">OpenHBI (OCP/ODSA)</h1><p>Standard by OCP ODSA:&nbsp;<a class="external-link" href="https://www.opencompute.org/wiki/Server/ODSA" rel="nofollow">https://www.opencompute.org/wiki/Server/ODSA</a></p><p>Workgroup minutes at&nbsp;<a class="external-link" href="https://www.opencompute.org/wiki/Server/ODSA" rel="nofollow">https://www.opencompute.org/wiki/Server/ODSA</a></p><p>A device conformed to OpenHBI can be designed to support both OpenHBI and JEDEC HBM memory devices.</p><p><strong>No specification available online. Contact&nbsp;<a class="external-link" href="mailto:bapi.vinnakota@ocproject.net" rel="nofollow">bapi.vinnakota@ocproject.net</a>&nbsp;for access.</strong></p><ul><li>Document:&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16172039/dee03aa0c4abdc0d5c470e58121855d46694fa38.pdf?version=1&amp;modificationDate=1625779604066&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16183254" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="dee03aa0c4abdc0d5c470e58121855d46694fa38.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16172039" data-linked-resource-container-version="11">ODSA OpenHBI Workstream proposal</a></li></ul><h1 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-BoW(OCP/ODSA)">BoW&nbsp;(OCP/ODSA)</h1><p>Standard by OCP ODSA:&nbsp;<a class="external-link" href="https://www.opencompute.org/wiki/Server/ODSA" rel="nofollow">https://www.opencompute.org/wiki/Server/ODSA</a></p><p>Workgroup minutes at&nbsp;<a class="external-link" href="https://www.opencompute.org/wiki/Server/ODSA" rel="nofollow">https://www.opencompute.org/wiki/Server/ODSA</a></p><p><strong>No specification available online. Contact&nbsp;<a class="external-link" href="mailto:bapi.vinnakota@ocproject.net" rel="nofollow">bapi.vinnakota@ocproject.net</a>&nbsp;for access.</strong></p><h1 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-AIB(ChipsAlliance)">AIB (Chips Alliance)</h1><p>On Github at&nbsp;<a class="external-link" href="https://github.com/chipsalliance/aib-phy-hardware" rel="nofollow">https://github.com/chipsalliance/aib-phy-hardware</a></p><p>Spec drafts and presentations at&nbsp;<a class="external-link" href="https://github.com/chipsalliance/aib-phy-hardware/tree/master/docs" rel="nofollow">https://github.com/chipsalliance/aib-phy-hardware/tree/master/docs</a></p><ul><li>AIB 2.0 Draft specification:&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16172039/AIB_Specification%202_0_DRAFT7.pdf?version=1&amp;modificationDate=1625780451722&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16183221" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="AIB_Specification 2_0_DRAFT7.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16172039" data-linked-resource-container-version="11">Advanced Interface Bus (AIB) Specification Revision 2.0 Draft 7 (pdf)</a></li></ul><p><br /></p><p>The AIB is intended for interconnecting chiplets mounted within a package with signal distances of 10 millimeters or less (often referred to as Ultra-Short Reach). AIB is a physical interconnect. Link protocol and application layers are implemented on top of the AIB interface.&nbsp;While no maximum interconnect distance is specified, AIB signal electrical requirements detailed in Section 4 shall be met. AIB is not intended for signals interconnecting or connecting to external package pins. The specification is intended to provide interoperation between compliant chiplets. Choices made by the chiplet designer with respect to such elements as number and type of data signals, maximum supported clock speed, and any functionality that exceeds the minimum requirements established in the AIB specification should be documented in the chiplet datasheet.&nbsp;</p><h1 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-JESD204C(JEDEC)"><span class="legacy-color-text-default">JESD204C (</span><span class="legacy-color-text-default">JEDEC)</span></h1><p><span class="legacy-color-text-default">SERIAL INTERFACE FOR DATA CONVERTERS:&nbsp;<a class="external-link" href="https://www.jedec.org/document_search/field_doc_type/148?search_api_views_fulltext=JESD204" rel="nofollow" style="color: rgb(0,0,0);">https://www.jedec.org/document_search/field_doc_type/148?search_api_views_fulltext=JESD204</a></span></p><ul><li><span class="legacy-color-text-default">Specification: <a href="https://arterisip.atlassian.net/wiki/download/attachments/16172039/JESD204C.pdf?version=1&amp;modificationDate=1625779816356&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16183227" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="JESD204C.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16172039" data-linked-resource-container-version="11">JESD204C Serial Interface for Data Converters (pdf)</a></span></li></ul><p><br /></p><h1 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-CEI-112G-XSR/USR(OIF)"><span class="legacy-color-text-default">CEI-112G-XSR/USR (</span><span class="legacy-color-text-default">OIF)</span></h1><p><span class="legacy-color-text-default">XSR is a short distance serial interface.</span></p><p><span class="legacy-color-text-default">Earliest available publicly is 2017 version of spec:</span></p><ul><li><span class="legacy-color-text-default">Specification:&nbsp;<a href="https://arterisip.atlassian.net/wiki/download/attachments/16172039/OIF-CEI-04.0.pdf?version=1&amp;modificationDate=1625779989002&amp;cacheVersion=1&amp;api=v2" data-linked-resource-id="16183239" data-linked-resource-version="1" data-linked-resource-type="attachment" data-linked-resource-default-alias="OIF-CEI-04.0.pdf" data-nice-type="PDF Document" data-linked-resource-content-type="application/pdf" data-linked-resource-container-id="16172039" data-linked-resource-container-version="11">Implementation Agreement OIF-CEI-04.0 (pdf)</a></span></li></ul><p><span class="legacy-color-text-default">Other info that may be of interest:</span></p><ul><li><span class="legacy-color-text-default">Optical Internetworking Forum (OIF) presentation, look for &quot;CEI &ndash; 56G &ndash; Extra Short Reach (CEI-56G-XSR)&quot;:&nbsp;<a class="external-link" href="https://www.oiforum.com/wp-content/uploads/2019/01/150928_Mkt-Focus-ECOC-Panel-OIF.pdf" rel="nofollow" style="color: rgb(0,0,0);">https://www.oiforum.com/wp-content/uploads/2019/01/150928_Mkt-Focus-ECOC-Panel-OIF.pdf</a></span></li><li><span class="legacy-color-text-default">Open Domain-Specific Architecture (ODSA) Workgroup doc:&nbsp;<a class="external-link" href="https://www.netronome.com/m/documents/WP_ODSA_Open_Accelerator_Architecture_wqLcezt.pdf" rel="nofollow" style="color: rgb(0,0,0);">https://www.netronome.com/m/documents/WP_ODSA_Open_Accelerator_Architecture_wqLcezt.pdf</a></span></li><li><span class="legacy-color-text-default">&nbsp;Hot topic fact sheet:&nbsp;<a class="external-link" href="https://www.oiforum.com/wp-content/uploads/OIF-Hot-Topic-Fact-Sheet_CEI_FINAL.pdf" rel="nofollow" style="color: rgb(0,0,0);">https://www.oiforum.com/wp-content/uploads/OIF-Hot-Topic-Fact-Sheet_CEI_FINAL.pdf</a></span></li></ul><h1 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-HBI">HBI</h1><p>HBI is a parallel interface that is a minimally enhanced HBM (High Bandwidth Memory) compatible interface for C2C or D2D connectivity. It is implemented over interposer (HBI-Int) or bunch of wires (OCP BoW) organic packaging (HBI-O).</p><h3 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-SynopsysHBIPHY">Synopsys HBI PHY</h3><p>See&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172043/2020-02-18-Meeting+Notes+Synopsys+Arteris+IP+D2D+HBI+and+XSR" data-linked-resource-id="16172043" data-linked-resource-version="1" data-linked-resource-type="page">2020-02-18 notes of the Synopsys / Arteris IP D2D IP meeting</a></p><p>From:&nbsp;<a class="external-link" href="https://www.synopsys.com/dw/ipdir.php?ds=dwc_die-to-die_phy" rel="nofollow">https://www.synopsys.com/dw/ipdir.php?ds=dwc_die-to-die_phy</a></p><blockquote><p><span data-colorid="awojno02da">The IP implements a wide-parallel, clock-forwarded PHY interface targeting advanced 2.5D packaging that takes advantage of much finer pitch die-to-die connections than traditional flip-chip organic substrates including TSMC&reg; Chip-on-Wafer-on-Substrate (CoWoS) or other silicon interposer-based packaging solutions. The DesignWare High-Bandwidth Interconnect PHY delivers data rates up to 4Gbps per pin in a flexible architecture that includes up to 80 receive and 80 transmit connections per channel and up to 24 channels per PHY with one redundant lane per channel to improve production yield.</span></p></blockquote><h3 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-SynopsysUSR/XSRPHY"><span data-colorid="qf1zy1x02g">Synopsys USR/XSR PHY</span></h3><p><span data-colorid="qn4dya2jbk">From:&nbsp;<a class="external-link" href="https://www.synopsys.com/dw/ipdir.php?ds=dwc_die-to-die_phy" rel="nofollow">https://www.synopsys.com/dw/ipdir.php?ds=dwc_die-to-die_phy</a></span></p><blockquote><p><span data-colorid="z9j9q4dqb2"><span data-colorid="yfl7shgg91">The DesignWare&reg; USR/XSR PHY IP for 112Gbps per lane die-to-die connectivity enables high-bandwidth ultra and extra short reach interfaces in multi-chip modules (MCMs) for hyperscale data center, AI, and networking applications. The low-latency, low-power, and compact PHY supports NRZ and PAM-4 signaling from 2.5G to 112G data rates and is compliant with the OIF CEI-112G and CEI-56G standards for ultra-short reach (USR) and extra- short reach (XSR) links.</span></span></p></blockquote><h3 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-Rambus112GXSRSerDesPHY"><span data-colorid="xjv7ipo7bj"><span data-colorid="jaqr9gnfox">Rambus 112G XSR SerDes PHY</span></span></h3><p><span data-colorid="d0o287lf2a"><span data-colorid="lfkjafnjr9">From:&nbsp;<a class="external-link" href="https://www.rambus.com/interface-ip/serdes/112g-xsr-phy/" rel="nofollow">https://www.rambus.com/interface-ip/serdes/112g-xsr-phy/</a></span></span></p><blockquote><p><span data-colorid="vjaolzqm3v"><span data-colorid="wx4h4jtt00"><span>A high-bandwidth, ultra-low power SerDes PHY solution for extremely short reach (XSR) 112G inter-die connections in system in package (SiP) devices serving next-generation networking and hyperscale data center applications</span><span>.</span></span></span></p></blockquote><h1 id="Die-to-Die(D2D)&amp;Chip-to-Chip(C2C)IPandStandards-IntelAdvancedInterfaceBus(AIB)"><span data-colorid="ars125xln5"><span data-colorid="dfhda1yo0b"><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16172035/Advanced+Interface+Bus+AIB" data-linked-resource-id="16172035" data-linked-resource-version="2" data-linked-resource-type="page">Intel Advanced Interface Bus (AIB)</a></span></span></h1><p><span data-colorid="ycjc9eyk8b">Docs are at:&nbsp;<a class="external-link" href="https://github.com/intel/aib-phy-hardware" rel="nofollow">https://github.com/intel/aib-phy-hardware</a></span></p><p><span data-colorid="jk5prby9mn">&nbsp;</span></p><blockquote><p>The AIB is intended for interconnecting chiplets mounted within a package with signal distances of 10 millimeters or less (often referred to as Ultra-Short Reach). <span data-colorid="csuimocixd">AIB is a physical interconnect. Link protocol and application layers are implemented on top of the AIB interface.</span></p><p><span data-colorid="demviqucqb">&nbsp;</span>While no maximum interconnect distance is specified, AIB signal electrical requirements detailed in Section 4 shall be met. AIB is not intended for signals interconnecting or connecting to external package pins. The specification is intended to provide interoperation between compliant chiplets. Choices made by the chiplet designer with respect to such elements as number and type of data signals, maximum supported clock speed, and any functionality that exceeds the minimum requirements established in the AIB specification should be documented in the chiplet datasheet.&nbsp;</p></blockquote><p><br /></p><p><span data-colorid="nvsiyopblm"><br /></span></p><p><span data-colorid="ylpuo8akd7"><br /></span></p><p><span data-colorid="m9b453eyn7"><br /></span></p><p><span data-colorid="w2g4ehjxju"><br /></span></p><p><span data-colorid="gdltzo5ya3"><br /></span></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p>