# LSP考试 2025年6月19日

## 考试信息
- 日期：2025年6月19日
- 语言：捷克语
- 类型：标准考试

---

## 第1题 - RS锁存器仿真 (5分)
**题目：** 输入A、B、C在时间t0到t4的值如图所示。写出X和Y输出的值。
**[English]** Inputs A, B, C had values shown in the figure at times t0 to t4. Write the values of X and Y outputs.

**输入序列：**
```
A = 0 | 1 | 0 | 1 | 0
B = 1 | 0 | 1 | 1 | 1
C = 0 | 1 | 1 | 0 | 1
    t0  t1  t2  t3  t4
```

---

## 第2题 - Shannon展开 (6分)
**题目：** 将第1题电路的函数X=f(A,B,C,X)用Shannon展开分解为：X=(not X and f0(A,B,C)) or (X and f1(A,B,C))。
**[English]** Decompose the function X=f(A,B,C,X) from question 1 into the form X=(not X and f0(A,B,C)) or (X and f1(A,B,C)) using Shannon expansion.

---

## 第3题 - 等价逻辑函数 (4分)
**题目：** 勾选所有与其他函数等价的逻辑函数。
**[English]** Check all logic functions that have another equivalent function here.

```vhdl
y1 <= (A or B) and (not A or C);
y2 <= B or (A and C and B) or (not A and B and D);
y3 <= (not A and B) or (A and not B) or (C and B);
y4 <= (C and B) or (not A xor not B);
```

---

## 第4题 - 8位寄存器运算 (2分)
**题目：** 将某运算结果的低位存入1字节寄存器，作为8位数的十进制值是多少？
**[English]** If we store the lower bits of an operation result into a 1-byte register, what decimal value will it hold as an 8-bit number?

**答案格式：**
- a) unsigned: ?
- b) signed: ?

---

## 第5题 - Moore/Mealy自动机定义 (3分)
**题目：** 补全定义——必须数学上精确！
**[English]** Complete the definition - it must be mathematically precise!

**定义：** Automat Moore (Mealy) je uspořádaná šestice M = < X, S, Z, ω, δ, s₀∈S >

- **X** 是有限输入字母表 / is a finite input alphabet
- **S** 是有限状态集合 / is a finite set of states
- **Z** 是有限输出字母表 / is a finite output alphabet
- **δ** 是状态转移函数 / is the state transition function：Moore: S×X→S，Mealy: S×X→S
- **ω** 是输出函数 / is the output function：Moore: S→Z，Mealy: S×X→Z
- **s₀** 是初始状态 / is the initial state

---

## 第6题 - 加法器设计 (7分)
**题目：** 加法器可以不用全加器，用门电路更简单地实现。画出由门组成的电路图。
**[English]** The adder can be implemented much simpler using gates without a full adder. Draw its schematic composed of gates.

---

## 第7题 - VHDL位操作 (7分)
**题目：** 用并发（concurrent）VHDL代码最优地描述图中电路，不使用顺序语句。整个架构只用一条语句可得满分，每多一条扣1分。
**[English]** Optimally describe the circuit in the figure using concurrent VHDL code without sequential statements. Full points for using only one statement in the architecture block; one point deducted for each additional statement.

```vhdl
library ieee; use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Test20250619q7 is 
  port(x: in std_logic_vector(3 downto 0);
       y: out std_logic_vector(3 downto 0));
end entity;
architecture rtl of Test20250619q7 is
begin
  -- 填写代码
end architecture rtl;
```

---

## 第8题 - VHDL电路分析 (7+1分)
**题目：** 根据以下代码，使用门、多路选择器、+1加法器、比较器和DFF寄存器的符号画出方框图。
**[English]** Draw the block diagram for the circuit described by the following code, using symbols for gates, multiplexor, +1 adder, comparator, and DFF registers.

---

## 第9题 - 分支预测 (8分)
**题目：** C程序处理某数据。假设for循环编译为do-while形式，处理器使用以下预测器，计算分支预测错误次数。
**[English]** A C program processes data. Assuming the for-loop is compiled as do-while and the processor uses the following predictors, calculate the number of branch mispredictions.

**答案：**
- 1位预测器（初始NT）: misses = ?
- 2位预测器（初始WT）: misses = ?
