INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/3708307/Desktop/project/project.srcs/sim_1/new/TB_tempo_pause.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_tempo_pause'
