// -----------------------------------------------------------------------------
// Simulation: HW2 simple RISC-V CPU
// -----------------------------------------------------------------------------

// define files: Do not modify
// -----------------------------------------------------------------------------
../00_TB/define.v

// testbench: Do not modify
// -----------------------------------------------------------------------------
../00_TB/testbed.v
../00_TB/data_mem.vp

// design files: Be free to add your design files
// -----------------------------------------------------------------------------
./core.v
./pc.v
./regfile_int.v
./alu.v
./decoder.v
./imm_gen.v
./ctrl.v
./regfile_fp.v
./fp_alu.v
