{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444217539949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444217539970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 07 13:32:19 2015 " "Processing started: Wed Oct 07 13:32:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444217539970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444217539970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo " "Command: quartus_map --read_settings_files=on --write_settings_files=off async_fifo -c async_fifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444217539970 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1444217541491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file async_fifo_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fcs_check_serial_test-behavior " "Found design unit 1: fcs_check_serial_test-behavior" {  } { { "async_fifo_test.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo_test.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569102 ""} { "Info" "ISGN_ENTITY_NAME" "1 fcs_check_serial_test " "Found entity 1: fcs_check_serial_test" {  } { { "async_fifo_test.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo_test.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444217569102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_fifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file async_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_package " "Found design unit 1: constant_package" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569117 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 async_fifo-arch " "Found design unit 2: async_fifo-arch" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569117 ""} { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444217569117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_port_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_memory-arch " "Found design unit 1: dual_port_memory-arch" {  } { { "dual_port_memory.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/dual_port_memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569124 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_memory " "Found entity 1: dual_port_memory" {  } { { "dual_port_memory.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/dual_port_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444217569124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_control-arch " "Found design unit 1: sync_control-arch" {  } { { "sync_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/sync_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569132 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_control " "Found entity 1: sync_control" {  } { { "sync_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/sync_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444217569132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_control-arch " "Found design unit 1: fifo_control-arch" {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569140 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo_control " "Found entity 1: fifo_control" {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444217569140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444217569140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "async_fifo " "Elaborating entity \"async_fifo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444217569268 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full async_fifo.vhd(35) " "Verilog HDL or VHDL warning at async_fifo.vhd(35): object \"full\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444217569273 "|async_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty async_fifo.vhd(36) " "Verilog HDL or VHDL warning at async_fifo.vhd(36): object \"empty\" assigned a value but never read" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444217569273 "|async_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_control fifo_control:fwc " "Elaborating entity \"fifo_control\" for hierarchy \"fifo_control:fwc\"" {  } { { "async_fifo.vhd" "fwc" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444217569304 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pointer fifo_control.vhd(16) " "VHDL Signal Declaration warning at fifo_control.vhd(16): used implicit default value for signal \"pointer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444217569307 "|async_fifo|fifo_control:fwc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fifo_occu fifo_control.vhd(17) " "VHDL Signal Declaration warning at fifo_control.vhd(17): used implicit default value for signal \"fifo_occu\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444217569307 "|async_fifo|fifo_control:fwc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flag fifo_control.vhd(18) " "VHDL Signal Declaration warning at fifo_control.vhd(18): used implicit default value for signal \"flag\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444217569308 "|async_fifo|fifo_control:fwc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address fifo_control.vhd(19) " "VHDL Signal Declaration warning at fifo_control.vhd(19): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444217569308 "|async_fifo|fifo_control:fwc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "en fifo_control.vhd(20) " "VHDL Signal Declaration warning at fifo_control.vhd(20): used implicit default value for signal \"en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fifo_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/fifo_control.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444217569308 "|async_fifo|fifo_control:fwc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_control sync_control:ws " "Elaborating entity \"sync_control\" for hierarchy \"sync_control:ws\"" {  } { { "async_fifo.vhd" "ws" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444217569311 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sync sync_control.vhd(14) " "VHDL Signal Declaration warning at sync_control.vhd(14): used implicit default value for signal \"sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "sync_control.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/sync_control.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444217569313 "|async_fifo|sync_control:ws"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_memory dual_port_memory:dpm " "Elaborating entity \"dual_port_memory\" for hierarchy \"dual_port_memory:dpm\"" {  } { { "async_fifo.vhd" "dpm" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444217569316 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_data_out dual_port_memory.vhd(19) " "VHDL Signal Declaration warning at dual_port_memory.vhd(19): used implicit default value for signal \"read_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "dual_port_memory.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/dual_port_memory.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444217569319 "|async_fifo|dual_port_memory:dpm"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[0\] GND " "Pin \"fifo_occu_in\[0\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[1\] GND " "Pin \"fifo_occu_in\[1\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[2\] GND " "Pin \"fifo_occu_in\[2\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[3\] GND " "Pin \"fifo_occu_in\[3\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_in\[4\] GND " "Pin \"fifo_occu_in\[4\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[0\] GND " "Pin \"fifo_occu_out\[0\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[1\] GND " "Pin \"fifo_occu_out\[1\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[2\] GND " "Pin \"fifo_occu_out\[2\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[3\] GND " "Pin \"fifo_occu_out\[3\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fifo_occu_out\[4\] GND " "Pin \"fifo_occu_out\[4\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|fifo_occu_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[0\] GND " "Pin \"read_data_out\[0\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|read_data_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[1\] GND " "Pin \"read_data_out\[1\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|read_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[2\] GND " "Pin \"read_data_out\[2\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|read_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[3\] GND " "Pin \"read_data_out\[3\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|read_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_out\[4\] GND " "Pin \"read_data_out\[4\]\" is stuck at GND" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444217570728 "|async_fifo|read_data_out[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444217570728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444217571097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wclk " "No output dependent on input pin \"wclk\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|wclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rclk " "No output dependent on input pin \"rclk\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|rclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_enable " "No output dependent on input pin \"write_enable\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|write_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_enable " "No output dependent on input pin \"read_enable\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|read_enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[0\] " "No output dependent on input pin \"write_data_in\[0\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|write_data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[1\] " "No output dependent on input pin \"write_data_in\[1\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|write_data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[2\] " "No output dependent on input pin \"write_data_in\[2\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|write_data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[3\] " "No output dependent on input pin \"write_data_in\[3\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|write_data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data_in\[4\] " "No output dependent on input pin \"write_data_in\[4\]\"" {  } { { "async_fifo.vhd" "" { Text "C:/Development/GitHub/34349_fpga_design_for_communication_technology/src/async_fifo.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444217571210 "|async_fifo|write_data_in[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1444217571210 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444217571214 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444217571214 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444217571214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "756 " "Peak virtual memory: 756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444217571288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 07 13:32:51 2015 " "Processing ended: Wed Oct 07 13:32:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444217571288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444217571288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444217571288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444217571288 ""}
