Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May  6 15:20:51 2020
| Host         : LAPTOP-RI5OSPDL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            2 |
|      8 |            3 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |            8 |
| No           | No                    | Yes                    |              96 |           16 |
| No           | Yes                   | No                     |              18 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-----------------------+--------------------+------------------+----------------+
|                    Clock Signal                   |     Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+---------------------------------------------------+-----------------------+--------------------+------------------+----------------+
|  counter_1/clk_wiz_1/inst/clk_out1                |                       |                    |                1 |              2 |
|  state_1/FSM_sequential_next_state_reg[1]_i_2_n_0 |                       |                    |                2 |              4 |
|  clk_10k_BUFG                                     |                       |                    |                2 |              4 |
|  state_1/number_reg[3]_i_2_n_0                    |                       |                    |                1 |              8 |
|  clk_IBUF_BUFG                                    |                       |                    |                1 |              8 |
|  clk_IBUF_BUFG                                    | bcd_1/ones13_out      | reset_IBUF         |                1 |              8 |
|  state_1/lfsr_1/random_done_n_0                   |                       |                    |                2 |             16 |
|  clk_IBUF_BUFG                                    | bcd_1/shift_tmp_0     | reset_IBUF         |                1 |             16 |
|  counter_1/clk_wiz_1/inst/clk_out1                |                       | reset_IBUF         |                4 |             18 |
|  clk_IBUF_BUFG                                    | bcd_1/shift_tmp_0     | bcd_1/tmp_hundreds |                2 |             24 |
|  clk_IBUF_BUFG                                    | bcd_1/ones[3]_i_1_n_0 | reset_IBUF         |                3 |             24 |
|  clk_10k_BUFG                                     |                       | reset_IBUF         |               16 |             96 |
+---------------------------------------------------+-----------------------+--------------------+------------------+----------------+


