// Seed: 1459125181
module module_0 ();
  wire id_1, id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd46
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  inout wire id_4;
  module_0 modCall_1 ();
  output wire _id_3;
  inout wire id_2;
  input wire id_1;
  logic [id_3 : -1] id_5;
  assign id_2 = id_5;
  wire id_6;
  ;
endmodule
module module_2 #(
    parameter id_3 = 32'd0
) (
    input wire id_0,
    output tri0 id_1,
    input wire id_2,
    input tri _id_3,
    input tri id_4,
    output tri0 id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9,
    output wor id_10,
    output wor id_11
);
  wire [id_3 : -1 'b0 <=  -1 'h0] id_13;
  logic id_14, id_15;
  module_0 modCall_1 ();
  wire id_16;
endmodule
