
spi_rECEIVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fb4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  0800624c  0800624c  0000724c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006290  08006290  00007290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006298  08006298  00007298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800629c  0800629c  0000729c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000002c  24000000  080062a0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001e8  2400002c  080062cc  0000802c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000214  080062cc  00008214  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000802c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001339b  00000000  00000000  0000805a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000249e  00000000  00000000  0001b3f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000cf0  00000000  00000000  0001d898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000009f0  00000000  00000000  0001e588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003735a  00000000  00000000  0001ef78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000117a8  00000000  00000000  000562d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015e18e  00000000  00000000  00067a7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c5c08  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003598  00000000  00000000  001c5c4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006d  00000000  00000000  001c91e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08006234 	.word	0x08006234

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	08006234 	.word	0x08006234

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b0a0      	sub	sp, #128	@ 0x80
 8000608:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060a:	f000 fdeb 	bl	80011e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060e:	f000 f84d 	bl	80006ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000612:	f000 f963 	bl	80008dc <MX_GPIO_Init>
  MX_SPI3_Init();
 8000616:	f000 f8c5 	bl	80007a4 <MX_SPI3_Init>
  MX_USART6_UART_Init();
 800061a:	f000 f913 	bl	8000844 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t spi_rx_buffer[128];
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 800061e:	2000      	movs	r0, #0
 8000620:	f000 fbee 	bl	8000e00 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000624:	2001      	movs	r0, #1
 8000626:	f000 fbeb 	bl	8000e00 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800062a:	2002      	movs	r0, #2
 800062c:	f000 fbe8 	bl	8000e00 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000630:	2101      	movs	r1, #1
 8000632:	2000      	movs	r0, #0
 8000634:	f000 fc84 	bl	8000f40 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8000638:	4b19      	ldr	r3, [pc, #100]	@ (80006a0 <main+0x9c>)
 800063a:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800063e:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000640:	4b17      	ldr	r3, [pc, #92]	@ (80006a0 <main+0x9c>)
 8000642:	2200      	movs	r2, #0
 8000644:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000646:	4b16      	ldr	r3, [pc, #88]	@ (80006a0 <main+0x9c>)
 8000648:	2200      	movs	r2, #0
 800064a:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800064c:	4b14      	ldr	r3, [pc, #80]	@ (80006a0 <main+0x9c>)
 800064e:	2200      	movs	r2, #0
 8000650:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000652:	4b13      	ldr	r3, [pc, #76]	@ (80006a0 <main+0x9c>)
 8000654:	2200      	movs	r2, #0
 8000656:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8000658:	4911      	ldr	r1, [pc, #68]	@ (80006a0 <main+0x9c>)
 800065a:	2000      	movs	r0, #0
 800065c:	f000 fd00 	bl	8001060 <BSP_COM_Init>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <main+0x66>
  {
    Error_Handler();
 8000666:	f000 f99b 	bl	80009a0 <Error_Handler>
  }

  /* Infinite loop */
  while (1)
  {
      memset(spi_rx_buffer, 0, SPI_RX_LEN);
 800066a:	463b      	mov	r3, r7
 800066c:	2220      	movs	r2, #32
 800066e:	2100      	movs	r1, #0
 8000670:	4618      	mov	r0, r3
 8000672:	f005 fdb3 	bl	80061dc <memset>
      if (HAL_SPI_Receive(&hspi3, spi_rx_buffer, SPI_RX_LEN, HAL_MAX_DELAY) == HAL_OK)
 8000676:	4639      	mov	r1, r7
 8000678:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800067c:	2220      	movs	r2, #32
 800067e:	4809      	ldr	r0, [pc, #36]	@ (80006a4 <main+0xa0>)
 8000680:	f004 f914 	bl	80048ac <HAL_SPI_Receive>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d1ef      	bne.n	800066a <main+0x66>
      {
          BSP_LED_Toggle(LED_GREEN); // Indicate receive
 800068a:	2000      	movs	r0, #0
 800068c:	f000 fc2e 	bl	8000eec <BSP_LED_Toggle>
          HAL_UART_Transmit(&huart6, spi_rx_buffer, SPI_RX_LEN, HAL_MAX_DELAY);
 8000690:	4639      	mov	r1, r7
 8000692:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000696:	2220      	movs	r2, #32
 8000698:	4803      	ldr	r0, [pc, #12]	@ (80006a8 <main+0xa4>)
 800069a:	f004 fc84 	bl	8004fa6 <HAL_UART_Transmit>
      memset(spi_rx_buffer, 0, SPI_RX_LEN);
 800069e:	e7e4      	b.n	800066a <main+0x66>
 80006a0:	24000048 	.word	0x24000048
 80006a4:	24000058 	.word	0x24000058
 80006a8:	240000e0 	.word	0x240000e0

080006ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b09c      	sub	sp, #112	@ 0x70
 80006b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006b6:	224c      	movs	r2, #76	@ 0x4c
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f005 fd8e 	bl	80061dc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c0:	1d3b      	adds	r3, r7, #4
 80006c2:	2220      	movs	r2, #32
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f005 fd88 	bl	80061dc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80006cc:	2002      	movs	r0, #2
 80006ce:	f001 f97d 	bl	80019cc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006d2:	2300      	movs	r3, #0
 80006d4:	603b      	str	r3, [r7, #0]
 80006d6:	4b31      	ldr	r3, [pc, #196]	@ (800079c <SystemClock_Config+0xf0>)
 80006d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006da:	4a30      	ldr	r2, [pc, #192]	@ (800079c <SystemClock_Config+0xf0>)
 80006dc:	f023 0301 	bic.w	r3, r3, #1
 80006e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006e2:	4b2e      	ldr	r3, [pc, #184]	@ (800079c <SystemClock_Config+0xf0>)
 80006e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	4b2c      	ldr	r3, [pc, #176]	@ (80007a0 <SystemClock_Config+0xf4>)
 80006ee:	699b      	ldr	r3, [r3, #24]
 80006f0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006f4:	4a2a      	ldr	r2, [pc, #168]	@ (80007a0 <SystemClock_Config+0xf4>)
 80006f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006fa:	6193      	str	r3, [r2, #24]
 80006fc:	4b28      	ldr	r3, [pc, #160]	@ (80007a0 <SystemClock_Config+0xf4>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000704:	603b      	str	r3, [r7, #0]
 8000706:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000708:	bf00      	nop
 800070a:	4b25      	ldr	r3, [pc, #148]	@ (80007a0 <SystemClock_Config+0xf4>)
 800070c:	699b      	ldr	r3, [r3, #24]
 800070e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000712:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000716:	d1f8      	bne.n	800070a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000718:	2302      	movs	r3, #2
 800071a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800071c:	2301      	movs	r3, #1
 800071e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000720:	2340      	movs	r3, #64	@ 0x40
 8000722:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000724:	2302      	movs	r3, #2
 8000726:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000728:	2300      	movs	r3, #0
 800072a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800072c:	2301      	movs	r3, #1
 800072e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000730:	2318      	movs	r3, #24
 8000732:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000734:	2302      	movs	r3, #2
 8000736:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000738:	2304      	movs	r3, #4
 800073a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800073c:	2302      	movs	r3, #2
 800073e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000740:	230c      	movs	r3, #12
 8000742:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000744:	2300      	movs	r3, #0
 8000746:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000748:	2300      	movs	r3, #0
 800074a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800074c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000750:	4618      	mov	r0, r3
 8000752:	f001 f975 	bl	8001a40 <HAL_RCC_OscConfig>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 800075c:	f000 f920 	bl	80009a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000760:	233f      	movs	r3, #63	@ 0x3f
 8000762:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000764:	2300      	movs	r3, #0
 8000766:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000768:	2300      	movs	r3, #0
 800076a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800076c:	2300      	movs	r3, #0
 800076e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000770:	2300      	movs	r3, #0
 8000772:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000774:	2300      	movs	r3, #0
 8000776:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000778:	2300      	movs	r3, #0
 800077a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800077c:	2300      	movs	r3, #0
 800077e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	2101      	movs	r1, #1
 8000784:	4618      	mov	r0, r3
 8000786:	f001 fdb5 	bl	80022f4 <HAL_RCC_ClockConfig>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000790:	f000 f906 	bl	80009a0 <Error_Handler>
  }
}
 8000794:	bf00      	nop
 8000796:	3770      	adds	r7, #112	@ 0x70
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	58000400 	.word	0x58000400
 80007a0:	58024800 	.word	0x58024800

080007a4 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80007a8:	4b24      	ldr	r3, [pc, #144]	@ (800083c <MX_SPI3_Init+0x98>)
 80007aa:	4a25      	ldr	r2, [pc, #148]	@ (8000840 <MX_SPI3_Init+0x9c>)
 80007ac:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_SLAVE;
 80007ae:	4b23      	ldr	r3, [pc, #140]	@ (800083c <MX_SPI3_Init+0x98>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80007b4:	4b21      	ldr	r3, [pc, #132]	@ (800083c <MX_SPI3_Init+0x98>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80007ba:	4b20      	ldr	r3, [pc, #128]	@ (800083c <MX_SPI3_Init+0x98>)
 80007bc:	2207      	movs	r2, #7
 80007be:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007c0:	4b1e      	ldr	r3, [pc, #120]	@ (800083c <MX_SPI3_Init+0x98>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007c6:	4b1d      	ldr	r3, [pc, #116]	@ (800083c <MX_SPI3_Init+0x98>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80007cc:	4b1b      	ldr	r3, [pc, #108]	@ (800083c <MX_SPI3_Init+0x98>)
 80007ce:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80007d2:	619a      	str	r2, [r3, #24]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007d4:	4b19      	ldr	r3, [pc, #100]	@ (800083c <MX_SPI3_Init+0x98>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80007da:	4b18      	ldr	r3, [pc, #96]	@ (800083c <MX_SPI3_Init+0x98>)
 80007dc:	2200      	movs	r2, #0
 80007de:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007e0:	4b16      	ldr	r3, [pc, #88]	@ (800083c <MX_SPI3_Init+0x98>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80007e6:	4b15      	ldr	r3, [pc, #84]	@ (800083c <MX_SPI3_Init+0x98>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80007ec:	4b13      	ldr	r3, [pc, #76]	@ (800083c <MX_SPI3_Init+0x98>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80007f2:	4b12      	ldr	r3, [pc, #72]	@ (800083c <MX_SPI3_Init+0x98>)
 80007f4:	2200      	movs	r2, #0
 80007f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80007f8:	4b10      	ldr	r3, [pc, #64]	@ (800083c <MX_SPI3_Init+0x98>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80007fe:	4b0f      	ldr	r3, [pc, #60]	@ (800083c <MX_SPI3_Init+0x98>)
 8000800:	2200      	movs	r2, #0
 8000802:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000804:	4b0d      	ldr	r3, [pc, #52]	@ (800083c <MX_SPI3_Init+0x98>)
 8000806:	2200      	movs	r2, #0
 8000808:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800080a:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <MX_SPI3_Init+0x98>)
 800080c:	2200      	movs	r2, #0
 800080e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000810:	4b0a      	ldr	r3, [pc, #40]	@ (800083c <MX_SPI3_Init+0x98>)
 8000812:	2200      	movs	r2, #0
 8000814:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000816:	4b09      	ldr	r3, [pc, #36]	@ (800083c <MX_SPI3_Init+0x98>)
 8000818:	2200      	movs	r2, #0
 800081a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800081c:	4b07      	ldr	r3, [pc, #28]	@ (800083c <MX_SPI3_Init+0x98>)
 800081e:	2200      	movs	r2, #0
 8000820:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000822:	4b06      	ldr	r3, [pc, #24]	@ (800083c <MX_SPI3_Init+0x98>)
 8000824:	2200      	movs	r2, #0
 8000826:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000828:	4804      	ldr	r0, [pc, #16]	@ (800083c <MX_SPI3_Init+0x98>)
 800082a:	f003 ff1b 	bl	8004664 <HAL_SPI_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_SPI3_Init+0x94>
  {
    Error_Handler();
 8000834:	f000 f8b4 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	bd80      	pop	{r7, pc}
 800083c:	24000058 	.word	0x24000058
 8000840:	40003c00 	.word	0x40003c00

08000844 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000848:	4b22      	ldr	r3, [pc, #136]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 800084a:	4a23      	ldr	r2, [pc, #140]	@ (80008d8 <MX_USART6_UART_Init+0x94>)
 800084c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800084e:	4b21      	ldr	r3, [pc, #132]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 8000850:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000854:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000856:	4b1f      	ldr	r3, [pc, #124]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800085c:	4b1d      	ldr	r3, [pc, #116]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000862:	4b1c      	ldr	r3, [pc, #112]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000868:	4b1a      	ldr	r3, [pc, #104]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 800086a:	220c      	movs	r2, #12
 800086c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800086e:	4b19      	ldr	r3, [pc, #100]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 8000870:	2200      	movs	r2, #0
 8000872:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000874:	4b17      	ldr	r3, [pc, #92]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 8000876:	2200      	movs	r2, #0
 8000878:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800087a:	4b16      	ldr	r3, [pc, #88]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 800087c:	2200      	movs	r2, #0
 800087e:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000880:	4b14      	ldr	r3, [pc, #80]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 8000882:	2200      	movs	r2, #0
 8000884:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000886:	4b13      	ldr	r3, [pc, #76]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 8000888:	2200      	movs	r2, #0
 800088a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800088c:	4811      	ldr	r0, [pc, #68]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 800088e:	f004 fb3a 	bl	8004f06 <HAL_UART_Init>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8000898:	f000 f882 	bl	80009a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800089c:	2100      	movs	r1, #0
 800089e:	480d      	ldr	r0, [pc, #52]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 80008a0:	f005 fbd1 	bl	8006046 <HAL_UARTEx_SetTxFifoThreshold>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80008aa:	f000 f879 	bl	80009a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ae:	2100      	movs	r1, #0
 80008b0:	4808      	ldr	r0, [pc, #32]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 80008b2:	f005 fc06 	bl	80060c2 <HAL_UARTEx_SetRxFifoThreshold>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80008bc:	f000 f870 	bl	80009a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80008c0:	4804      	ldr	r0, [pc, #16]	@ (80008d4 <MX_USART6_UART_Init+0x90>)
 80008c2:	f005 fb87 	bl	8005fd4 <HAL_UARTEx_DisableFifoMode>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80008cc:	f000 f868 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80008d0:	bf00      	nop
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	240000e0 	.word	0x240000e0
 80008d8:	40011400 	.word	0x40011400

080008dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b08a      	sub	sp, #40	@ 0x28
 80008e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e2:	f107 0314 	add.w	r3, r7, #20
 80008e6:	2200      	movs	r2, #0
 80008e8:	601a      	str	r2, [r3, #0]
 80008ea:	605a      	str	r2, [r3, #4]
 80008ec:	609a      	str	r2, [r3, #8]
 80008ee:	60da      	str	r2, [r3, #12]
 80008f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008f2:	4b29      	ldr	r3, [pc, #164]	@ (8000998 <MX_GPIO_Init+0xbc>)
 80008f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008f8:	4a27      	ldr	r2, [pc, #156]	@ (8000998 <MX_GPIO_Init+0xbc>)
 80008fa:	f043 0304 	orr.w	r3, r3, #4
 80008fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000902:	4b25      	ldr	r3, [pc, #148]	@ (8000998 <MX_GPIO_Init+0xbc>)
 8000904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000908:	f003 0304 	and.w	r3, r3, #4
 800090c:	613b      	str	r3, [r7, #16]
 800090e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000910:	4b21      	ldr	r3, [pc, #132]	@ (8000998 <MX_GPIO_Init+0xbc>)
 8000912:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000916:	4a20      	ldr	r2, [pc, #128]	@ (8000998 <MX_GPIO_Init+0xbc>)
 8000918:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800091c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000920:	4b1d      	ldr	r3, [pc, #116]	@ (8000998 <MX_GPIO_Init+0xbc>)
 8000922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000926:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800092e:	4b1a      	ldr	r3, [pc, #104]	@ (8000998 <MX_GPIO_Init+0xbc>)
 8000930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000934:	4a18      	ldr	r2, [pc, #96]	@ (8000998 <MX_GPIO_Init+0xbc>)
 8000936:	f043 0302 	orr.w	r3, r3, #2
 800093a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800093e:	4b16      	ldr	r3, [pc, #88]	@ (8000998 <MX_GPIO_Init+0xbc>)
 8000940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000944:	f003 0302 	and.w	r3, r3, #2
 8000948:	60bb      	str	r3, [r7, #8]
 800094a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800094c:	4b12      	ldr	r3, [pc, #72]	@ (8000998 <MX_GPIO_Init+0xbc>)
 800094e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000952:	4a11      	ldr	r2, [pc, #68]	@ (8000998 <MX_GPIO_Init+0xbc>)
 8000954:	f043 0310 	orr.w	r3, r3, #16
 8000958:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800095c:	4b0e      	ldr	r3, [pc, #56]	@ (8000998 <MX_GPIO_Init+0xbc>)
 800095e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000962:	f003 0310 	and.w	r3, r3, #16
 8000966:	607b      	str	r3, [r7, #4]
 8000968:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800096a:	2200      	movs	r2, #0
 800096c:	2102      	movs	r1, #2
 800096e:	480b      	ldr	r0, [pc, #44]	@ (800099c <MX_GPIO_Init+0xc0>)
 8000970:	f000 fff8 	bl	8001964 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000974:	2302      	movs	r3, #2
 8000976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000978:	2301      	movs	r3, #1
 800097a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000980:	2300      	movs	r3, #0
 8000982:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	4619      	mov	r1, r3
 800098a:	4804      	ldr	r0, [pc, #16]	@ (800099c <MX_GPIO_Init+0xc0>)
 800098c:	f000 fe3a 	bl	8001604 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000990:	bf00      	nop
 8000992:	3728      	adds	r7, #40	@ 0x28
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	58024400 	.word	0x58024400
 800099c:	58021000 	.word	0x58021000

080009a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a4:	b672      	cpsid	i
}
 80009a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <Error_Handler+0x8>

080009ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b2:	4b0a      	ldr	r3, [pc, #40]	@ (80009dc <HAL_MspInit+0x30>)
 80009b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009b8:	4a08      	ldr	r2, [pc, #32]	@ (80009dc <HAL_MspInit+0x30>)
 80009ba:	f043 0302 	orr.w	r3, r3, #2
 80009be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80009c2:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <HAL_MspInit+0x30>)
 80009c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80009c8:	f003 0302 	and.w	r3, r3, #2
 80009cc:	607b      	str	r3, [r7, #4]
 80009ce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr
 80009dc:	58024400 	.word	0x58024400

080009e0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b0bc      	sub	sp, #240	@ 0xf0
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009f8:	f107 0318 	add.w	r3, r7, #24
 80009fc:	22c0      	movs	r2, #192	@ 0xc0
 80009fe:	2100      	movs	r1, #0
 8000a00:	4618      	mov	r0, r3
 8000a02:	f005 fbeb 	bl	80061dc <memset>
  if(hspi->Instance==SPI3)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a38      	ldr	r2, [pc, #224]	@ (8000aec <HAL_SPI_MspInit+0x10c>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d169      	bne.n	8000ae4 <HAL_SPI_MspInit+0x104>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8000a10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a14:	f04f 0300 	mov.w	r3, #0
 8000a18:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a20:	f107 0318 	add.w	r3, r7, #24
 8000a24:	4618      	mov	r0, r3
 8000a26:	f001 fff1 	bl	8002a0c <HAL_RCCEx_PeriphCLKConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000a30:	f7ff ffb6 	bl	80009a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a34:	4b2e      	ldr	r3, [pc, #184]	@ (8000af0 <HAL_SPI_MspInit+0x110>)
 8000a36:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000a3a:	4a2d      	ldr	r2, [pc, #180]	@ (8000af0 <HAL_SPI_MspInit+0x110>)
 8000a3c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000a40:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000a44:	4b2a      	ldr	r3, [pc, #168]	@ (8000af0 <HAL_SPI_MspInit+0x110>)
 8000a46:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000a4a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a52:	4b27      	ldr	r3, [pc, #156]	@ (8000af0 <HAL_SPI_MspInit+0x110>)
 8000a54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a58:	4a25      	ldr	r2, [pc, #148]	@ (8000af0 <HAL_SPI_MspInit+0x110>)
 8000a5a:	f043 0302 	orr.w	r3, r3, #2
 8000a5e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a62:	4b23      	ldr	r3, [pc, #140]	@ (8000af0 <HAL_SPI_MspInit+0x110>)
 8000a64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a68:	f003 0302 	and.w	r3, r3, #2
 8000a6c:	613b      	str	r3, [r7, #16]
 8000a6e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a70:	4b1f      	ldr	r3, [pc, #124]	@ (8000af0 <HAL_SPI_MspInit+0x110>)
 8000a72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a76:	4a1e      	ldr	r2, [pc, #120]	@ (8000af0 <HAL_SPI_MspInit+0x110>)
 8000a78:	f043 0304 	orr.w	r3, r3, #4
 8000a7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a80:	4b1b      	ldr	r3, [pc, #108]	@ (8000af0 <HAL_SPI_MspInit+0x110>)
 8000a82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a86:	f003 0304 	and.w	r3, r3, #4
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB2     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a8e:	2304      	movs	r3, #4
 8000a90:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8000aa6:	2307      	movs	r3, #7
 8000aa8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4810      	ldr	r0, [pc, #64]	@ (8000af4 <HAL_SPI_MspInit+0x114>)
 8000ab4:	f000 fda6 	bl	8001604 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000ab8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000abc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac0:	2302      	movs	r3, #2
 8000ac2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000acc:	2300      	movs	r3, #0
 8000ace:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ad2:	2306      	movs	r3, #6
 8000ad4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000adc:	4619      	mov	r1, r3
 8000ade:	4806      	ldr	r0, [pc, #24]	@ (8000af8 <HAL_SPI_MspInit+0x118>)
 8000ae0:	f000 fd90 	bl	8001604 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000ae4:	bf00      	nop
 8000ae6:	37f0      	adds	r7, #240	@ 0xf0
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	40003c00 	.word	0x40003c00
 8000af0:	58024400 	.word	0x58024400
 8000af4:	58020400 	.word	0x58020400
 8000af8:	58020800 	.word	0x58020800

08000afc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b0ba      	sub	sp, #232	@ 0xe8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b04:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000b08:	2200      	movs	r2, #0
 8000b0a:	601a      	str	r2, [r3, #0]
 8000b0c:	605a      	str	r2, [r3, #4]
 8000b0e:	609a      	str	r2, [r3, #8]
 8000b10:	60da      	str	r2, [r3, #12]
 8000b12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b14:	f107 0310 	add.w	r3, r7, #16
 8000b18:	22c0      	movs	r2, #192	@ 0xc0
 8000b1a:	2100      	movs	r1, #0
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	f005 fb5d 	bl	80061dc <memset>
  if(huart->Instance==USART6)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a26      	ldr	r2, [pc, #152]	@ (8000bc0 <HAL_UART_MspInit+0xc4>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d145      	bne.n	8000bb8 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART6_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8000b2c:	f04f 0201 	mov.w	r2, #1
 8000b30:	f04f 0300 	mov.w	r3, #0
 8000b34:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b3e:	f107 0310 	add.w	r3, r7, #16
 8000b42:	4618      	mov	r0, r3
 8000b44:	f001 ff62 	bl	8002a0c <HAL_RCCEx_PeriphCLKConfig>
 8000b48:	4603      	mov	r3, r0
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d001      	beq.n	8000b52 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000b4e:	f7ff ff27 	bl	80009a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000b52:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc4 <HAL_UART_MspInit+0xc8>)
 8000b54:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b58:	4a1a      	ldr	r2, [pc, #104]	@ (8000bc4 <HAL_UART_MspInit+0xc8>)
 8000b5a:	f043 0320 	orr.w	r3, r3, #32
 8000b5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000b62:	4b18      	ldr	r3, [pc, #96]	@ (8000bc4 <HAL_UART_MspInit+0xc8>)
 8000b64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b68:	f003 0320 	and.w	r3, r3, #32
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b70:	4b14      	ldr	r3, [pc, #80]	@ (8000bc4 <HAL_UART_MspInit+0xc8>)
 8000b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b76:	4a13      	ldr	r2, [pc, #76]	@ (8000bc4 <HAL_UART_MspInit+0xc8>)
 8000b78:	f043 0304 	orr.w	r3, r3, #4
 8000b7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b80:	4b10      	ldr	r3, [pc, #64]	@ (8000bc4 <HAL_UART_MspInit+0xc8>)
 8000b82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b86:	f003 0304 	and.w	r3, r3, #4
 8000b8a:	60bb      	str	r3, [r7, #8]
 8000b8c:	68bb      	ldr	r3, [r7, #8]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000b8e:	23c0      	movs	r3, #192	@ 0xc0
 8000b90:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b94:	2302      	movs	r3, #2
 8000b96:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8000ba6:	2307      	movs	r3, #7
 8000ba8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bac:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4805      	ldr	r0, [pc, #20]	@ (8000bc8 <HAL_UART_MspInit+0xcc>)
 8000bb4:	f000 fd26 	bl	8001604 <HAL_GPIO_Init>

    /* USER CODE END USART6_MspInit 1 */

  }

}
 8000bb8:	bf00      	nop
 8000bba:	37e8      	adds	r7, #232	@ 0xe8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40011400 	.word	0x40011400
 8000bc4:	58024400 	.word	0x58024400
 8000bc8:	58020800 	.word	0x58020800

08000bcc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <NMI_Handler+0x4>

08000bd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <HardFault_Handler+0x4>

08000bdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <MemManage_Handler+0x4>

08000be4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000be8:	bf00      	nop
 8000bea:	e7fd      	b.n	8000be8 <BusFault_Handler+0x4>

08000bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bf0:	bf00      	nop
 8000bf2:	e7fd      	b.n	8000bf0 <UsageFault_Handler+0x4>

08000bf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bf8:	bf00      	nop
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c02:	b480      	push	{r7}
 8000c04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0e:	4770      	bx	lr

08000c10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c14:	bf00      	nop
 8000c16:	46bd      	mov	sp, r7
 8000c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1c:	4770      	bx	lr

08000c1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c1e:	b580      	push	{r7, lr}
 8000c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c22:	f000 fb51 	bl	80012c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000c2e:	2000      	movs	r0, #0
 8000c30:	f000 f9f8 	bl	8001024 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	bd80      	pop	{r7, pc}

08000c38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c3c:	4b43      	ldr	r3, [pc, #268]	@ (8000d4c <SystemInit+0x114>)
 8000c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c42:	4a42      	ldr	r2, [pc, #264]	@ (8000d4c <SystemInit+0x114>)
 8000c44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c4c:	4b40      	ldr	r3, [pc, #256]	@ (8000d50 <SystemInit+0x118>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f003 030f 	and.w	r3, r3, #15
 8000c54:	2b06      	cmp	r3, #6
 8000c56:	d807      	bhi.n	8000c68 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c58:	4b3d      	ldr	r3, [pc, #244]	@ (8000d50 <SystemInit+0x118>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f023 030f 	bic.w	r3, r3, #15
 8000c60:	4a3b      	ldr	r2, [pc, #236]	@ (8000d50 <SystemInit+0x118>)
 8000c62:	f043 0307 	orr.w	r3, r3, #7
 8000c66:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000c68:	4b3a      	ldr	r3, [pc, #232]	@ (8000d54 <SystemInit+0x11c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a39      	ldr	r2, [pc, #228]	@ (8000d54 <SystemInit+0x11c>)
 8000c6e:	f043 0301 	orr.w	r3, r3, #1
 8000c72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000c74:	4b37      	ldr	r3, [pc, #220]	@ (8000d54 <SystemInit+0x11c>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000c7a:	4b36      	ldr	r3, [pc, #216]	@ (8000d54 <SystemInit+0x11c>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	4935      	ldr	r1, [pc, #212]	@ (8000d54 <SystemInit+0x11c>)
 8000c80:	4b35      	ldr	r3, [pc, #212]	@ (8000d58 <SystemInit+0x120>)
 8000c82:	4013      	ands	r3, r2
 8000c84:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c86:	4b32      	ldr	r3, [pc, #200]	@ (8000d50 <SystemInit+0x118>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f003 0308 	and.w	r3, r3, #8
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d007      	beq.n	8000ca2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c92:	4b2f      	ldr	r3, [pc, #188]	@ (8000d50 <SystemInit+0x118>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f023 030f 	bic.w	r3, r3, #15
 8000c9a:	4a2d      	ldr	r2, [pc, #180]	@ (8000d50 <SystemInit+0x118>)
 8000c9c:	f043 0307 	orr.w	r3, r3, #7
 8000ca0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d54 <SystemInit+0x11c>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	@ (8000d54 <SystemInit+0x11c>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000cae:	4b29      	ldr	r3, [pc, #164]	@ (8000d54 <SystemInit+0x11c>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000cb4:	4b27      	ldr	r3, [pc, #156]	@ (8000d54 <SystemInit+0x11c>)
 8000cb6:	4a29      	ldr	r2, [pc, #164]	@ (8000d5c <SystemInit+0x124>)
 8000cb8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000cba:	4b26      	ldr	r3, [pc, #152]	@ (8000d54 <SystemInit+0x11c>)
 8000cbc:	4a28      	ldr	r2, [pc, #160]	@ (8000d60 <SystemInit+0x128>)
 8000cbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000cc0:	4b24      	ldr	r3, [pc, #144]	@ (8000d54 <SystemInit+0x11c>)
 8000cc2:	4a28      	ldr	r2, [pc, #160]	@ (8000d64 <SystemInit+0x12c>)
 8000cc4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000cc6:	4b23      	ldr	r3, [pc, #140]	@ (8000d54 <SystemInit+0x11c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000ccc:	4b21      	ldr	r3, [pc, #132]	@ (8000d54 <SystemInit+0x11c>)
 8000cce:	4a25      	ldr	r2, [pc, #148]	@ (8000d64 <SystemInit+0x12c>)
 8000cd0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000cd2:	4b20      	ldr	r3, [pc, #128]	@ (8000d54 <SystemInit+0x11c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000cd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000d54 <SystemInit+0x11c>)
 8000cda:	4a22      	ldr	r2, [pc, #136]	@ (8000d64 <SystemInit+0x12c>)
 8000cdc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000cde:	4b1d      	ldr	r3, [pc, #116]	@ (8000d54 <SystemInit+0x11c>)
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d54 <SystemInit+0x11c>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8000d54 <SystemInit+0x11c>)
 8000cea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000cf0:	4b18      	ldr	r3, [pc, #96]	@ (8000d54 <SystemInit+0x11c>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d68 <SystemInit+0x130>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000d6c <SystemInit+0x134>)
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000d02:	d202      	bcs.n	8000d0a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000d04:	4b1a      	ldr	r3, [pc, #104]	@ (8000d70 <SystemInit+0x138>)
 8000d06:	2201      	movs	r2, #1
 8000d08:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000d0a:	4b12      	ldr	r3, [pc, #72]	@ (8000d54 <SystemInit+0x11c>)
 8000d0c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d113      	bne.n	8000d40 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d18:	4b0e      	ldr	r3, [pc, #56]	@ (8000d54 <SystemInit+0x11c>)
 8000d1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d1e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d54 <SystemInit+0x11c>)
 8000d20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d24:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d28:	4b12      	ldr	r3, [pc, #72]	@ (8000d74 <SystemInit+0x13c>)
 8000d2a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000d2e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d30:	4b08      	ldr	r3, [pc, #32]	@ (8000d54 <SystemInit+0x11c>)
 8000d32:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d36:	4a07      	ldr	r2, [pc, #28]	@ (8000d54 <SystemInit+0x11c>)
 8000d38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d3c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d40:	bf00      	nop
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	e000ed00 	.word	0xe000ed00
 8000d50:	52002000 	.word	0x52002000
 8000d54:	58024400 	.word	0x58024400
 8000d58:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d5c:	02020200 	.word	0x02020200
 8000d60:	01ff0000 	.word	0x01ff0000
 8000d64:	01010280 	.word	0x01010280
 8000d68:	5c001000 	.word	0x5c001000
 8000d6c:	ffff0000 	.word	0xffff0000
 8000d70:	51008108 	.word	0x51008108
 8000d74:	52004000 	.word	0x52004000

08000d78 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000d7c:	4b09      	ldr	r3, [pc, #36]	@ (8000da4 <ExitRun0Mode+0x2c>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	4a08      	ldr	r2, [pc, #32]	@ (8000da4 <ExitRun0Mode+0x2c>)
 8000d82:	f043 0302 	orr.w	r3, r3, #2
 8000d86:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000d88:	bf00      	nop
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <ExitRun0Mode+0x2c>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d0f9      	beq.n	8000d8a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000d96:	bf00      	nop
 8000d98:	bf00      	nop
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	58024800 	.word	0x58024800

08000da8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000da8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000de4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000dac:	f7ff ffe4 	bl	8000d78 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000db0:	f7ff ff42 	bl	8000c38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000db4:	480c      	ldr	r0, [pc, #48]	@ (8000de8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000db6:	490d      	ldr	r1, [pc, #52]	@ (8000dec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000db8:	4a0d      	ldr	r2, [pc, #52]	@ (8000df0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dbc:	e002      	b.n	8000dc4 <LoopCopyDataInit>

08000dbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dc2:	3304      	adds	r3, #4

08000dc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc8:	d3f9      	bcc.n	8000dbe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dca:	4a0a      	ldr	r2, [pc, #40]	@ (8000df4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000dcc:	4c0a      	ldr	r4, [pc, #40]	@ (8000df8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dd0:	e001      	b.n	8000dd6 <LoopFillZerobss>

08000dd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd4:	3204      	adds	r2, #4

08000dd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd8:	d3fb      	bcc.n	8000dd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dda:	f005 fa07 	bl	80061ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dde:	f7ff fc11 	bl	8000604 <main>
  bx  lr
 8000de2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000de4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000de8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000dec:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8000df0:	080062a0 	.word	0x080062a0
  ldr r2, =_sbss
 8000df4:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8000df8:	24000214 	.word	0x24000214

08000dfc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dfc:	e7fe      	b.n	8000dfc <ADC3_IRQHandler>
	...

08000e00 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08c      	sub	sp, #48	@ 0x30
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4603      	mov	r3, r0
 8000e08:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d009      	beq.n	8000e28 <BSP_LED_Init+0x28>
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	2b01      	cmp	r3, #1
 8000e18:	d006      	beq.n	8000e28 <BSP_LED_Init+0x28>
 8000e1a:	79fb      	ldrb	r3, [r7, #7]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d003      	beq.n	8000e28 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000e20:	f06f 0301 	mvn.w	r3, #1
 8000e24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e26:	e055      	b.n	8000ed4 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d10f      	bne.n	8000e4e <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000e2e:	4b2c      	ldr	r3, [pc, #176]	@ (8000ee0 <BSP_LED_Init+0xe0>)
 8000e30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e34:	4a2a      	ldr	r2, [pc, #168]	@ (8000ee0 <BSP_LED_Init+0xe0>)
 8000e36:	f043 0302 	orr.w	r3, r3, #2
 8000e3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e3e:	4b28      	ldr	r3, [pc, #160]	@ (8000ee0 <BSP_LED_Init+0xe0>)
 8000e40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e44:	f003 0302 	and.w	r3, r3, #2
 8000e48:	617b      	str	r3, [r7, #20]
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	e021      	b.n	8000e92 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d10f      	bne.n	8000e74 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000e54:	4b22      	ldr	r3, [pc, #136]	@ (8000ee0 <BSP_LED_Init+0xe0>)
 8000e56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e5a:	4a21      	ldr	r2, [pc, #132]	@ (8000ee0 <BSP_LED_Init+0xe0>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e64:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee0 <BSP_LED_Init+0xe0>)
 8000e66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	613b      	str	r3, [r7, #16]
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	e00e      	b.n	8000e92 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000e74:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee0 <BSP_LED_Init+0xe0>)
 8000e76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e7a:	4a19      	ldr	r2, [pc, #100]	@ (8000ee0 <BSP_LED_Init+0xe0>)
 8000e7c:	f043 0302 	orr.w	r3, r3, #2
 8000e80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e84:	4b16      	ldr	r3, [pc, #88]	@ (8000ee0 <BSP_LED_Init+0xe0>)
 8000e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e8a:	f003 0302 	and.w	r3, r3, #2
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	4a13      	ldr	r2, [pc, #76]	@ (8000ee4 <BSP_LED_Init+0xe4>)
 8000e96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e9a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	4a0f      	ldr	r2, [pc, #60]	@ (8000ee8 <BSP_LED_Init+0xe8>)
 8000eac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eb0:	f107 0218 	add.w	r2, r7, #24
 8000eb4:	4611      	mov	r1, r2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f000 fba4 	bl	8001604 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ee8 <BSP_LED_Init+0xe8>)
 8000ec0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000ec4:	79fb      	ldrb	r3, [r7, #7]
 8000ec6:	4a07      	ldr	r2, [pc, #28]	@ (8000ee4 <BSP_LED_Init+0xe4>)
 8000ec8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f000 fd48 	bl	8001964 <HAL_GPIO_WritePin>
  }

  return ret;
 8000ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3730      	adds	r7, #48	@ 0x30
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	58024400 	.word	0x58024400
 8000ee4:	0800625c 	.word	0x0800625c
 8000ee8:	2400000c 	.word	0x2400000c

08000eec <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d009      	beq.n	8000f14 <BSP_LED_Toggle+0x28>
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d006      	beq.n	8000f14 <BSP_LED_Toggle+0x28>
 8000f06:	79fb      	ldrb	r3, [r7, #7]
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d003      	beq.n	8000f14 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000f0c:	f06f 0301 	mvn.w	r3, #1
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	e00b      	b.n	8000f2c <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	4a08      	ldr	r2, [pc, #32]	@ (8000f38 <BSP_LED_Toggle+0x4c>)
 8000f18:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	4907      	ldr	r1, [pc, #28]	@ (8000f3c <BSP_LED_Toggle+0x50>)
 8000f20:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000f24:	4619      	mov	r1, r3
 8000f26:	4610      	mov	r0, r2
 8000f28:	f000 fd35 	bl	8001996 <HAL_GPIO_TogglePin>
  }

  return ret;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	2400000c 	.word	0x2400000c
 8000f3c:	0800625c 	.word	0x0800625c

08000f40 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b088      	sub	sp, #32
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	460a      	mov	r2, r1
 8000f4a:	71fb      	strb	r3, [r7, #7]
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000f50:	4b2e      	ldr	r3, [pc, #184]	@ (800100c <BSP_PB_Init+0xcc>)
 8000f52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f56:	4a2d      	ldr	r2, [pc, #180]	@ (800100c <BSP_PB_Init+0xcc>)
 8000f58:	f043 0304 	orr.w	r3, r3, #4
 8000f5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f60:	4b2a      	ldr	r3, [pc, #168]	@ (800100c <BSP_PB_Init+0xcc>)
 8000f62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f66:	f003 0304 	and.w	r3, r3, #4
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000f6e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f72:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000f74:	2302      	movs	r3, #2
 8000f76:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000f7c:	79bb      	ldrb	r3, [r7, #6]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d10c      	bne.n	8000f9c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000f82:	2300      	movs	r3, #0
 8000f84:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	4a21      	ldr	r2, [pc, #132]	@ (8001010 <BSP_PB_Init+0xd0>)
 8000f8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f8e:	f107 020c 	add.w	r2, r7, #12
 8000f92:	4611      	mov	r1, r2
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 fb35 	bl	8001604 <HAL_GPIO_Init>
 8000f9a:	e031      	b.n	8001000 <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000f9c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000fa0:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	4a1a      	ldr	r2, [pc, #104]	@ (8001010 <BSP_PB_Init+0xd0>)
 8000fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000faa:	f107 020c 	add.w	r2, r7, #12
 8000fae:	4611      	mov	r1, r2
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f000 fb27 	bl	8001604 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	00db      	lsls	r3, r3, #3
 8000fba:	4a16      	ldr	r2, [pc, #88]	@ (8001014 <BSP_PB_Init+0xd4>)
 8000fbc:	441a      	add	r2, r3
 8000fbe:	79fb      	ldrb	r3, [r7, #7]
 8000fc0:	4915      	ldr	r1, [pc, #84]	@ (8001018 <BSP_PB_Init+0xd8>)
 8000fc2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	4610      	mov	r0, r2
 8000fca:	f000 fad7 	bl	800157c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000fce:	79fb      	ldrb	r3, [r7, #7]
 8000fd0:	00db      	lsls	r3, r3, #3
 8000fd2:	4a10      	ldr	r2, [pc, #64]	@ (8001014 <BSP_PB_Init+0xd4>)
 8000fd4:	1898      	adds	r0, r3, r2
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	4a10      	ldr	r2, [pc, #64]	@ (800101c <BSP_PB_Init+0xdc>)
 8000fda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fde:	461a      	mov	r2, r3
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	f000 faac 	bl	800153e <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000fe6:	2028      	movs	r0, #40	@ 0x28
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	4a0d      	ldr	r2, [pc, #52]	@ (8001020 <BSP_PB_Init+0xe0>)
 8000fec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f000 fa6f 	bl	80014d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000ff8:	2328      	movs	r3, #40	@ 0x28
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f000 fa85 	bl	800150a <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8001000:	2300      	movs	r3, #0
}
 8001002:	4618      	mov	r0, r3
 8001004:	3720      	adds	r7, #32
 8001006:	46bd      	mov	sp, r7
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	58024400 	.word	0x58024400
 8001010:	24000018 	.word	0x24000018
 8001014:	24000174 	.word	0x24000174
 8001018:	08006264 	.word	0x08006264
 800101c:	2400001c 	.word	0x2400001c
 8001020:	24000020 	.word	0x24000020

08001024 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	4603      	mov	r3, r0
 800102c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800102e:	79fb      	ldrb	r3, [r7, #7]
 8001030:	00db      	lsls	r3, r3, #3
 8001032:	4a04      	ldr	r2, [pc, #16]	@ (8001044 <BSP_PB_IRQHandler+0x20>)
 8001034:	4413      	add	r3, r2
 8001036:	4618      	mov	r0, r3
 8001038:	f000 fab4 	bl	80015a4 <HAL_EXTI_IRQHandler>
}
 800103c:	bf00      	nop
 800103e:	3708      	adds	r7, #8
 8001040:	46bd      	mov	sp, r7
 8001042:	bd80      	pop	{r7, pc}
 8001044:	24000174 	.word	0x24000174

08001048 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	6039      	str	r1, [r7, #0]
 800106a:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800106c:	2300      	movs	r3, #0
 800106e:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001076:	f06f 0301 	mvn.w	r3, #1
 800107a:	60fb      	str	r3, [r7, #12]
 800107c:	e018      	b.n	80010b0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800107e:	79fb      	ldrb	r3, [r7, #7]
 8001080:	2294      	movs	r2, #148	@ 0x94
 8001082:	fb02 f303 	mul.w	r3, r2, r3
 8001086:	4a0d      	ldr	r2, [pc, #52]	@ (80010bc <BSP_COM_Init+0x5c>)
 8001088:	4413      	add	r3, r2
 800108a:	4618      	mov	r0, r3
 800108c:	f000 f852 	bl	8001134 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2294      	movs	r2, #148	@ 0x94
 8001094:	fb02 f303 	mul.w	r3, r2, r3
 8001098:	4a08      	ldr	r2, [pc, #32]	@ (80010bc <BSP_COM_Init+0x5c>)
 800109a:	4413      	add	r3, r2
 800109c:	6839      	ldr	r1, [r7, #0]
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 f80e 	bl	80010c0 <MX_USART3_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d002      	beq.n	80010b0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80010aa:	f06f 0303 	mvn.w	r3, #3
 80010ae:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80010b0:	68fb      	ldr	r3, [r7, #12]
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3710      	adds	r7, #16
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	2400017c 	.word	0x2400017c

080010c0 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
 80010c8:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80010ca:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <MX_USART3_Init+0x60>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	220c      	movs	r2, #12
 80010de:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	895b      	ldrh	r3, [r3, #10]
 80010e4:	461a      	mov	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685a      	ldr	r2, [r3, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	891b      	ldrh	r3, [r3, #8]
 80010f6:	461a      	mov	r2, r3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80010fc:	683b      	ldr	r3, [r7, #0]
 80010fe:	899b      	ldrh	r3, [r3, #12]
 8001100:	461a      	mov	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800110c:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 800110e:	6878      	ldr	r0, [r7, #4]
 8001110:	f003 fef9 	bl	8004f06 <HAL_UART_Init>
 8001114:	4603      	mov	r3, r0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	24000008 	.word	0x24000008

08001124 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8001128:	2000      	movs	r0, #0
 800112a:	f7ff ff8d 	bl	8001048 <BSP_PB_Callback>
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
	...

08001134 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	@ 0x28
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 800113c:	4b27      	ldr	r3, [pc, #156]	@ (80011dc <COM1_MspInit+0xa8>)
 800113e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001142:	4a26      	ldr	r2, [pc, #152]	@ (80011dc <COM1_MspInit+0xa8>)
 8001144:	f043 0308 	orr.w	r3, r3, #8
 8001148:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800114c:	4b23      	ldr	r3, [pc, #140]	@ (80011dc <COM1_MspInit+0xa8>)
 800114e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001152:	f003 0308 	and.w	r3, r3, #8
 8001156:	613b      	str	r3, [r7, #16]
 8001158:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800115a:	4b20      	ldr	r3, [pc, #128]	@ (80011dc <COM1_MspInit+0xa8>)
 800115c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001160:	4a1e      	ldr	r2, [pc, #120]	@ (80011dc <COM1_MspInit+0xa8>)
 8001162:	f043 0308 	orr.w	r3, r3, #8
 8001166:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800116a:	4b1c      	ldr	r3, [pc, #112]	@ (80011dc <COM1_MspInit+0xa8>)
 800116c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001170:	f003 0308 	and.w	r3, r3, #8
 8001174:	60fb      	str	r3, [r7, #12]
 8001176:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001178:	4b18      	ldr	r3, [pc, #96]	@ (80011dc <COM1_MspInit+0xa8>)
 800117a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800117e:	4a17      	ldr	r2, [pc, #92]	@ (80011dc <COM1_MspInit+0xa8>)
 8001180:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001184:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001188:	4b14      	ldr	r3, [pc, #80]	@ (80011dc <COM1_MspInit+0xa8>)
 800118a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800118e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001192:	60bb      	str	r3, [r7, #8]
 8001194:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001196:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800119a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800119c:	2302      	movs	r3, #2
 800119e:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a0:	2302      	movs	r3, #2
 80011a2:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80011a4:	2301      	movs	r3, #1
 80011a6:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80011a8:	2307      	movs	r3, #7
 80011aa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	4619      	mov	r1, r3
 80011b2:	480b      	ldr	r0, [pc, #44]	@ (80011e0 <COM1_MspInit+0xac>)
 80011b4:	f000 fa26 	bl	8001604 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80011b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011bc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80011be:	2302      	movs	r3, #2
 80011c0:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80011c2:	2307      	movs	r3, #7
 80011c4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80011c6:	f107 0314 	add.w	r3, r7, #20
 80011ca:	4619      	mov	r1, r3
 80011cc:	4804      	ldr	r0, [pc, #16]	@ (80011e0 <COM1_MspInit+0xac>)
 80011ce:	f000 fa19 	bl	8001604 <HAL_GPIO_Init>
}
 80011d2:	bf00      	nop
 80011d4:	3728      	adds	r7, #40	@ 0x28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	58024400 	.word	0x58024400
 80011e0:	58020c00 	.word	0x58020c00

080011e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ea:	2003      	movs	r0, #3
 80011ec:	f000 f968 	bl	80014c0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80011f0:	f001 fa36 	bl	8002660 <HAL_RCC_GetSysClockFreq>
 80011f4:	4602      	mov	r2, r0
 80011f6:	4b15      	ldr	r3, [pc, #84]	@ (800124c <HAL_Init+0x68>)
 80011f8:	699b      	ldr	r3, [r3, #24]
 80011fa:	0a1b      	lsrs	r3, r3, #8
 80011fc:	f003 030f 	and.w	r3, r3, #15
 8001200:	4913      	ldr	r1, [pc, #76]	@ (8001250 <HAL_Init+0x6c>)
 8001202:	5ccb      	ldrb	r3, [r1, r3]
 8001204:	f003 031f 	and.w	r3, r3, #31
 8001208:	fa22 f303 	lsr.w	r3, r2, r3
 800120c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800120e:	4b0f      	ldr	r3, [pc, #60]	@ (800124c <HAL_Init+0x68>)
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	f003 030f 	and.w	r3, r3, #15
 8001216:	4a0e      	ldr	r2, [pc, #56]	@ (8001250 <HAL_Init+0x6c>)
 8001218:	5cd3      	ldrb	r3, [r2, r3]
 800121a:	f003 031f 	and.w	r3, r3, #31
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	fa22 f303 	lsr.w	r3, r2, r3
 8001224:	4a0b      	ldr	r2, [pc, #44]	@ (8001254 <HAL_Init+0x70>)
 8001226:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001228:	4a0b      	ldr	r2, [pc, #44]	@ (8001258 <HAL_Init+0x74>)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800122e:	2000      	movs	r0, #0
 8001230:	f000 f814 	bl	800125c <HAL_InitTick>
 8001234:	4603      	mov	r3, r0
 8001236:	2b00      	cmp	r3, #0
 8001238:	d001      	beq.n	800123e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	e002      	b.n	8001244 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800123e:	f7ff fbb5 	bl	80009ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001242:	2300      	movs	r3, #0
}
 8001244:	4618      	mov	r0, r3
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}
 800124c:	58024400 	.word	0x58024400
 8001250:	0800624c 	.word	0x0800624c
 8001254:	24000004 	.word	0x24000004
 8001258:	24000000 	.word	0x24000000

0800125c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b082      	sub	sp, #8
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001264:	4b15      	ldr	r3, [pc, #84]	@ (80012bc <HAL_InitTick+0x60>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d101      	bne.n	8001270 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e021      	b.n	80012b4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001270:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <HAL_InitTick+0x64>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <HAL_InitTick+0x60>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	4619      	mov	r1, r3
 800127a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800127e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001282:	fbb2 f3f3 	udiv	r3, r2, r3
 8001286:	4618      	mov	r0, r3
 8001288:	f000 f94d 	bl	8001526 <HAL_SYSTICK_Config>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e00e      	b.n	80012b4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2b0f      	cmp	r3, #15
 800129a:	d80a      	bhi.n	80012b2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800129c:	2200      	movs	r2, #0
 800129e:	6879      	ldr	r1, [r7, #4]
 80012a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80012a4:	f000 f917 	bl	80014d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a8:	4a06      	ldr	r2, [pc, #24]	@ (80012c4 <HAL_InitTick+0x68>)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ae:	2300      	movs	r3, #0
 80012b0:	e000      	b.n	80012b4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3708      	adds	r7, #8
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	24000028 	.word	0x24000028
 80012c0:	24000000 	.word	0x24000000
 80012c4:	24000024 	.word	0x24000024

080012c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012cc:	4b06      	ldr	r3, [pc, #24]	@ (80012e8 <HAL_IncTick+0x20>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	461a      	mov	r2, r3
 80012d2:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <HAL_IncTick+0x24>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4413      	add	r3, r2
 80012d8:	4a04      	ldr	r2, [pc, #16]	@ (80012ec <HAL_IncTick+0x24>)
 80012da:	6013      	str	r3, [r2, #0]
}
 80012dc:	bf00      	nop
 80012de:	46bd      	mov	sp, r7
 80012e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e4:	4770      	bx	lr
 80012e6:	bf00      	nop
 80012e8:	24000028 	.word	0x24000028
 80012ec:	24000210 	.word	0x24000210

080012f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  return uwTick;
 80012f4:	4b03      	ldr	r3, [pc, #12]	@ (8001304 <HAL_GetTick+0x14>)
 80012f6:	681b      	ldr	r3, [r3, #0]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
 8001302:	bf00      	nop
 8001304:	24000210 	.word	0x24000210

08001308 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800130c:	4b03      	ldr	r3, [pc, #12]	@ (800131c <HAL_GetREVID+0x14>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	0c1b      	lsrs	r3, r3, #16
}
 8001312:	4618      	mov	r0, r3
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	5c001000 	.word	0x5c001000

08001320 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001320:	b480      	push	{r7}
 8001322:	b085      	sub	sp, #20
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	f003 0307 	and.w	r3, r3, #7
 800132e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001330:	4b0b      	ldr	r3, [pc, #44]	@ (8001360 <__NVIC_SetPriorityGrouping+0x40>)
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001336:	68ba      	ldr	r2, [r7, #8]
 8001338:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800133c:	4013      	ands	r3, r2
 800133e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001348:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <__NVIC_SetPriorityGrouping+0x44>)
 800134a:	4313      	orrs	r3, r2
 800134c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800134e:	4a04      	ldr	r2, [pc, #16]	@ (8001360 <__NVIC_SetPriorityGrouping+0x40>)
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	60d3      	str	r3, [r2, #12]
}
 8001354:	bf00      	nop
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135e:	4770      	bx	lr
 8001360:	e000ed00 	.word	0xe000ed00
 8001364:	05fa0000 	.word	0x05fa0000

08001368 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800136c:	4b04      	ldr	r3, [pc, #16]	@ (8001380 <__NVIC_GetPriorityGrouping+0x18>)
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	0a1b      	lsrs	r3, r3, #8
 8001372:	f003 0307 	and.w	r3, r3, #7
}
 8001376:	4618      	mov	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr
 8001380:	e000ed00 	.word	0xe000ed00

08001384 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	4603      	mov	r3, r0
 800138c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800138e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001392:	2b00      	cmp	r3, #0
 8001394:	db0b      	blt.n	80013ae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001396:	88fb      	ldrh	r3, [r7, #6]
 8001398:	f003 021f 	and.w	r2, r3, #31
 800139c:	4907      	ldr	r1, [pc, #28]	@ (80013bc <__NVIC_EnableIRQ+0x38>)
 800139e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013a2:	095b      	lsrs	r3, r3, #5
 80013a4:	2001      	movs	r0, #1
 80013a6:	fa00 f202 	lsl.w	r2, r0, r2
 80013aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	e000e100 	.word	0xe000e100

080013c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c0:	b480      	push	{r7}
 80013c2:	b083      	sub	sp, #12
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	4603      	mov	r3, r0
 80013c8:	6039      	str	r1, [r7, #0]
 80013ca:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	db0a      	blt.n	80013ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	490c      	ldr	r1, [pc, #48]	@ (800140c <__NVIC_SetPriority+0x4c>)
 80013da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013de:	0112      	lsls	r2, r2, #4
 80013e0:	b2d2      	uxtb	r2, r2
 80013e2:	440b      	add	r3, r1
 80013e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013e8:	e00a      	b.n	8001400 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	4908      	ldr	r1, [pc, #32]	@ (8001410 <__NVIC_SetPriority+0x50>)
 80013f0:	88fb      	ldrh	r3, [r7, #6]
 80013f2:	f003 030f 	and.w	r3, r3, #15
 80013f6:	3b04      	subs	r3, #4
 80013f8:	0112      	lsls	r2, r2, #4
 80013fa:	b2d2      	uxtb	r2, r2
 80013fc:	440b      	add	r3, r1
 80013fe:	761a      	strb	r2, [r3, #24]
}
 8001400:	bf00      	nop
 8001402:	370c      	adds	r7, #12
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000e100 	.word	0xe000e100
 8001410:	e000ed00 	.word	0xe000ed00

08001414 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001414:	b480      	push	{r7}
 8001416:	b089      	sub	sp, #36	@ 0x24
 8001418:	af00      	add	r7, sp, #0
 800141a:	60f8      	str	r0, [r7, #12]
 800141c:	60b9      	str	r1, [r7, #8]
 800141e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	f003 0307 	and.w	r3, r3, #7
 8001426:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001428:	69fb      	ldr	r3, [r7, #28]
 800142a:	f1c3 0307 	rsb	r3, r3, #7
 800142e:	2b04      	cmp	r3, #4
 8001430:	bf28      	it	cs
 8001432:	2304      	movcs	r3, #4
 8001434:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001436:	69fb      	ldr	r3, [r7, #28]
 8001438:	3304      	adds	r3, #4
 800143a:	2b06      	cmp	r3, #6
 800143c:	d902      	bls.n	8001444 <NVIC_EncodePriority+0x30>
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3b03      	subs	r3, #3
 8001442:	e000      	b.n	8001446 <NVIC_EncodePriority+0x32>
 8001444:	2300      	movs	r3, #0
 8001446:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001448:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	fa02 f303 	lsl.w	r3, r2, r3
 8001452:	43da      	mvns	r2, r3
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	401a      	ands	r2, r3
 8001458:	697b      	ldr	r3, [r7, #20]
 800145a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800145c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	fa01 f303 	lsl.w	r3, r1, r3
 8001466:	43d9      	mvns	r1, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800146c:	4313      	orrs	r3, r2
         );
}
 800146e:	4618      	mov	r0, r3
 8001470:	3724      	adds	r7, #36	@ 0x24
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
	...

0800147c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	3b01      	subs	r3, #1
 8001488:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800148c:	d301      	bcc.n	8001492 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800148e:	2301      	movs	r3, #1
 8001490:	e00f      	b.n	80014b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001492:	4a0a      	ldr	r2, [pc, #40]	@ (80014bc <SysTick_Config+0x40>)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	3b01      	subs	r3, #1
 8001498:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800149a:	210f      	movs	r1, #15
 800149c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014a0:	f7ff ff8e 	bl	80013c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a4:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <SysTick_Config+0x40>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014aa:	4b04      	ldr	r3, [pc, #16]	@ (80014bc <SysTick_Config+0x40>)
 80014ac:	2207      	movs	r2, #7
 80014ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b0:	2300      	movs	r3, #0
}
 80014b2:	4618      	mov	r0, r3
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	e000e010 	.word	0xe000e010

080014c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f7ff ff29 	bl	8001320 <__NVIC_SetPriorityGrouping>
}
 80014ce:	bf00      	nop
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b086      	sub	sp, #24
 80014da:	af00      	add	r7, sp, #0
 80014dc:	4603      	mov	r3, r0
 80014de:	60b9      	str	r1, [r7, #8]
 80014e0:	607a      	str	r2, [r7, #4]
 80014e2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014e4:	f7ff ff40 	bl	8001368 <__NVIC_GetPriorityGrouping>
 80014e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ea:	687a      	ldr	r2, [r7, #4]
 80014ec:	68b9      	ldr	r1, [r7, #8]
 80014ee:	6978      	ldr	r0, [r7, #20]
 80014f0:	f7ff ff90 	bl	8001414 <NVIC_EncodePriority>
 80014f4:	4602      	mov	r2, r0
 80014f6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014fa:	4611      	mov	r1, r2
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff5f 	bl	80013c0 <__NVIC_SetPriority>
}
 8001502:	bf00      	nop
 8001504:	3718      	adds	r7, #24
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b082      	sub	sp, #8
 800150e:	af00      	add	r7, sp, #0
 8001510:	4603      	mov	r3, r0
 8001512:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001514:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff33 	bl	8001384 <__NVIC_EnableIRQ>
}
 800151e:	bf00      	nop
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff ffa4 	bl	800147c <SysTick_Config>
 8001534:	4603      	mov	r3, r0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 800153e:	b480      	push	{r7}
 8001540:	b087      	sub	sp, #28
 8001542:	af00      	add	r7, sp, #0
 8001544:	60f8      	str	r0, [r7, #12]
 8001546:	460b      	mov	r3, r1
 8001548:	607a      	str	r2, [r7, #4]
 800154a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800154c:	2300      	movs	r3, #0
 800154e:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d101      	bne.n	800155a <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e00a      	b.n	8001570 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 800155a:	7afb      	ldrb	r3, [r7, #11]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d103      	bne.n	8001568 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	605a      	str	r2, [r3, #4]
      break;
 8001566:	e002      	b.n	800156e <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	75fb      	strb	r3, [r7, #23]
      break;
 800156c:	bf00      	nop
  }

  return status;
 800156e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001570:	4618      	mov	r0, r3
 8001572:	371c      	adds	r7, #28
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d101      	bne.n	8001590 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e003      	b.n	8001598 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	683a      	ldr	r2, [r7, #0]
 8001594:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001596:	2300      	movs	r3, #0
  }
}
 8001598:	4618      	mov	r0, r3
 800159a:	370c      	adds	r7, #12
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	0c1b      	lsrs	r3, r3, #16
 80015b2:	f003 0303 	and.w	r3, r3, #3
 80015b6:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 031f 	and.w	r3, r3, #31
 80015c0:	2201      	movs	r2, #1
 80015c2:	fa02 f303 	lsl.w	r3, r2, r3
 80015c6:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80015c8:	697b      	ldr	r3, [r7, #20]
 80015ca:	011a      	lsls	r2, r3, #4
 80015cc:	4b0c      	ldr	r3, [pc, #48]	@ (8001600 <HAL_EXTI_IRQHandler+0x5c>)
 80015ce:	4413      	add	r3, r2
 80015d0:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	693a      	ldr	r2, [r7, #16]
 80015d8:	4013      	ands	r3, r2
 80015da:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d009      	beq.n	80015f6 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	693a      	ldr	r2, [r7, #16]
 80015e6:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d002      	beq.n	80015f6 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	4798      	blx	r3
    }
  }
}
 80015f6:	bf00      	nop
 80015f8:	3718      	adds	r7, #24
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
 80015fe:	bf00      	nop
 8001600:	58000088 	.word	0x58000088

08001604 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001604:	b480      	push	{r7}
 8001606:	b089      	sub	sp, #36	@ 0x24
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800160e:	2300      	movs	r3, #0
 8001610:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001612:	4b89      	ldr	r3, [pc, #548]	@ (8001838 <HAL_GPIO_Init+0x234>)
 8001614:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001616:	e194      	b.n	8001942 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	2101      	movs	r1, #1
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	fa01 f303 	lsl.w	r3, r1, r3
 8001624:	4013      	ands	r3, r2
 8001626:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001628:	693b      	ldr	r3, [r7, #16]
 800162a:	2b00      	cmp	r3, #0
 800162c:	f000 8186 	beq.w	800193c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f003 0303 	and.w	r3, r3, #3
 8001638:	2b01      	cmp	r3, #1
 800163a:	d005      	beq.n	8001648 <HAL_GPIO_Init+0x44>
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f003 0303 	and.w	r3, r3, #3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d130      	bne.n	80016aa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	689b      	ldr	r3, [r3, #8]
 800164c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800164e:	69fb      	ldr	r3, [r7, #28]
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	2203      	movs	r2, #3
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	4013      	ands	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	68da      	ldr	r2, [r3, #12]
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	005b      	lsls	r3, r3, #1
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	69ba      	ldr	r2, [r7, #24]
 800166e:	4313      	orrs	r3, r2
 8001670:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	69ba      	ldr	r2, [r7, #24]
 8001676:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800167e:	2201      	movs	r2, #1
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	fa02 f303 	lsl.w	r3, r2, r3
 8001686:	43db      	mvns	r3, r3
 8001688:	69ba      	ldr	r2, [r7, #24]
 800168a:	4013      	ands	r3, r2
 800168c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	091b      	lsrs	r3, r3, #4
 8001694:	f003 0201 	and.w	r2, r3, #1
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	69ba      	ldr	r2, [r7, #24]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69ba      	ldr	r2, [r7, #24]
 80016a8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f003 0303 	and.w	r3, r3, #3
 80016b2:	2b03      	cmp	r3, #3
 80016b4:	d017      	beq.n	80016e6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	2203      	movs	r2, #3
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	43db      	mvns	r3, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4013      	ands	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	689a      	ldr	r2, [r3, #8]
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4313      	orrs	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f003 0303 	and.w	r3, r3, #3
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d123      	bne.n	800173a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	08da      	lsrs	r2, r3, #3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	3208      	adds	r2, #8
 80016fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	220f      	movs	r2, #15
 800170a:	fa02 f303 	lsl.w	r3, r2, r3
 800170e:	43db      	mvns	r3, r3
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	4013      	ands	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	691a      	ldr	r2, [r3, #16]
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	f003 0307 	and.w	r3, r3, #7
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4313      	orrs	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	08da      	lsrs	r2, r3, #3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	3208      	adds	r2, #8
 8001734:	69b9      	ldr	r1, [r7, #24]
 8001736:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001740:	69fb      	ldr	r3, [r7, #28]
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	2203      	movs	r2, #3
 8001746:	fa02 f303 	lsl.w	r3, r2, r3
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f003 0203 	and.w	r2, r3, #3
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	4313      	orrs	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	69ba      	ldr	r2, [r7, #24]
 800176c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	685b      	ldr	r3, [r3, #4]
 8001772:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001776:	2b00      	cmp	r3, #0
 8001778:	f000 80e0 	beq.w	800193c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800177c:	4b2f      	ldr	r3, [pc, #188]	@ (800183c <HAL_GPIO_Init+0x238>)
 800177e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001782:	4a2e      	ldr	r2, [pc, #184]	@ (800183c <HAL_GPIO_Init+0x238>)
 8001784:	f043 0302 	orr.w	r3, r3, #2
 8001788:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800178c:	4b2b      	ldr	r3, [pc, #172]	@ (800183c <HAL_GPIO_Init+0x238>)
 800178e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	60fb      	str	r3, [r7, #12]
 8001798:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800179a:	4a29      	ldr	r2, [pc, #164]	@ (8001840 <HAL_GPIO_Init+0x23c>)
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	089b      	lsrs	r3, r3, #2
 80017a0:	3302      	adds	r3, #2
 80017a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80017a8:	69fb      	ldr	r3, [r7, #28]
 80017aa:	f003 0303 	and.w	r3, r3, #3
 80017ae:	009b      	lsls	r3, r3, #2
 80017b0:	220f      	movs	r2, #15
 80017b2:	fa02 f303 	lsl.w	r3, r2, r3
 80017b6:	43db      	mvns	r3, r3
 80017b8:	69ba      	ldr	r2, [r7, #24]
 80017ba:	4013      	ands	r3, r2
 80017bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a20      	ldr	r2, [pc, #128]	@ (8001844 <HAL_GPIO_Init+0x240>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d052      	beq.n	800186c <HAL_GPIO_Init+0x268>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001848 <HAL_GPIO_Init+0x244>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d031      	beq.n	8001832 <HAL_GPIO_Init+0x22e>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a1e      	ldr	r2, [pc, #120]	@ (800184c <HAL_GPIO_Init+0x248>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d02b      	beq.n	800182e <HAL_GPIO_Init+0x22a>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001850 <HAL_GPIO_Init+0x24c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d025      	beq.n	800182a <HAL_GPIO_Init+0x226>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001854 <HAL_GPIO_Init+0x250>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d01f      	beq.n	8001826 <HAL_GPIO_Init+0x222>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a1b      	ldr	r2, [pc, #108]	@ (8001858 <HAL_GPIO_Init+0x254>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d019      	beq.n	8001822 <HAL_GPIO_Init+0x21e>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a1a      	ldr	r2, [pc, #104]	@ (800185c <HAL_GPIO_Init+0x258>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d013      	beq.n	800181e <HAL_GPIO_Init+0x21a>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a19      	ldr	r2, [pc, #100]	@ (8001860 <HAL_GPIO_Init+0x25c>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d00d      	beq.n	800181a <HAL_GPIO_Init+0x216>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a18      	ldr	r2, [pc, #96]	@ (8001864 <HAL_GPIO_Init+0x260>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d007      	beq.n	8001816 <HAL_GPIO_Init+0x212>
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	4a17      	ldr	r2, [pc, #92]	@ (8001868 <HAL_GPIO_Init+0x264>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d101      	bne.n	8001812 <HAL_GPIO_Init+0x20e>
 800180e:	2309      	movs	r3, #9
 8001810:	e02d      	b.n	800186e <HAL_GPIO_Init+0x26a>
 8001812:	230a      	movs	r3, #10
 8001814:	e02b      	b.n	800186e <HAL_GPIO_Init+0x26a>
 8001816:	2308      	movs	r3, #8
 8001818:	e029      	b.n	800186e <HAL_GPIO_Init+0x26a>
 800181a:	2307      	movs	r3, #7
 800181c:	e027      	b.n	800186e <HAL_GPIO_Init+0x26a>
 800181e:	2306      	movs	r3, #6
 8001820:	e025      	b.n	800186e <HAL_GPIO_Init+0x26a>
 8001822:	2305      	movs	r3, #5
 8001824:	e023      	b.n	800186e <HAL_GPIO_Init+0x26a>
 8001826:	2304      	movs	r3, #4
 8001828:	e021      	b.n	800186e <HAL_GPIO_Init+0x26a>
 800182a:	2303      	movs	r3, #3
 800182c:	e01f      	b.n	800186e <HAL_GPIO_Init+0x26a>
 800182e:	2302      	movs	r3, #2
 8001830:	e01d      	b.n	800186e <HAL_GPIO_Init+0x26a>
 8001832:	2301      	movs	r3, #1
 8001834:	e01b      	b.n	800186e <HAL_GPIO_Init+0x26a>
 8001836:	bf00      	nop
 8001838:	58000080 	.word	0x58000080
 800183c:	58024400 	.word	0x58024400
 8001840:	58000400 	.word	0x58000400
 8001844:	58020000 	.word	0x58020000
 8001848:	58020400 	.word	0x58020400
 800184c:	58020800 	.word	0x58020800
 8001850:	58020c00 	.word	0x58020c00
 8001854:	58021000 	.word	0x58021000
 8001858:	58021400 	.word	0x58021400
 800185c:	58021800 	.word	0x58021800
 8001860:	58021c00 	.word	0x58021c00
 8001864:	58022000 	.word	0x58022000
 8001868:	58022400 	.word	0x58022400
 800186c:	2300      	movs	r3, #0
 800186e:	69fa      	ldr	r2, [r7, #28]
 8001870:	f002 0203 	and.w	r2, r2, #3
 8001874:	0092      	lsls	r2, r2, #2
 8001876:	4093      	lsls	r3, r2
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4313      	orrs	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800187e:	4938      	ldr	r1, [pc, #224]	@ (8001960 <HAL_GPIO_Init+0x35c>)
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	089b      	lsrs	r3, r3, #2
 8001884:	3302      	adds	r3, #2
 8001886:	69ba      	ldr	r2, [r7, #24]
 8001888:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800188c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	43db      	mvns	r3, r3
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	4013      	ands	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d003      	beq.n	80018b2 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80018b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80018ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	43db      	mvns	r3, r3
 80018c6:	69ba      	ldr	r2, [r7, #24]
 80018c8:	4013      	ands	r3, r2
 80018ca:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d003      	beq.n	80018e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018d8:	69ba      	ldr	r2, [r7, #24]
 80018da:	693b      	ldr	r3, [r7, #16]
 80018dc:	4313      	orrs	r3, r2
 80018de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80018e0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80018e4:	69bb      	ldr	r3, [r7, #24]
 80018e6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80018ee:	693b      	ldr	r3, [r7, #16]
 80018f0:	43db      	mvns	r3, r3
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	4013      	ands	r3, r2
 80018f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d003      	beq.n	800190c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001904:	69ba      	ldr	r2, [r7, #24]
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	4313      	orrs	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	43db      	mvns	r3, r3
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	4013      	ands	r3, r2
 8001920:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	4313      	orrs	r3, r2
 8001934:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	69ba      	ldr	r2, [r7, #24]
 800193a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	3301      	adds	r3, #1
 8001940:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	fa22 f303 	lsr.w	r3, r2, r3
 800194c:	2b00      	cmp	r3, #0
 800194e:	f47f ae63 	bne.w	8001618 <HAL_GPIO_Init+0x14>
  }
}
 8001952:	bf00      	nop
 8001954:	bf00      	nop
 8001956:	3724      	adds	r7, #36	@ 0x24
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr
 8001960:	58000400 	.word	0x58000400

08001964 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	460b      	mov	r3, r1
 800196e:	807b      	strh	r3, [r7, #2]
 8001970:	4613      	mov	r3, r2
 8001972:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001974:	787b      	ldrb	r3, [r7, #1]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d003      	beq.n	8001982 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800197a:	887a      	ldrh	r2, [r7, #2]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001980:	e003      	b.n	800198a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001982:	887b      	ldrh	r3, [r7, #2]
 8001984:	041a      	lsls	r2, r3, #16
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	619a      	str	r2, [r3, #24]
}
 800198a:	bf00      	nop
 800198c:	370c      	adds	r7, #12
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001996:	b480      	push	{r7}
 8001998:	b085      	sub	sp, #20
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
 800199e:	460b      	mov	r3, r1
 80019a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	695b      	ldr	r3, [r3, #20]
 80019a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019a8:	887a      	ldrh	r2, [r7, #2]
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	4013      	ands	r3, r2
 80019ae:	041a      	lsls	r2, r3, #16
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	43d9      	mvns	r1, r3
 80019b4:	887b      	ldrh	r3, [r7, #2]
 80019b6:	400b      	ands	r3, r1
 80019b8:	431a      	orrs	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	619a      	str	r2, [r3, #24]
}
 80019be:	bf00      	nop
 80019c0:	3714      	adds	r7, #20
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
	...

080019cc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80019d4:	4b19      	ldr	r3, [pc, #100]	@ (8001a3c <HAL_PWREx_ConfigSupply+0x70>)
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	f003 0304 	and.w	r3, r3, #4
 80019dc:	2b04      	cmp	r3, #4
 80019de:	d00a      	beq.n	80019f6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80019e0:	4b16      	ldr	r3, [pc, #88]	@ (8001a3c <HAL_PWREx_ConfigSupply+0x70>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	f003 0307 	and.w	r3, r3, #7
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	429a      	cmp	r2, r3
 80019ec:	d001      	beq.n	80019f2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e01f      	b.n	8001a32 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80019f2:	2300      	movs	r3, #0
 80019f4:	e01d      	b.n	8001a32 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80019f6:	4b11      	ldr	r3, [pc, #68]	@ (8001a3c <HAL_PWREx_ConfigSupply+0x70>)
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	f023 0207 	bic.w	r2, r3, #7
 80019fe:	490f      	ldr	r1, [pc, #60]	@ (8001a3c <HAL_PWREx_ConfigSupply+0x70>)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001a06:	f7ff fc73 	bl	80012f0 <HAL_GetTick>
 8001a0a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a0c:	e009      	b.n	8001a22 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001a0e:	f7ff fc6f 	bl	80012f0 <HAL_GetTick>
 8001a12:	4602      	mov	r2, r0
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001a1c:	d901      	bls.n	8001a22 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e007      	b.n	8001a32 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001a22:	4b06      	ldr	r3, [pc, #24]	@ (8001a3c <HAL_PWREx_ConfigSupply+0x70>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001a2e:	d1ee      	bne.n	8001a0e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	58024800 	.word	0x58024800

08001a40 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b08c      	sub	sp, #48	@ 0x30
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d102      	bne.n	8001a54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	f000 bc48 	b.w	80022e4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 0301 	and.w	r3, r3, #1
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	f000 8088 	beq.w	8001b72 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a62:	4b99      	ldr	r3, [pc, #612]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001a6c:	4b96      	ldr	r3, [pc, #600]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a70:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a74:	2b10      	cmp	r3, #16
 8001a76:	d007      	beq.n	8001a88 <HAL_RCC_OscConfig+0x48>
 8001a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a7a:	2b18      	cmp	r3, #24
 8001a7c:	d111      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x62>
 8001a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a80:	f003 0303 	and.w	r3, r3, #3
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d10c      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a88:	4b8f      	ldr	r3, [pc, #572]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d06d      	beq.n	8001b70 <HAL_RCC_OscConfig+0x130>
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d169      	bne.n	8001b70 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	f000 bc21 	b.w	80022e4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001aaa:	d106      	bne.n	8001aba <HAL_RCC_OscConfig+0x7a>
 8001aac:	4b86      	ldr	r3, [pc, #536]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a85      	ldr	r2, [pc, #532]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001ab2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	e02e      	b.n	8001b18 <HAL_RCC_OscConfig+0xd8>
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d10c      	bne.n	8001adc <HAL_RCC_OscConfig+0x9c>
 8001ac2:	4b81      	ldr	r3, [pc, #516]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a80      	ldr	r2, [pc, #512]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001ac8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001acc:	6013      	str	r3, [r2, #0]
 8001ace:	4b7e      	ldr	r3, [pc, #504]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a7d      	ldr	r2, [pc, #500]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001ad4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ad8:	6013      	str	r3, [r2, #0]
 8001ada:	e01d      	b.n	8001b18 <HAL_RCC_OscConfig+0xd8>
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	685b      	ldr	r3, [r3, #4]
 8001ae0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ae4:	d10c      	bne.n	8001b00 <HAL_RCC_OscConfig+0xc0>
 8001ae6:	4b78      	ldr	r3, [pc, #480]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4a77      	ldr	r2, [pc, #476]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001aec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001af0:	6013      	str	r3, [r2, #0]
 8001af2:	4b75      	ldr	r3, [pc, #468]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a74      	ldr	r2, [pc, #464]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001af8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001afc:	6013      	str	r3, [r2, #0]
 8001afe:	e00b      	b.n	8001b18 <HAL_RCC_OscConfig+0xd8>
 8001b00:	4b71      	ldr	r3, [pc, #452]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a70      	ldr	r2, [pc, #448]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001b06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001b0a:	6013      	str	r3, [r2, #0]
 8001b0c:	4b6e      	ldr	r3, [pc, #440]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a6d      	ldr	r2, [pc, #436]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001b12:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001b16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d013      	beq.n	8001b48 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b20:	f7ff fbe6 	bl	80012f0 <HAL_GetTick>
 8001b24:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b26:	e008      	b.n	8001b3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b28:	f7ff fbe2 	bl	80012f0 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b64      	cmp	r3, #100	@ 0x64
 8001b34:	d901      	bls.n	8001b3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e3d4      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001b3a:	4b63      	ldr	r3, [pc, #396]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0f0      	beq.n	8001b28 <HAL_RCC_OscConfig+0xe8>
 8001b46:	e014      	b.n	8001b72 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b48:	f7ff fbd2 	bl	80012f0 <HAL_GetTick>
 8001b4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b4e:	e008      	b.n	8001b62 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b50:	f7ff fbce 	bl	80012f0 <HAL_GetTick>
 8001b54:	4602      	mov	r2, r0
 8001b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b64      	cmp	r3, #100	@ 0x64
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e3c0      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001b62:	4b59      	ldr	r3, [pc, #356]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d1f0      	bne.n	8001b50 <HAL_RCC_OscConfig+0x110>
 8001b6e:	e000      	b.n	8001b72 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f000 80ca 	beq.w	8001d14 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b80:	4b51      	ldr	r3, [pc, #324]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b88:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b8a:	4b4f      	ldr	r3, [pc, #316]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b8e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001b90:	6a3b      	ldr	r3, [r7, #32]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d007      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x166>
 8001b96:	6a3b      	ldr	r3, [r7, #32]
 8001b98:	2b18      	cmp	r3, #24
 8001b9a:	d156      	bne.n	8001c4a <HAL_RCC_OscConfig+0x20a>
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	f003 0303 	and.w	r3, r3, #3
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d151      	bne.n	8001c4a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001ba6:	4b48      	ldr	r3, [pc, #288]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0304 	and.w	r3, r3, #4
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d005      	beq.n	8001bbe <HAL_RCC_OscConfig+0x17e>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d101      	bne.n	8001bbe <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e392      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001bbe:	4b42      	ldr	r3, [pc, #264]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f023 0219 	bic.w	r2, r3, #25
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68db      	ldr	r3, [r3, #12]
 8001bca:	493f      	ldr	r1, [pc, #252]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bd0:	f7ff fb8e 	bl	80012f0 <HAL_GetTick>
 8001bd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bd6:	e008      	b.n	8001bea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bd8:	f7ff fb8a 	bl	80012f0 <HAL_GetTick>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d901      	bls.n	8001bea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001be6:	2303      	movs	r3, #3
 8001be8:	e37c      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001bea:	4b37      	ldr	r3, [pc, #220]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0304 	and.w	r3, r3, #4
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d0f0      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bf6:	f7ff fb87 	bl	8001308 <HAL_GetREVID>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d817      	bhi.n	8001c34 <HAL_RCC_OscConfig+0x1f4>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	691b      	ldr	r3, [r3, #16]
 8001c08:	2b40      	cmp	r3, #64	@ 0x40
 8001c0a:	d108      	bne.n	8001c1e <HAL_RCC_OscConfig+0x1de>
 8001c0c:	4b2e      	ldr	r3, [pc, #184]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001c14:	4a2c      	ldr	r2, [pc, #176]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001c16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c1a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c1c:	e07a      	b.n	8001d14 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c1e:	4b2a      	ldr	r3, [pc, #168]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	031b      	lsls	r3, r3, #12
 8001c2c:	4926      	ldr	r1, [pc, #152]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c32:	e06f      	b.n	8001d14 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c34:	4b24      	ldr	r3, [pc, #144]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	061b      	lsls	r3, r3, #24
 8001c42:	4921      	ldr	r1, [pc, #132]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c48:	e064      	b.n	8001d14 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d047      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001c52:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f023 0219 	bic.w	r2, r3, #25
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	68db      	ldr	r3, [r3, #12]
 8001c5e:	491a      	ldr	r1, [pc, #104]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c64:	f7ff fb44 	bl	80012f0 <HAL_GetTick>
 8001c68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c6a:	e008      	b.n	8001c7e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c6c:	f7ff fb40 	bl	80012f0 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e332      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c7e:	4b12      	ldr	r3, [pc, #72]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0304 	and.w	r3, r3, #4
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d0f0      	beq.n	8001c6c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c8a:	f7ff fb3d 	bl	8001308 <HAL_GetREVID>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d819      	bhi.n	8001ccc <HAL_RCC_OscConfig+0x28c>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	2b40      	cmp	r3, #64	@ 0x40
 8001c9e:	d108      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x272>
 8001ca0:	4b09      	ldr	r3, [pc, #36]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001ca8:	4a07      	ldr	r2, [pc, #28]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001caa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001cae:	6053      	str	r3, [r2, #4]
 8001cb0:	e030      	b.n	8001d14 <HAL_RCC_OscConfig+0x2d4>
 8001cb2:	4b05      	ldr	r3, [pc, #20]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	031b      	lsls	r3, r3, #12
 8001cc0:	4901      	ldr	r1, [pc, #4]	@ (8001cc8 <HAL_RCC_OscConfig+0x288>)
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	604b      	str	r3, [r1, #4]
 8001cc6:	e025      	b.n	8001d14 <HAL_RCC_OscConfig+0x2d4>
 8001cc8:	58024400 	.word	0x58024400
 8001ccc:	4b9a      	ldr	r3, [pc, #616]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	691b      	ldr	r3, [r3, #16]
 8001cd8:	061b      	lsls	r3, r3, #24
 8001cda:	4997      	ldr	r1, [pc, #604]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	604b      	str	r3, [r1, #4]
 8001ce0:	e018      	b.n	8001d14 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ce2:	4b95      	ldr	r3, [pc, #596]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a94      	ldr	r2, [pc, #592]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001ce8:	f023 0301 	bic.w	r3, r3, #1
 8001cec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cee:	f7ff faff 	bl	80012f0 <HAL_GetTick>
 8001cf2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001cf4:	e008      	b.n	8001d08 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf6:	f7ff fafb 	bl	80012f0 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d901      	bls.n	8001d08 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e2ed      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001d08:	4b8b      	ldr	r3, [pc, #556]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d1f0      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0310 	and.w	r3, r3, #16
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	f000 80a9 	beq.w	8001e74 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d22:	4b85      	ldr	r3, [pc, #532]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001d24:	691b      	ldr	r3, [r3, #16]
 8001d26:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d2a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d2c:	4b82      	ldr	r3, [pc, #520]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d30:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	2b08      	cmp	r3, #8
 8001d36:	d007      	beq.n	8001d48 <HAL_RCC_OscConfig+0x308>
 8001d38:	69bb      	ldr	r3, [r7, #24]
 8001d3a:	2b18      	cmp	r3, #24
 8001d3c:	d13a      	bne.n	8001db4 <HAL_RCC_OscConfig+0x374>
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	f003 0303 	and.w	r3, r3, #3
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d135      	bne.n	8001db4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d48:	4b7b      	ldr	r3, [pc, #492]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d005      	beq.n	8001d60 <HAL_RCC_OscConfig+0x320>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	69db      	ldr	r3, [r3, #28]
 8001d58:	2b80      	cmp	r3, #128	@ 0x80
 8001d5a:	d001      	beq.n	8001d60 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e2c1      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d60:	f7ff fad2 	bl	8001308 <HAL_GetREVID>
 8001d64:	4603      	mov	r3, r0
 8001d66:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d817      	bhi.n	8001d9e <HAL_RCC_OscConfig+0x35e>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	6a1b      	ldr	r3, [r3, #32]
 8001d72:	2b20      	cmp	r3, #32
 8001d74:	d108      	bne.n	8001d88 <HAL_RCC_OscConfig+0x348>
 8001d76:	4b70      	ldr	r3, [pc, #448]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001d7e:	4a6e      	ldr	r2, [pc, #440]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001d80:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001d84:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d86:	e075      	b.n	8001e74 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d88:	4b6b      	ldr	r3, [pc, #428]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a1b      	ldr	r3, [r3, #32]
 8001d94:	069b      	lsls	r3, r3, #26
 8001d96:	4968      	ldr	r1, [pc, #416]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001d9c:	e06a      	b.n	8001e74 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001d9e:	4b66      	ldr	r3, [pc, #408]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a1b      	ldr	r3, [r3, #32]
 8001daa:	061b      	lsls	r3, r3, #24
 8001dac:	4962      	ldr	r1, [pc, #392]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001dae:	4313      	orrs	r3, r2
 8001db0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001db2:	e05f      	b.n	8001e74 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69db      	ldr	r3, [r3, #28]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d042      	beq.n	8001e42 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001dbc:	4b5e      	ldr	r3, [pc, #376]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a5d      	ldr	r2, [pc, #372]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001dc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc8:	f7ff fa92 	bl	80012f0 <HAL_GetTick>
 8001dcc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001dce:	e008      	b.n	8001de2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001dd0:	f7ff fa8e 	bl	80012f0 <HAL_GetTick>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd8:	1ad3      	subs	r3, r2, r3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d901      	bls.n	8001de2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001dde:	2303      	movs	r3, #3
 8001de0:	e280      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001de2:	4b55      	ldr	r3, [pc, #340]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d0f0      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001dee:	f7ff fa8b 	bl	8001308 <HAL_GetREVID>
 8001df2:	4603      	mov	r3, r0
 8001df4:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d817      	bhi.n	8001e2c <HAL_RCC_OscConfig+0x3ec>
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a1b      	ldr	r3, [r3, #32]
 8001e00:	2b20      	cmp	r3, #32
 8001e02:	d108      	bne.n	8001e16 <HAL_RCC_OscConfig+0x3d6>
 8001e04:	4b4c      	ldr	r3, [pc, #304]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001e0c:	4a4a      	ldr	r2, [pc, #296]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e0e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001e12:	6053      	str	r3, [r2, #4]
 8001e14:	e02e      	b.n	8001e74 <HAL_RCC_OscConfig+0x434>
 8001e16:	4b48      	ldr	r3, [pc, #288]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
 8001e22:	069b      	lsls	r3, r3, #26
 8001e24:	4944      	ldr	r1, [pc, #272]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e26:	4313      	orrs	r3, r2
 8001e28:	604b      	str	r3, [r1, #4]
 8001e2a:	e023      	b.n	8001e74 <HAL_RCC_OscConfig+0x434>
 8001e2c:	4b42      	ldr	r3, [pc, #264]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	061b      	lsls	r3, r3, #24
 8001e3a:	493f      	ldr	r1, [pc, #252]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	60cb      	str	r3, [r1, #12]
 8001e40:	e018      	b.n	8001e74 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001e42:	4b3d      	ldr	r3, [pc, #244]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a3c      	ldr	r2, [pc, #240]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e48:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001e4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e4e:	f7ff fa4f 	bl	80012f0 <HAL_GetTick>
 8001e52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e54:	e008      	b.n	8001e68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001e56:	f7ff fa4b 	bl	80012f0 <HAL_GetTick>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b02      	cmp	r3, #2
 8001e62:	d901      	bls.n	8001e68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	e23d      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001e68:	4b33      	ldr	r3, [pc, #204]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d1f0      	bne.n	8001e56 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f003 0308 	and.w	r3, r3, #8
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d036      	beq.n	8001eee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	695b      	ldr	r3, [r3, #20]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d019      	beq.n	8001ebc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001e88:	4b2b      	ldr	r3, [pc, #172]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001e8c:	4a2a      	ldr	r2, [pc, #168]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001e8e:	f043 0301 	orr.w	r3, r3, #1
 8001e92:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e94:	f7ff fa2c 	bl	80012f0 <HAL_GetTick>
 8001e98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001e9a:	e008      	b.n	8001eae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e9c:	f7ff fa28 	bl	80012f0 <HAL_GetTick>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d901      	bls.n	8001eae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001eaa:	2303      	movs	r3, #3
 8001eac:	e21a      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001eae:	4b22      	ldr	r3, [pc, #136]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d0f0      	beq.n	8001e9c <HAL_RCC_OscConfig+0x45c>
 8001eba:	e018      	b.n	8001eee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ebc:	4b1e      	ldr	r3, [pc, #120]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001ebe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001ec2:	f023 0301 	bic.w	r3, r3, #1
 8001ec6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ec8:	f7ff fa12 	bl	80012f0 <HAL_GetTick>
 8001ecc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ece:	e008      	b.n	8001ee2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001ed0:	f7ff fa0e 	bl	80012f0 <HAL_GetTick>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e200      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001ee2:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001ee4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d1f0      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0320 	and.w	r3, r3, #32
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d039      	beq.n	8001f6e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d01c      	beq.n	8001f3c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001f02:	4b0d      	ldr	r3, [pc, #52]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a0c      	ldr	r2, [pc, #48]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001f08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f0c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001f0e:	f7ff f9ef 	bl	80012f0 <HAL_GetTick>
 8001f12:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f14:	e008      	b.n	8001f28 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f16:	f7ff f9eb 	bl	80012f0 <HAL_GetTick>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f1e:	1ad3      	subs	r3, r2, r3
 8001f20:	2b02      	cmp	r3, #2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e1dd      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001f28:	4b03      	ldr	r3, [pc, #12]	@ (8001f38 <HAL_RCC_OscConfig+0x4f8>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d0f0      	beq.n	8001f16 <HAL_RCC_OscConfig+0x4d6>
 8001f34:	e01b      	b.n	8001f6e <HAL_RCC_OscConfig+0x52e>
 8001f36:	bf00      	nop
 8001f38:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001f3c:	4b9b      	ldr	r3, [pc, #620]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a9a      	ldr	r2, [pc, #616]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001f42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001f46:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001f48:	f7ff f9d2 	bl	80012f0 <HAL_GetTick>
 8001f4c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001f50:	f7ff f9ce 	bl	80012f0 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e1c0      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001f62:	4b92      	ldr	r3, [pc, #584]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0304 	and.w	r3, r3, #4
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	f000 8081 	beq.w	800207e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f7c:	4b8c      	ldr	r3, [pc, #560]	@ (80021b0 <HAL_RCC_OscConfig+0x770>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a8b      	ldr	r2, [pc, #556]	@ (80021b0 <HAL_RCC_OscConfig+0x770>)
 8001f82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f86:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001f88:	f7ff f9b2 	bl	80012f0 <HAL_GetTick>
 8001f8c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001f8e:	e008      	b.n	8001fa2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f90:	f7ff f9ae 	bl	80012f0 <HAL_GetTick>
 8001f94:	4602      	mov	r2, r0
 8001f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f98:	1ad3      	subs	r3, r2, r3
 8001f9a:	2b64      	cmp	r3, #100	@ 0x64
 8001f9c:	d901      	bls.n	8001fa2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	e1a0      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001fa2:	4b83      	ldr	r3, [pc, #524]	@ (80021b0 <HAL_RCC_OscConfig+0x770>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d0f0      	beq.n	8001f90 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d106      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x584>
 8001fb6:	4b7d      	ldr	r3, [pc, #500]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fba:	4a7c      	ldr	r2, [pc, #496]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001fbc:	f043 0301 	orr.w	r3, r3, #1
 8001fc0:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fc2:	e02d      	b.n	8002020 <HAL_RCC_OscConfig+0x5e0>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d10c      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x5a6>
 8001fcc:	4b77      	ldr	r3, [pc, #476]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd0:	4a76      	ldr	r2, [pc, #472]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001fd2:	f023 0301 	bic.w	r3, r3, #1
 8001fd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fd8:	4b74      	ldr	r3, [pc, #464]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001fda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fdc:	4a73      	ldr	r2, [pc, #460]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001fde:	f023 0304 	bic.w	r3, r3, #4
 8001fe2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001fe4:	e01c      	b.n	8002020 <HAL_RCC_OscConfig+0x5e0>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b05      	cmp	r3, #5
 8001fec:	d10c      	bne.n	8002008 <HAL_RCC_OscConfig+0x5c8>
 8001fee:	4b6f      	ldr	r3, [pc, #444]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ff2:	4a6e      	ldr	r2, [pc, #440]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001ff4:	f043 0304 	orr.w	r3, r3, #4
 8001ff8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ffa:	4b6c      	ldr	r3, [pc, #432]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8001ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ffe:	4a6b      	ldr	r2, [pc, #428]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002000:	f043 0301 	orr.w	r3, r3, #1
 8002004:	6713      	str	r3, [r2, #112]	@ 0x70
 8002006:	e00b      	b.n	8002020 <HAL_RCC_OscConfig+0x5e0>
 8002008:	4b68      	ldr	r3, [pc, #416]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 800200a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800200c:	4a67      	ldr	r2, [pc, #412]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 800200e:	f023 0301 	bic.w	r3, r3, #1
 8002012:	6713      	str	r3, [r2, #112]	@ 0x70
 8002014:	4b65      	ldr	r3, [pc, #404]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002018:	4a64      	ldr	r2, [pc, #400]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 800201a:	f023 0304 	bic.w	r3, r3, #4
 800201e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d015      	beq.n	8002054 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002028:	f7ff f962 	bl	80012f0 <HAL_GetTick>
 800202c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800202e:	e00a      	b.n	8002046 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002030:	f7ff f95e 	bl	80012f0 <HAL_GetTick>
 8002034:	4602      	mov	r2, r0
 8002036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002038:	1ad3      	subs	r3, r2, r3
 800203a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800203e:	4293      	cmp	r3, r2
 8002040:	d901      	bls.n	8002046 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002042:	2303      	movs	r3, #3
 8002044:	e14e      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002046:	4b59      	ldr	r3, [pc, #356]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	2b00      	cmp	r3, #0
 8002050:	d0ee      	beq.n	8002030 <HAL_RCC_OscConfig+0x5f0>
 8002052:	e014      	b.n	800207e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002054:	f7ff f94c 	bl	80012f0 <HAL_GetTick>
 8002058:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800205a:	e00a      	b.n	8002072 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205c:	f7ff f948 	bl	80012f0 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800206a:	4293      	cmp	r3, r2
 800206c:	d901      	bls.n	8002072 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800206e:	2303      	movs	r3, #3
 8002070:	e138      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002072:	4b4e      	ldr	r3, [pc, #312]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002074:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002076:	f003 0302 	and.w	r3, r3, #2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1ee      	bne.n	800205c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002082:	2b00      	cmp	r3, #0
 8002084:	f000 812d 	beq.w	80022e2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002088:	4b48      	ldr	r3, [pc, #288]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 800208a:	691b      	ldr	r3, [r3, #16]
 800208c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002090:	2b18      	cmp	r3, #24
 8002092:	f000 80bd 	beq.w	8002210 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209a:	2b02      	cmp	r3, #2
 800209c:	f040 809e 	bne.w	80021dc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020a0:	4b42      	ldr	r3, [pc, #264]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a41      	ldr	r2, [pc, #260]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 80020a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80020aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020ac:	f7ff f920 	bl	80012f0 <HAL_GetTick>
 80020b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020b4:	f7ff f91c 	bl	80012f0 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e10e      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80020c6:	4b39      	ldr	r3, [pc, #228]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1f0      	bne.n	80020b4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80020d2:	4b36      	ldr	r3, [pc, #216]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 80020d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020d6:	4b37      	ldr	r3, [pc, #220]	@ (80021b4 <HAL_RCC_OscConfig+0x774>)
 80020d8:	4013      	ands	r3, r2
 80020da:	687a      	ldr	r2, [r7, #4]
 80020dc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80020e2:	0112      	lsls	r2, r2, #4
 80020e4:	430a      	orrs	r2, r1
 80020e6:	4931      	ldr	r1, [pc, #196]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f0:	3b01      	subs	r3, #1
 80020f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020fa:	3b01      	subs	r3, #1
 80020fc:	025b      	lsls	r3, r3, #9
 80020fe:	b29b      	uxth	r3, r3
 8002100:	431a      	orrs	r2, r3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002106:	3b01      	subs	r3, #1
 8002108:	041b      	lsls	r3, r3, #16
 800210a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800210e:	431a      	orrs	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002114:	3b01      	subs	r3, #1
 8002116:	061b      	lsls	r3, r3, #24
 8002118:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800211c:	4923      	ldr	r1, [pc, #140]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 800211e:	4313      	orrs	r3, r2
 8002120:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002122:	4b22      	ldr	r3, [pc, #136]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002126:	4a21      	ldr	r2, [pc, #132]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002128:	f023 0301 	bic.w	r3, r3, #1
 800212c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800212e:	4b1f      	ldr	r3, [pc, #124]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002130:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002132:	4b21      	ldr	r3, [pc, #132]	@ (80021b8 <HAL_RCC_OscConfig+0x778>)
 8002134:	4013      	ands	r3, r2
 8002136:	687a      	ldr	r2, [r7, #4]
 8002138:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800213a:	00d2      	lsls	r2, r2, #3
 800213c:	491b      	ldr	r1, [pc, #108]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 800213e:	4313      	orrs	r3, r2
 8002140:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002142:	4b1a      	ldr	r3, [pc, #104]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002146:	f023 020c 	bic.w	r2, r3, #12
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214e:	4917      	ldr	r1, [pc, #92]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002150:	4313      	orrs	r3, r2
 8002152:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002154:	4b15      	ldr	r3, [pc, #84]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002158:	f023 0202 	bic.w	r2, r3, #2
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002160:	4912      	ldr	r1, [pc, #72]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002162:	4313      	orrs	r3, r2
 8002164:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002166:	4b11      	ldr	r3, [pc, #68]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800216a:	4a10      	ldr	r2, [pc, #64]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 800216c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002170:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002172:	4b0e      	ldr	r3, [pc, #56]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002176:	4a0d      	ldr	r2, [pc, #52]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002178:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800217c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800217e:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002182:	4a0a      	ldr	r2, [pc, #40]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002184:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002188:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800218a:	4b08      	ldr	r3, [pc, #32]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 800218c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800218e:	4a07      	ldr	r2, [pc, #28]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002196:	4b05      	ldr	r3, [pc, #20]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4a04      	ldr	r2, [pc, #16]	@ (80021ac <HAL_RCC_OscConfig+0x76c>)
 800219c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80021a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a2:	f7ff f8a5 	bl	80012f0 <HAL_GetTick>
 80021a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80021a8:	e011      	b.n	80021ce <HAL_RCC_OscConfig+0x78e>
 80021aa:	bf00      	nop
 80021ac:	58024400 	.word	0x58024400
 80021b0:	58024800 	.word	0x58024800
 80021b4:	fffffc0c 	.word	0xfffffc0c
 80021b8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021bc:	f7ff f898 	bl	80012f0 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e08a      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80021ce:	4b47      	ldr	r3, [pc, #284]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d0f0      	beq.n	80021bc <HAL_RCC_OscConfig+0x77c>
 80021da:	e082      	b.n	80022e2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021dc:	4b43      	ldr	r3, [pc, #268]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a42      	ldr	r2, [pc, #264]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 80021e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021e8:	f7ff f882 	bl	80012f0 <HAL_GetTick>
 80021ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021f0:	f7ff f87e 	bl	80012f0 <HAL_GetTick>
 80021f4:	4602      	mov	r2, r0
 80021f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e070      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002202:	4b3a      	ldr	r3, [pc, #232]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d1f0      	bne.n	80021f0 <HAL_RCC_OscConfig+0x7b0>
 800220e:	e068      	b.n	80022e2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002210:	4b36      	ldr	r3, [pc, #216]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 8002212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002214:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002216:	4b35      	ldr	r3, [pc, #212]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002220:	2b01      	cmp	r3, #1
 8002222:	d031      	beq.n	8002288 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002224:	693b      	ldr	r3, [r7, #16]
 8002226:	f003 0203 	and.w	r2, r3, #3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800222e:	429a      	cmp	r2, r3
 8002230:	d12a      	bne.n	8002288 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	091b      	lsrs	r3, r3, #4
 8002236:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800223e:	429a      	cmp	r2, r3
 8002240:	d122      	bne.n	8002288 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800224c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800224e:	429a      	cmp	r2, r3
 8002250:	d11a      	bne.n	8002288 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	0a5b      	lsrs	r3, r3, #9
 8002256:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800225e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002260:	429a      	cmp	r2, r3
 8002262:	d111      	bne.n	8002288 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	0c1b      	lsrs	r3, r3, #16
 8002268:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002270:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002272:	429a      	cmp	r2, r3
 8002274:	d108      	bne.n	8002288 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	0e1b      	lsrs	r3, r3, #24
 800227a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002282:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002284:	429a      	cmp	r2, r3
 8002286:	d001      	beq.n	800228c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002288:	2301      	movs	r3, #1
 800228a:	e02b      	b.n	80022e4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800228c:	4b17      	ldr	r3, [pc, #92]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 800228e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002290:	08db      	lsrs	r3, r3, #3
 8002292:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002296:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d01f      	beq.n	80022e2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80022a2:	4b12      	ldr	r3, [pc, #72]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 80022a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a6:	4a11      	ldr	r2, [pc, #68]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 80022a8:	f023 0301 	bic.w	r3, r3, #1
 80022ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80022ae:	f7ff f81f 	bl	80012f0 <HAL_GetTick>
 80022b2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80022b4:	bf00      	nop
 80022b6:	f7ff f81b 	bl	80012f0 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022be:	4293      	cmp	r3, r2
 80022c0:	d0f9      	beq.n	80022b6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80022c2:	4b0a      	ldr	r3, [pc, #40]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 80022c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80022c6:	4b0a      	ldr	r3, [pc, #40]	@ (80022f0 <HAL_RCC_OscConfig+0x8b0>)
 80022c8:	4013      	ands	r3, r2
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80022ce:	00d2      	lsls	r2, r2, #3
 80022d0:	4906      	ldr	r1, [pc, #24]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80022d6:	4b05      	ldr	r3, [pc, #20]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 80022d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022da:	4a04      	ldr	r2, [pc, #16]	@ (80022ec <HAL_RCC_OscConfig+0x8ac>)
 80022dc:	f043 0301 	orr.w	r3, r3, #1
 80022e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3730      	adds	r7, #48	@ 0x30
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	58024400 	.word	0x58024400
 80022f0:	ffff0007 	.word	0xffff0007

080022f4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e19c      	b.n	8002642 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002308:	4b8a      	ldr	r3, [pc, #552]	@ (8002534 <HAL_RCC_ClockConfig+0x240>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f003 030f 	and.w	r3, r3, #15
 8002310:	683a      	ldr	r2, [r7, #0]
 8002312:	429a      	cmp	r2, r3
 8002314:	d910      	bls.n	8002338 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002316:	4b87      	ldr	r3, [pc, #540]	@ (8002534 <HAL_RCC_ClockConfig+0x240>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f023 020f 	bic.w	r2, r3, #15
 800231e:	4985      	ldr	r1, [pc, #532]	@ (8002534 <HAL_RCC_ClockConfig+0x240>)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	4313      	orrs	r3, r2
 8002324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002326:	4b83      	ldr	r3, [pc, #524]	@ (8002534 <HAL_RCC_ClockConfig+0x240>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 030f 	and.w	r3, r3, #15
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	429a      	cmp	r2, r3
 8002332:	d001      	beq.n	8002338 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e184      	b.n	8002642 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	2b00      	cmp	r3, #0
 8002342:	d010      	beq.n	8002366 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	691a      	ldr	r2, [r3, #16]
 8002348:	4b7b      	ldr	r3, [pc, #492]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002350:	429a      	cmp	r2, r3
 8002352:	d908      	bls.n	8002366 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002354:	4b78      	ldr	r3, [pc, #480]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002356:	699b      	ldr	r3, [r3, #24]
 8002358:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	4975      	ldr	r1, [pc, #468]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002362:	4313      	orrs	r3, r2
 8002364:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0308 	and.w	r3, r3, #8
 800236e:	2b00      	cmp	r3, #0
 8002370:	d010      	beq.n	8002394 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	695a      	ldr	r2, [r3, #20]
 8002376:	4b70      	ldr	r3, [pc, #448]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800237e:	429a      	cmp	r2, r3
 8002380:	d908      	bls.n	8002394 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002382:	4b6d      	ldr	r3, [pc, #436]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	496a      	ldr	r1, [pc, #424]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002390:	4313      	orrs	r3, r2
 8002392:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0310 	and.w	r3, r3, #16
 800239c:	2b00      	cmp	r3, #0
 800239e:	d010      	beq.n	80023c2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	699a      	ldr	r2, [r3, #24]
 80023a4:	4b64      	ldr	r3, [pc, #400]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80023a6:	69db      	ldr	r3, [r3, #28]
 80023a8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d908      	bls.n	80023c2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80023b0:	4b61      	ldr	r3, [pc, #388]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	495e      	ldr	r1, [pc, #376]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80023be:	4313      	orrs	r3, r2
 80023c0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 0320 	and.w	r3, r3, #32
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d010      	beq.n	80023f0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69da      	ldr	r2, [r3, #28]
 80023d2:	4b59      	ldr	r3, [pc, #356]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80023da:	429a      	cmp	r2, r3
 80023dc:	d908      	bls.n	80023f0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80023de:	4b56      	ldr	r3, [pc, #344]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80023e0:	6a1b      	ldr	r3, [r3, #32]
 80023e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	4953      	ldr	r1, [pc, #332]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d010      	beq.n	800241e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68da      	ldr	r2, [r3, #12]
 8002400:	4b4d      	ldr	r3, [pc, #308]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002402:	699b      	ldr	r3, [r3, #24]
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	429a      	cmp	r2, r3
 800240a:	d908      	bls.n	800241e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800240c:	4b4a      	ldr	r3, [pc, #296]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 800240e:	699b      	ldr	r3, [r3, #24]
 8002410:	f023 020f 	bic.w	r2, r3, #15
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	4947      	ldr	r1, [pc, #284]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 800241a:	4313      	orrs	r3, r2
 800241c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d055      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800242a:	4b43      	ldr	r3, [pc, #268]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	4940      	ldr	r1, [pc, #256]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002438:	4313      	orrs	r3, r2
 800243a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	2b02      	cmp	r3, #2
 8002442:	d107      	bne.n	8002454 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002444:	4b3c      	ldr	r3, [pc, #240]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d121      	bne.n	8002494 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e0f6      	b.n	8002642 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	2b03      	cmp	r3, #3
 800245a:	d107      	bne.n	800246c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800245c:	4b36      	ldr	r3, [pc, #216]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002464:	2b00      	cmp	r3, #0
 8002466:	d115      	bne.n	8002494 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e0ea      	b.n	8002642 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d107      	bne.n	8002484 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002474:	4b30      	ldr	r3, [pc, #192]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800247c:	2b00      	cmp	r3, #0
 800247e:	d109      	bne.n	8002494 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002480:	2301      	movs	r3, #1
 8002482:	e0de      	b.n	8002642 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002484:	4b2c      	ldr	r3, [pc, #176]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f003 0304 	and.w	r3, r3, #4
 800248c:	2b00      	cmp	r3, #0
 800248e:	d101      	bne.n	8002494 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e0d6      	b.n	8002642 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002494:	4b28      	ldr	r3, [pc, #160]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	f023 0207 	bic.w	r2, r3, #7
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	4925      	ldr	r1, [pc, #148]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80024a2:	4313      	orrs	r3, r2
 80024a4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024a6:	f7fe ff23 	bl	80012f0 <HAL_GetTick>
 80024aa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024ac:	e00a      	b.n	80024c4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024ae:	f7fe ff1f 	bl	80012f0 <HAL_GetTick>
 80024b2:	4602      	mov	r2, r0
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	1ad3      	subs	r3, r2, r3
 80024b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024bc:	4293      	cmp	r3, r2
 80024be:	d901      	bls.n	80024c4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80024c0:	2303      	movs	r3, #3
 80024c2:	e0be      	b.n	8002642 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	00db      	lsls	r3, r3, #3
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d1eb      	bne.n	80024ae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0302 	and.w	r3, r3, #2
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d010      	beq.n	8002504 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68da      	ldr	r2, [r3, #12]
 80024e6:	4b14      	ldr	r3, [pc, #80]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d208      	bcs.n	8002504 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024f2:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 80024f4:	699b      	ldr	r3, [r3, #24]
 80024f6:	f023 020f 	bic.w	r2, r3, #15
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	490e      	ldr	r1, [pc, #56]	@ (8002538 <HAL_RCC_ClockConfig+0x244>)
 8002500:	4313      	orrs	r3, r2
 8002502:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002504:	4b0b      	ldr	r3, [pc, #44]	@ (8002534 <HAL_RCC_ClockConfig+0x240>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 030f 	and.w	r3, r3, #15
 800250c:	683a      	ldr	r2, [r7, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d214      	bcs.n	800253c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002512:	4b08      	ldr	r3, [pc, #32]	@ (8002534 <HAL_RCC_ClockConfig+0x240>)
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f023 020f 	bic.w	r2, r3, #15
 800251a:	4906      	ldr	r1, [pc, #24]	@ (8002534 <HAL_RCC_ClockConfig+0x240>)
 800251c:	683b      	ldr	r3, [r7, #0]
 800251e:	4313      	orrs	r3, r2
 8002520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002522:	4b04      	ldr	r3, [pc, #16]	@ (8002534 <HAL_RCC_ClockConfig+0x240>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	683a      	ldr	r2, [r7, #0]
 800252c:	429a      	cmp	r2, r3
 800252e:	d005      	beq.n	800253c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e086      	b.n	8002642 <HAL_RCC_ClockConfig+0x34e>
 8002534:	52002000 	.word	0x52002000
 8002538:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	d010      	beq.n	800256a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	691a      	ldr	r2, [r3, #16]
 800254c:	4b3f      	ldr	r3, [pc, #252]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 800254e:	699b      	ldr	r3, [r3, #24]
 8002550:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002554:	429a      	cmp	r2, r3
 8002556:	d208      	bcs.n	800256a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002558:	4b3c      	ldr	r3, [pc, #240]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 800255a:	699b      	ldr	r3, [r3, #24]
 800255c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	4939      	ldr	r1, [pc, #228]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 8002566:	4313      	orrs	r3, r2
 8002568:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0308 	and.w	r3, r3, #8
 8002572:	2b00      	cmp	r3, #0
 8002574:	d010      	beq.n	8002598 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	695a      	ldr	r2, [r3, #20]
 800257a:	4b34      	ldr	r3, [pc, #208]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002582:	429a      	cmp	r2, r3
 8002584:	d208      	bcs.n	8002598 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002586:	4b31      	ldr	r3, [pc, #196]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	695b      	ldr	r3, [r3, #20]
 8002592:	492e      	ldr	r1, [pc, #184]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 8002594:	4313      	orrs	r3, r2
 8002596:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0310 	and.w	r3, r3, #16
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d010      	beq.n	80025c6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	699a      	ldr	r2, [r3, #24]
 80025a8:	4b28      	ldr	r3, [pc, #160]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 80025aa:	69db      	ldr	r3, [r3, #28]
 80025ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80025b0:	429a      	cmp	r2, r3
 80025b2:	d208      	bcs.n	80025c6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80025b4:	4b25      	ldr	r3, [pc, #148]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 80025b6:	69db      	ldr	r3, [r3, #28]
 80025b8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	4922      	ldr	r1, [pc, #136]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0320 	and.w	r3, r3, #32
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d010      	beq.n	80025f4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	69da      	ldr	r2, [r3, #28]
 80025d6:	4b1d      	ldr	r3, [pc, #116]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80025de:	429a      	cmp	r2, r3
 80025e0:	d208      	bcs.n	80025f4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80025e2:	4b1a      	ldr	r3, [pc, #104]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	4917      	ldr	r1, [pc, #92]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 80025f0:	4313      	orrs	r3, r2
 80025f2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80025f4:	f000 f834 	bl	8002660 <HAL_RCC_GetSysClockFreq>
 80025f8:	4602      	mov	r2, r0
 80025fa:	4b14      	ldr	r3, [pc, #80]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	0a1b      	lsrs	r3, r3, #8
 8002600:	f003 030f 	and.w	r3, r3, #15
 8002604:	4912      	ldr	r1, [pc, #72]	@ (8002650 <HAL_RCC_ClockConfig+0x35c>)
 8002606:	5ccb      	ldrb	r3, [r1, r3]
 8002608:	f003 031f 	and.w	r3, r3, #31
 800260c:	fa22 f303 	lsr.w	r3, r2, r3
 8002610:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002612:	4b0e      	ldr	r3, [pc, #56]	@ (800264c <HAL_RCC_ClockConfig+0x358>)
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	f003 030f 	and.w	r3, r3, #15
 800261a:	4a0d      	ldr	r2, [pc, #52]	@ (8002650 <HAL_RCC_ClockConfig+0x35c>)
 800261c:	5cd3      	ldrb	r3, [r2, r3]
 800261e:	f003 031f 	and.w	r3, r3, #31
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	fa22 f303 	lsr.w	r3, r2, r3
 8002628:	4a0a      	ldr	r2, [pc, #40]	@ (8002654 <HAL_RCC_ClockConfig+0x360>)
 800262a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800262c:	4a0a      	ldr	r2, [pc, #40]	@ (8002658 <HAL_RCC_ClockConfig+0x364>)
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002632:	4b0a      	ldr	r3, [pc, #40]	@ (800265c <HAL_RCC_ClockConfig+0x368>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4618      	mov	r0, r3
 8002638:	f7fe fe10 	bl	800125c <HAL_InitTick>
 800263c:	4603      	mov	r3, r0
 800263e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002640:	7bfb      	ldrb	r3, [r7, #15]
}
 8002642:	4618      	mov	r0, r3
 8002644:	3718      	adds	r7, #24
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	58024400 	.word	0x58024400
 8002650:	0800624c 	.word	0x0800624c
 8002654:	24000004 	.word	0x24000004
 8002658:	24000000 	.word	0x24000000
 800265c:	24000024 	.word	0x24000024

08002660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002660:	b480      	push	{r7}
 8002662:	b089      	sub	sp, #36	@ 0x24
 8002664:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002666:	4bb3      	ldr	r3, [pc, #716]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002668:	691b      	ldr	r3, [r3, #16]
 800266a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800266e:	2b18      	cmp	r3, #24
 8002670:	f200 8155 	bhi.w	800291e <HAL_RCC_GetSysClockFreq+0x2be>
 8002674:	a201      	add	r2, pc, #4	@ (adr r2, 800267c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800267a:	bf00      	nop
 800267c:	080026e1 	.word	0x080026e1
 8002680:	0800291f 	.word	0x0800291f
 8002684:	0800291f 	.word	0x0800291f
 8002688:	0800291f 	.word	0x0800291f
 800268c:	0800291f 	.word	0x0800291f
 8002690:	0800291f 	.word	0x0800291f
 8002694:	0800291f 	.word	0x0800291f
 8002698:	0800291f 	.word	0x0800291f
 800269c:	08002707 	.word	0x08002707
 80026a0:	0800291f 	.word	0x0800291f
 80026a4:	0800291f 	.word	0x0800291f
 80026a8:	0800291f 	.word	0x0800291f
 80026ac:	0800291f 	.word	0x0800291f
 80026b0:	0800291f 	.word	0x0800291f
 80026b4:	0800291f 	.word	0x0800291f
 80026b8:	0800291f 	.word	0x0800291f
 80026bc:	0800270d 	.word	0x0800270d
 80026c0:	0800291f 	.word	0x0800291f
 80026c4:	0800291f 	.word	0x0800291f
 80026c8:	0800291f 	.word	0x0800291f
 80026cc:	0800291f 	.word	0x0800291f
 80026d0:	0800291f 	.word	0x0800291f
 80026d4:	0800291f 	.word	0x0800291f
 80026d8:	0800291f 	.word	0x0800291f
 80026dc:	08002713 	.word	0x08002713
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80026e0:	4b94      	ldr	r3, [pc, #592]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0320 	and.w	r3, r3, #32
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d009      	beq.n	8002700 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80026ec:	4b91      	ldr	r3, [pc, #580]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	08db      	lsrs	r3, r3, #3
 80026f2:	f003 0303 	and.w	r3, r3, #3
 80026f6:	4a90      	ldr	r2, [pc, #576]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80026f8:	fa22 f303 	lsr.w	r3, r2, r3
 80026fc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80026fe:	e111      	b.n	8002924 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002700:	4b8d      	ldr	r3, [pc, #564]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002702:	61bb      	str	r3, [r7, #24]
      break;
 8002704:	e10e      	b.n	8002924 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002706:	4b8d      	ldr	r3, [pc, #564]	@ (800293c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002708:	61bb      	str	r3, [r7, #24]
      break;
 800270a:	e10b      	b.n	8002924 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800270c:	4b8c      	ldr	r3, [pc, #560]	@ (8002940 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800270e:	61bb      	str	r3, [r7, #24]
      break;
 8002710:	e108      	b.n	8002924 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002712:	4b88      	ldr	r3, [pc, #544]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002716:	f003 0303 	and.w	r3, r3, #3
 800271a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800271c:	4b85      	ldr	r3, [pc, #532]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800271e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002720:	091b      	lsrs	r3, r3, #4
 8002722:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002726:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002728:	4b82      	ldr	r3, [pc, #520]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800272a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800272c:	f003 0301 	and.w	r3, r3, #1
 8002730:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002732:	4b80      	ldr	r3, [pc, #512]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002734:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002736:	08db      	lsrs	r3, r3, #3
 8002738:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	fb02 f303 	mul.w	r3, r2, r3
 8002742:	ee07 3a90 	vmov	s15, r3
 8002746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800274a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80e1 	beq.w	8002918 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	2b02      	cmp	r3, #2
 800275a:	f000 8083 	beq.w	8002864 <HAL_RCC_GetSysClockFreq+0x204>
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2b02      	cmp	r3, #2
 8002762:	f200 80a1 	bhi.w	80028a8 <HAL_RCC_GetSysClockFreq+0x248>
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d003      	beq.n	8002774 <HAL_RCC_GetSysClockFreq+0x114>
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	2b01      	cmp	r3, #1
 8002770:	d056      	beq.n	8002820 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002772:	e099      	b.n	80028a8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002774:	4b6f      	ldr	r3, [pc, #444]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	f003 0320 	and.w	r3, r3, #32
 800277c:	2b00      	cmp	r3, #0
 800277e:	d02d      	beq.n	80027dc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002780:	4b6c      	ldr	r3, [pc, #432]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	08db      	lsrs	r3, r3, #3
 8002786:	f003 0303 	and.w	r3, r3, #3
 800278a:	4a6b      	ldr	r2, [pc, #428]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800278c:	fa22 f303 	lsr.w	r3, r2, r3
 8002790:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	ee07 3a90 	vmov	s15, r3
 8002798:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800279c:	693b      	ldr	r3, [r7, #16]
 800279e:	ee07 3a90 	vmov	s15, r3
 80027a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027aa:	4b62      	ldr	r3, [pc, #392]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027b2:	ee07 3a90 	vmov	s15, r3
 80027b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80027be:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002944 <HAL_RCC_GetSysClockFreq+0x2e4>
 80027c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80027c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80027ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80027ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80027d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80027da:	e087      	b.n	80028ec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	ee07 3a90 	vmov	s15, r3
 80027e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027e6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002948 <HAL_RCC_GetSysClockFreq+0x2e8>
 80027ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80027ee:	4b51      	ldr	r3, [pc, #324]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027f6:	ee07 3a90 	vmov	s15, r3
 80027fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80027fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8002802:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002944 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002806:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800280a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800280e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002812:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800281e:	e065      	b.n	80028ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	ee07 3a90 	vmov	s15, r3
 8002826:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800282a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800294c <HAL_RCC_GetSysClockFreq+0x2ec>
 800282e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002832:	4b40      	ldr	r3, [pc, #256]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800283a:	ee07 3a90 	vmov	s15, r3
 800283e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002842:	ed97 6a02 	vldr	s12, [r7, #8]
 8002846:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002944 <HAL_RCC_GetSysClockFreq+0x2e4>
 800284a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800284e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002852:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002856:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800285a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800285e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002862:	e043      	b.n	80028ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	ee07 3a90 	vmov	s15, r3
 800286a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800286e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002950 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002872:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002876:	4b2f      	ldr	r3, [pc, #188]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800287e:	ee07 3a90 	vmov	s15, r3
 8002882:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002886:	ed97 6a02 	vldr	s12, [r7, #8]
 800288a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002944 <HAL_RCC_GetSysClockFreq+0x2e4>
 800288e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002892:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002896:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800289a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800289e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80028a6:	e021      	b.n	80028ec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	ee07 3a90 	vmov	s15, r3
 80028ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028b2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800294c <HAL_RCC_GetSysClockFreq+0x2ec>
 80028b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028c2:	ee07 3a90 	vmov	s15, r3
 80028c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80028ce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002944 <HAL_RCC_GetSysClockFreq+0x2e4>
 80028d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80028ea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80028ec:	4b11      	ldr	r3, [pc, #68]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f0:	0a5b      	lsrs	r3, r3, #9
 80028f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80028f6:	3301      	adds	r3, #1
 80028f8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	ee07 3a90 	vmov	s15, r3
 8002900:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002904:	edd7 6a07 	vldr	s13, [r7, #28]
 8002908:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800290c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002910:	ee17 3a90 	vmov	r3, s15
 8002914:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002916:	e005      	b.n	8002924 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002918:	2300      	movs	r3, #0
 800291a:	61bb      	str	r3, [r7, #24]
      break;
 800291c:	e002      	b.n	8002924 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800291e:	4b07      	ldr	r3, [pc, #28]	@ (800293c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002920:	61bb      	str	r3, [r7, #24]
      break;
 8002922:	bf00      	nop
  }

  return sysclockfreq;
 8002924:	69bb      	ldr	r3, [r7, #24]
}
 8002926:	4618      	mov	r0, r3
 8002928:	3724      	adds	r7, #36	@ 0x24
 800292a:	46bd      	mov	sp, r7
 800292c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002930:	4770      	bx	lr
 8002932:	bf00      	nop
 8002934:	58024400 	.word	0x58024400
 8002938:	03d09000 	.word	0x03d09000
 800293c:	003d0900 	.word	0x003d0900
 8002940:	007a1200 	.word	0x007a1200
 8002944:	46000000 	.word	0x46000000
 8002948:	4c742400 	.word	0x4c742400
 800294c:	4a742400 	.word	0x4a742400
 8002950:	4af42400 	.word	0x4af42400

08002954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b082      	sub	sp, #8
 8002958:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800295a:	f7ff fe81 	bl	8002660 <HAL_RCC_GetSysClockFreq>
 800295e:	4602      	mov	r2, r0
 8002960:	4b10      	ldr	r3, [pc, #64]	@ (80029a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8002962:	699b      	ldr	r3, [r3, #24]
 8002964:	0a1b      	lsrs	r3, r3, #8
 8002966:	f003 030f 	and.w	r3, r3, #15
 800296a:	490f      	ldr	r1, [pc, #60]	@ (80029a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800296c:	5ccb      	ldrb	r3, [r1, r3]
 800296e:	f003 031f 	and.w	r3, r3, #31
 8002972:	fa22 f303 	lsr.w	r3, r2, r3
 8002976:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002978:	4b0a      	ldr	r3, [pc, #40]	@ (80029a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800297a:	699b      	ldr	r3, [r3, #24]
 800297c:	f003 030f 	and.w	r3, r3, #15
 8002980:	4a09      	ldr	r2, [pc, #36]	@ (80029a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8002982:	5cd3      	ldrb	r3, [r2, r3]
 8002984:	f003 031f 	and.w	r3, r3, #31
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	fa22 f303 	lsr.w	r3, r2, r3
 800298e:	4a07      	ldr	r2, [pc, #28]	@ (80029ac <HAL_RCC_GetHCLKFreq+0x58>)
 8002990:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002992:	4a07      	ldr	r2, [pc, #28]	@ (80029b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002998:	4b04      	ldr	r3, [pc, #16]	@ (80029ac <HAL_RCC_GetHCLKFreq+0x58>)
 800299a:	681b      	ldr	r3, [r3, #0]
}
 800299c:	4618      	mov	r0, r3
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	58024400 	.word	0x58024400
 80029a8:	0800624c 	.word	0x0800624c
 80029ac:	24000004 	.word	0x24000004
 80029b0:	24000000 	.word	0x24000000

080029b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80029b8:	f7ff ffcc 	bl	8002954 <HAL_RCC_GetHCLKFreq>
 80029bc:	4602      	mov	r2, r0
 80029be:	4b06      	ldr	r3, [pc, #24]	@ (80029d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029c0:	69db      	ldr	r3, [r3, #28]
 80029c2:	091b      	lsrs	r3, r3, #4
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	4904      	ldr	r1, [pc, #16]	@ (80029dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80029ca:	5ccb      	ldrb	r3, [r1, r3]
 80029cc:	f003 031f 	and.w	r3, r3, #31
 80029d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	58024400 	.word	0x58024400
 80029dc:	0800624c 	.word	0x0800624c

080029e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80029e4:	f7ff ffb6 	bl	8002954 <HAL_RCC_GetHCLKFreq>
 80029e8:	4602      	mov	r2, r0
 80029ea:	4b06      	ldr	r3, [pc, #24]	@ (8002a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029ec:	69db      	ldr	r3, [r3, #28]
 80029ee:	0a1b      	lsrs	r3, r3, #8
 80029f0:	f003 0307 	and.w	r3, r3, #7
 80029f4:	4904      	ldr	r1, [pc, #16]	@ (8002a08 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029f6:	5ccb      	ldrb	r3, [r1, r3]
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	58024400 	.word	0x58024400
 8002a08:	0800624c 	.word	0x0800624c

08002a0c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a0c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a10:	b0ca      	sub	sp, #296	@ 0x128
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a18:	2300      	movs	r3, #0
 8002a1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a1e:	2300      	movs	r3, #0
 8002a20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a2c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002a30:	2500      	movs	r5, #0
 8002a32:	ea54 0305 	orrs.w	r3, r4, r5
 8002a36:	d049      	beq.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a3c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a3e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002a42:	d02f      	beq.n	8002aa4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002a44:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002a48:	d828      	bhi.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002a4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a4e:	d01a      	beq.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002a50:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002a54:	d822      	bhi.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002a5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a5e:	d007      	beq.n	8002a70 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002a60:	e01c      	b.n	8002a9c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002a62:	4bb8      	ldr	r3, [pc, #736]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a66:	4ab7      	ldr	r2, [pc, #732]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002a68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a6c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002a6e:	e01a      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002a70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a74:	3308      	adds	r3, #8
 8002a76:	2102      	movs	r1, #2
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f001 fc8f 	bl	800439c <RCCEx_PLL2_Config>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002a84:	e00f      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002a86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002a8a:	3328      	adds	r3, #40	@ 0x28
 8002a8c:	2102      	movs	r1, #2
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f001 fd36 	bl	8004500 <RCCEx_PLL3_Config>
 8002a94:	4603      	mov	r3, r0
 8002a96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002a9a:	e004      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002aa2:	e000      	b.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002aa4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002aa6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d10a      	bne.n	8002ac4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002aae:	4ba5      	ldr	r3, [pc, #660]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ab0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ab2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002aba:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002abc:	4aa1      	ldr	r2, [pc, #644]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002abe:	430b      	orrs	r3, r1
 8002ac0:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ac2:	e003      	b.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ac4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ac8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ad4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002ad8:	f04f 0900 	mov.w	r9, #0
 8002adc:	ea58 0309 	orrs.w	r3, r8, r9
 8002ae0:	d047      	beq.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae8:	2b04      	cmp	r3, #4
 8002aea:	d82a      	bhi.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002aec:	a201      	add	r2, pc, #4	@ (adr r2, 8002af4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002aee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af2:	bf00      	nop
 8002af4:	08002b09 	.word	0x08002b09
 8002af8:	08002b17 	.word	0x08002b17
 8002afc:	08002b2d 	.word	0x08002b2d
 8002b00:	08002b4b 	.word	0x08002b4b
 8002b04:	08002b4b 	.word	0x08002b4b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002b08:	4b8e      	ldr	r3, [pc, #568]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b0c:	4a8d      	ldr	r2, [pc, #564]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b0e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b12:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b14:	e01a      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002b16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b1a:	3308      	adds	r3, #8
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f001 fc3c 	bl	800439c <RCCEx_PLL2_Config>
 8002b24:	4603      	mov	r3, r0
 8002b26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b2a:	e00f      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b30:	3328      	adds	r3, #40	@ 0x28
 8002b32:	2100      	movs	r1, #0
 8002b34:	4618      	mov	r0, r3
 8002b36:	f001 fce3 	bl	8004500 <RCCEx_PLL3_Config>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002b40:	e004      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b42:	2301      	movs	r3, #1
 8002b44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002b48:	e000      	b.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002b4a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d10a      	bne.n	8002b6a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002b54:	4b7b      	ldr	r3, [pc, #492]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b58:	f023 0107 	bic.w	r1, r3, #7
 8002b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b62:	4a78      	ldr	r2, [pc, #480]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002b64:	430b      	orrs	r3, r1
 8002b66:	6513      	str	r3, [r2, #80]	@ 0x50
 8002b68:	e003      	b.n	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002b6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002b72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b7a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002b7e:	f04f 0b00 	mov.w	fp, #0
 8002b82:	ea5a 030b 	orrs.w	r3, sl, fp
 8002b86:	d04c      	beq.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002b8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b92:	d030      	beq.n	8002bf6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002b94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b98:	d829      	bhi.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002b9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002b9c:	d02d      	beq.n	8002bfa <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002b9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002ba0:	d825      	bhi.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002ba2:	2b80      	cmp	r3, #128	@ 0x80
 8002ba4:	d018      	beq.n	8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002ba6:	2b80      	cmp	r3, #128	@ 0x80
 8002ba8:	d821      	bhi.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d002      	beq.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002bae:	2b40      	cmp	r3, #64	@ 0x40
 8002bb0:	d007      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002bb2:	e01c      	b.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002bb4:	4b63      	ldr	r3, [pc, #396]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb8:	4a62      	ldr	r2, [pc, #392]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002bba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bbe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002bc0:	e01c      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bc6:	3308      	adds	r3, #8
 8002bc8:	2100      	movs	r1, #0
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f001 fbe6 	bl	800439c <RCCEx_PLL2_Config>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002bd6:	e011      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002bdc:	3328      	adds	r3, #40	@ 0x28
 8002bde:	2100      	movs	r1, #0
 8002be0:	4618      	mov	r0, r3
 8002be2:	f001 fc8d 	bl	8004500 <RCCEx_PLL3_Config>
 8002be6:	4603      	mov	r3, r0
 8002be8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002bec:	e006      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002bf4:	e002      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002bf6:	bf00      	nop
 8002bf8:	e000      	b.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002bfa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002bfc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d10a      	bne.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002c04:	4b4f      	ldr	r3, [pc, #316]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c08:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c12:	4a4c      	ldr	r2, [pc, #304]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c14:	430b      	orrs	r3, r1
 8002c16:	6513      	str	r3, [r2, #80]	@ 0x50
 8002c18:	e003      	b.n	8002c22 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002c1e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c2a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002c2e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002c32:	2300      	movs	r3, #0
 8002c34:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002c38:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	d053      	beq.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c46:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002c4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c4e:	d035      	beq.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002c50:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c54:	d82e      	bhi.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002c56:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002c5a:	d031      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002c5c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002c60:	d828      	bhi.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002c62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c66:	d01a      	beq.n	8002c9e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002c68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c6c:	d822      	bhi.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d003      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002c72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002c76:	d007      	beq.n	8002c88 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002c78:	e01c      	b.n	8002cb4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c7a:	4b32      	ldr	r3, [pc, #200]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	4a31      	ldr	r2, [pc, #196]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002c80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002c86:	e01c      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002c88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c8c:	3308      	adds	r3, #8
 8002c8e:	2100      	movs	r1, #0
 8002c90:	4618      	mov	r0, r3
 8002c92:	f001 fb83 	bl	800439c <RCCEx_PLL2_Config>
 8002c96:	4603      	mov	r3, r0
 8002c98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002c9c:	e011      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ca2:	3328      	adds	r3, #40	@ 0x28
 8002ca4:	2100      	movs	r1, #0
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f001 fc2a 	bl	8004500 <RCCEx_PLL3_Config>
 8002cac:	4603      	mov	r3, r0
 8002cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002cb2:	e006      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002cba:	e002      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002cbc:	bf00      	nop
 8002cbe:	e000      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002cc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10b      	bne.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002cca:	4b1e      	ldr	r3, [pc, #120]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cce:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cd6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002cda:	4a1a      	ldr	r2, [pc, #104]	@ (8002d44 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002cdc:	430b      	orrs	r3, r1
 8002cde:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ce0:	e003      	b.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ce6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002cf6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002d00:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002d04:	460b      	mov	r3, r1
 8002d06:	4313      	orrs	r3, r2
 8002d08:	d056      	beq.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002d0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d0e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002d12:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d16:	d038      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002d18:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002d1c:	d831      	bhi.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002d1e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d22:	d034      	beq.n	8002d8e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8002d24:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002d28:	d82b      	bhi.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002d2a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d2e:	d01d      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8002d30:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002d34:	d825      	bhi.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d006      	beq.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8002d3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d3e:	d00a      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8002d40:	e01f      	b.n	8002d82 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002d42:	bf00      	nop
 8002d44:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d48:	4ba2      	ldr	r3, [pc, #648]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4c:	4aa1      	ldr	r2, [pc, #644]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d54:	e01c      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d5a:	3308      	adds	r3, #8
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f001 fb1c 	bl	800439c <RCCEx_PLL2_Config>
 8002d64:	4603      	mov	r3, r0
 8002d66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002d6a:	e011      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d70:	3328      	adds	r3, #40	@ 0x28
 8002d72:	2100      	movs	r1, #0
 8002d74:	4618      	mov	r0, r3
 8002d76:	f001 fbc3 	bl	8004500 <RCCEx_PLL3_Config>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002d80:	e006      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d88:	e002      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002d8a:	bf00      	nop
 8002d8c:	e000      	b.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8002d8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d10b      	bne.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002d98:	4b8e      	ldr	r3, [pc, #568]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d9c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002da4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002da8:	4a8a      	ldr	r2, [pc, #552]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002daa:	430b      	orrs	r3, r1
 8002dac:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dae:	e003      	b.n	8002db8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002db0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002db4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8002dc4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8002dc8:	2300      	movs	r3, #0
 8002dca:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8002dce:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	4313      	orrs	r3, r2
 8002dd6:	d03a      	beq.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8002dd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ddc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dde:	2b30      	cmp	r3, #48	@ 0x30
 8002de0:	d01f      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8002de2:	2b30      	cmp	r3, #48	@ 0x30
 8002de4:	d819      	bhi.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002de6:	2b20      	cmp	r3, #32
 8002de8:	d00c      	beq.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8002dea:	2b20      	cmp	r3, #32
 8002dec:	d815      	bhi.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d019      	beq.n	8002e26 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002df2:	2b10      	cmp	r3, #16
 8002df4:	d111      	bne.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002df6:	4b77      	ldr	r3, [pc, #476]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dfa:	4a76      	ldr	r2, [pc, #472]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002dfc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002e02:	e011      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002e04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e08:	3308      	adds	r3, #8
 8002e0a:	2102      	movs	r1, #2
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f001 fac5 	bl	800439c <RCCEx_PLL2_Config>
 8002e12:	4603      	mov	r3, r0
 8002e14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8002e18:	e006      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e20:	e002      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002e22:	bf00      	nop
 8002e24:	e000      	b.n	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8002e26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d10a      	bne.n	8002e46 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002e30:	4b68      	ldr	r3, [pc, #416]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e34:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8002e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e3e:	4a65      	ldr	r2, [pc, #404]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002e40:	430b      	orrs	r3, r1
 8002e42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e44:	e003      	b.n	8002e4e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002e4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e56:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002e5a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8002e5e:	2300      	movs	r3, #0
 8002e60:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8002e64:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8002e68:	460b      	mov	r3, r1
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	d051      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8002e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e78:	d035      	beq.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8002e7a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e7e:	d82e      	bhi.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002e80:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002e84:	d031      	beq.n	8002eea <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8002e86:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002e8a:	d828      	bhi.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002e8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e90:	d01a      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8002e92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e96:	d822      	bhi.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d003      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8002e9c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ea0:	d007      	beq.n	8002eb2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8002ea2:	e01c      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002ea4:	4b4b      	ldr	r3, [pc, #300]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ea6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea8:	4a4a      	ldr	r2, [pc, #296]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002eaa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002eae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002eb0:	e01c      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002eb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002eb6:	3308      	adds	r3, #8
 8002eb8:	2100      	movs	r1, #0
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f001 fa6e 	bl	800439c <RCCEx_PLL2_Config>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002ec6:	e011      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002ec8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ecc:	3328      	adds	r3, #40	@ 0x28
 8002ece:	2100      	movs	r1, #0
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f001 fb15 	bl	8004500 <RCCEx_PLL3_Config>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8002edc:	e006      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002ee4:	e002      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002ee6:	bf00      	nop
 8002ee8:	e000      	b.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8002eea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10a      	bne.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002ef4:	4b37      	ldr	r3, [pc, #220]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002ef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ef8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8002efc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f02:	4a34      	ldr	r2, [pc, #208]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002f04:	430b      	orrs	r3, r1
 8002f06:	6513      	str	r3, [r2, #80]	@ 0x50
 8002f08:	e003      	b.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002f0e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f1a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002f1e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002f22:	2300      	movs	r3, #0
 8002f24:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8002f28:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8002f2c:	460b      	mov	r3, r1
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	d056      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8002f32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f3c:	d033      	beq.n	8002fa6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8002f3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f42:	d82c      	bhi.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002f44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002f48:	d02f      	beq.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8002f4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002f4e:	d826      	bhi.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002f50:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f54:	d02b      	beq.n	8002fae <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8002f56:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002f5a:	d820      	bhi.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002f5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f60:	d012      	beq.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8002f62:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f66:	d81a      	bhi.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d022      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8002f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f70:	d115      	bne.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8002f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f76:	3308      	adds	r3, #8
 8002f78:	2101      	movs	r1, #1
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f001 fa0e 	bl	800439c <RCCEx_PLL2_Config>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002f86:	e015      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8002f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f8c:	3328      	adds	r3, #40	@ 0x28
 8002f8e:	2101      	movs	r1, #1
 8002f90:	4618      	mov	r0, r3
 8002f92:	f001 fab5 	bl	8004500 <RCCEx_PLL3_Config>
 8002f96:	4603      	mov	r3, r0
 8002f98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8002f9c:	e00a      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002fa4:	e006      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002fa6:	bf00      	nop
 8002fa8:	e004      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002faa:	bf00      	nop
 8002fac:	e002      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002fae:	bf00      	nop
 8002fb0:	e000      	b.n	8002fb4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8002fb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d10d      	bne.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8002fbc:	4b05      	ldr	r3, [pc, #20]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fc0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8002fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fc8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fca:	4a02      	ldr	r2, [pc, #8]	@ (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8002fcc:	430b      	orrs	r3, r1
 8002fce:	6513      	str	r3, [r2, #80]	@ 0x50
 8002fd0:	e006      	b.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8002fd2:	bf00      	nop
 8002fd4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fd8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fdc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8002fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fe8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002fec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002ff6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	d055      	beq.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003000:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003004:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003008:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800300c:	d033      	beq.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800300e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003012:	d82c      	bhi.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003014:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003018:	d02f      	beq.n	800307a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800301a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800301e:	d826      	bhi.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003020:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003024:	d02b      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003026:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800302a:	d820      	bhi.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800302c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003030:	d012      	beq.n	8003058 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003032:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003036:	d81a      	bhi.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003038:	2b00      	cmp	r3, #0
 800303a:	d022      	beq.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800303c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003040:	d115      	bne.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003042:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003046:	3308      	adds	r3, #8
 8003048:	2101      	movs	r1, #1
 800304a:	4618      	mov	r0, r3
 800304c:	f001 f9a6 	bl	800439c <RCCEx_PLL2_Config>
 8003050:	4603      	mov	r3, r0
 8003052:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003056:	e015      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003058:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800305c:	3328      	adds	r3, #40	@ 0x28
 800305e:	2101      	movs	r1, #1
 8003060:	4618      	mov	r0, r3
 8003062:	f001 fa4d 	bl	8004500 <RCCEx_PLL3_Config>
 8003066:	4603      	mov	r3, r0
 8003068:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800306c:	e00a      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003074:	e006      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003076:	bf00      	nop
 8003078:	e004      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800307a:	bf00      	nop
 800307c:	e002      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800307e:	bf00      	nop
 8003080:	e000      	b.n	8003084 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003082:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003084:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003088:	2b00      	cmp	r3, #0
 800308a:	d10b      	bne.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800308c:	4ba3      	ldr	r3, [pc, #652]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800308e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003090:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003098:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800309c:	4a9f      	ldr	r2, [pc, #636]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800309e:	430b      	orrs	r3, r1
 80030a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80030a2:	e003      	b.n	80030ac <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80030a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80030ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80030b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80030bc:	2300      	movs	r3, #0
 80030be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80030c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80030c6:	460b      	mov	r3, r1
 80030c8:	4313      	orrs	r3, r2
 80030ca:	d037      	beq.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80030cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80030d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030d6:	d00e      	beq.n	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80030d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80030dc:	d816      	bhi.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x700>
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d018      	beq.n	8003114 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80030e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80030e6:	d111      	bne.n	800310c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030e8:	4b8c      	ldr	r3, [pc, #560]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ec:	4a8b      	ldr	r2, [pc, #556]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80030ee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030f2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80030f4:	e00f      	b.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80030f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030fa:	3308      	adds	r3, #8
 80030fc:	2101      	movs	r1, #1
 80030fe:	4618      	mov	r0, r3
 8003100:	f001 f94c 	bl	800439c <RCCEx_PLL2_Config>
 8003104:	4603      	mov	r3, r0
 8003106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800310a:	e004      	b.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003112:	e000      	b.n	8003116 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003114:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003116:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800311a:	2b00      	cmp	r3, #0
 800311c:	d10a      	bne.n	8003134 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800311e:	4b7f      	ldr	r3, [pc, #508]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003122:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003126:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800312a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800312c:	4a7b      	ldr	r2, [pc, #492]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800312e:	430b      	orrs	r3, r1
 8003130:	6513      	str	r3, [r2, #80]	@ 0x50
 8003132:	e003      	b.n	800313c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003134:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003138:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800313c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003144:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003148:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800314c:	2300      	movs	r3, #0
 800314e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003152:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003156:	460b      	mov	r3, r1
 8003158:	4313      	orrs	r3, r2
 800315a:	d039      	beq.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800315c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003160:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003162:	2b03      	cmp	r3, #3
 8003164:	d81c      	bhi.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003166:	a201      	add	r2, pc, #4	@ (adr r2, 800316c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316c:	080031a9 	.word	0x080031a9
 8003170:	0800317d 	.word	0x0800317d
 8003174:	0800318b 	.word	0x0800318b
 8003178:	080031a9 	.word	0x080031a9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800317c:	4b67      	ldr	r3, [pc, #412]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800317e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003180:	4a66      	ldr	r2, [pc, #408]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003182:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003186:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003188:	e00f      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800318a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800318e:	3308      	adds	r3, #8
 8003190:	2102      	movs	r1, #2
 8003192:	4618      	mov	r0, r3
 8003194:	f001 f902 	bl	800439c <RCCEx_PLL2_Config>
 8003198:	4603      	mov	r3, r0
 800319a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800319e:	e004      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031a6:	e000      	b.n	80031aa <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80031a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10a      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80031b2:	4b5a      	ldr	r3, [pc, #360]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80031b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031b6:	f023 0103 	bic.w	r1, r3, #3
 80031ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80031c0:	4a56      	ldr	r2, [pc, #344]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80031c2:	430b      	orrs	r3, r1
 80031c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031c6:	e003      	b.n	80031d0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80031dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031e0:	2300      	movs	r3, #0
 80031e2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031e6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80031ea:	460b      	mov	r3, r1
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f000 809f 	beq.w	8003330 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031f2:	4b4b      	ldr	r3, [pc, #300]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4a4a      	ldr	r2, [pc, #296]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80031f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031fc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031fe:	f7fe f877 	bl	80012f0 <HAL_GetTick>
 8003202:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003206:	e00b      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003208:	f7fe f872 	bl	80012f0 <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b64      	cmp	r3, #100	@ 0x64
 8003216:	d903      	bls.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800321e:	e005      	b.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003220:	4b3f      	ldr	r3, [pc, #252]	@ (8003320 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003228:	2b00      	cmp	r3, #0
 800322a:	d0ed      	beq.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800322c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003230:	2b00      	cmp	r3, #0
 8003232:	d179      	bne.n	8003328 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003234:	4b39      	ldr	r3, [pc, #228]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003236:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800323c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003240:	4053      	eors	r3, r2
 8003242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003246:	2b00      	cmp	r3, #0
 8003248:	d015      	beq.n	8003276 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800324a:	4b34      	ldr	r3, [pc, #208]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800324c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800324e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003252:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003256:	4b31      	ldr	r3, [pc, #196]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800325a:	4a30      	ldr	r2, [pc, #192]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800325c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003260:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003262:	4b2e      	ldr	r3, [pc, #184]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003266:	4a2d      	ldr	r2, [pc, #180]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003268:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800326c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800326e:	4a2b      	ldr	r2, [pc, #172]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003270:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003274:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800327a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800327e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003282:	d118      	bne.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003284:	f7fe f834 	bl	80012f0 <HAL_GetTick>
 8003288:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800328c:	e00d      	b.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800328e:	f7fe f82f 	bl	80012f0 <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003298:	1ad2      	subs	r2, r2, r3
 800329a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800329e:	429a      	cmp	r2, r3
 80032a0:	d903      	bls.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80032a8:	e005      	b.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80032aa:	4b1c      	ldr	r3, [pc, #112]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d0eb      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80032b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d129      	bne.n	8003312 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80032c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032ce:	d10e      	bne.n	80032ee <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80032d0:	4b12      	ldr	r3, [pc, #72]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80032d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032dc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80032e0:	091a      	lsrs	r2, r3, #4
 80032e2:	4b10      	ldr	r3, [pc, #64]	@ (8003324 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	4a0d      	ldr	r2, [pc, #52]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032e8:	430b      	orrs	r3, r1
 80032ea:	6113      	str	r3, [r2, #16]
 80032ec:	e005      	b.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80032ee:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	4a0a      	ldr	r2, [pc, #40]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80032f8:	6113      	str	r3, [r2, #16]
 80032fa:	4b08      	ldr	r3, [pc, #32]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80032fc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80032fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003302:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003306:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800330a:	4a04      	ldr	r2, [pc, #16]	@ (800331c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800330c:	430b      	orrs	r3, r1
 800330e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003310:	e00e      	b.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003312:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003316:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800331a:	e009      	b.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800331c:	58024400 	.word	0x58024400
 8003320:	58024800 	.word	0x58024800
 8003324:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003328:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800332c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003338:	f002 0301 	and.w	r3, r2, #1
 800333c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003340:	2300      	movs	r3, #0
 8003342:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003346:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800334a:	460b      	mov	r3, r1
 800334c:	4313      	orrs	r3, r2
 800334e:	f000 8089 	beq.w	8003464 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003356:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003358:	2b28      	cmp	r3, #40	@ 0x28
 800335a:	d86b      	bhi.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800335c:	a201      	add	r2, pc, #4	@ (adr r2, 8003364 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800335e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003362:	bf00      	nop
 8003364:	0800343d 	.word	0x0800343d
 8003368:	08003435 	.word	0x08003435
 800336c:	08003435 	.word	0x08003435
 8003370:	08003435 	.word	0x08003435
 8003374:	08003435 	.word	0x08003435
 8003378:	08003435 	.word	0x08003435
 800337c:	08003435 	.word	0x08003435
 8003380:	08003435 	.word	0x08003435
 8003384:	08003409 	.word	0x08003409
 8003388:	08003435 	.word	0x08003435
 800338c:	08003435 	.word	0x08003435
 8003390:	08003435 	.word	0x08003435
 8003394:	08003435 	.word	0x08003435
 8003398:	08003435 	.word	0x08003435
 800339c:	08003435 	.word	0x08003435
 80033a0:	08003435 	.word	0x08003435
 80033a4:	0800341f 	.word	0x0800341f
 80033a8:	08003435 	.word	0x08003435
 80033ac:	08003435 	.word	0x08003435
 80033b0:	08003435 	.word	0x08003435
 80033b4:	08003435 	.word	0x08003435
 80033b8:	08003435 	.word	0x08003435
 80033bc:	08003435 	.word	0x08003435
 80033c0:	08003435 	.word	0x08003435
 80033c4:	0800343d 	.word	0x0800343d
 80033c8:	08003435 	.word	0x08003435
 80033cc:	08003435 	.word	0x08003435
 80033d0:	08003435 	.word	0x08003435
 80033d4:	08003435 	.word	0x08003435
 80033d8:	08003435 	.word	0x08003435
 80033dc:	08003435 	.word	0x08003435
 80033e0:	08003435 	.word	0x08003435
 80033e4:	0800343d 	.word	0x0800343d
 80033e8:	08003435 	.word	0x08003435
 80033ec:	08003435 	.word	0x08003435
 80033f0:	08003435 	.word	0x08003435
 80033f4:	08003435 	.word	0x08003435
 80033f8:	08003435 	.word	0x08003435
 80033fc:	08003435 	.word	0x08003435
 8003400:	08003435 	.word	0x08003435
 8003404:	0800343d 	.word	0x0800343d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003408:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800340c:	3308      	adds	r3, #8
 800340e:	2101      	movs	r1, #1
 8003410:	4618      	mov	r0, r3
 8003412:	f000 ffc3 	bl	800439c <RCCEx_PLL2_Config>
 8003416:	4603      	mov	r3, r0
 8003418:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800341c:	e00f      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800341e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003422:	3328      	adds	r3, #40	@ 0x28
 8003424:	2101      	movs	r1, #1
 8003426:	4618      	mov	r0, r3
 8003428:	f001 f86a 	bl	8004500 <RCCEx_PLL3_Config>
 800342c:	4603      	mov	r3, r0
 800342e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003432:	e004      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800343a:	e000      	b.n	800343e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800343c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800343e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10a      	bne.n	800345c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003446:	4bbf      	ldr	r3, [pc, #764]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800344a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800344e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003452:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003454:	4abb      	ldr	r2, [pc, #748]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003456:	430b      	orrs	r3, r1
 8003458:	6553      	str	r3, [r2, #84]	@ 0x54
 800345a:	e003      	b.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800345c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003460:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800346c:	f002 0302 	and.w	r3, r2, #2
 8003470:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003474:	2300      	movs	r3, #0
 8003476:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800347a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800347e:	460b      	mov	r3, r1
 8003480:	4313      	orrs	r3, r2
 8003482:	d041      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003488:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800348a:	2b05      	cmp	r3, #5
 800348c:	d824      	bhi.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800348e:	a201      	add	r2, pc, #4	@ (adr r2, 8003494 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003494:	080034e1 	.word	0x080034e1
 8003498:	080034ad 	.word	0x080034ad
 800349c:	080034c3 	.word	0x080034c3
 80034a0:	080034e1 	.word	0x080034e1
 80034a4:	080034e1 	.word	0x080034e1
 80034a8:	080034e1 	.word	0x080034e1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80034ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b0:	3308      	adds	r3, #8
 80034b2:	2101      	movs	r1, #1
 80034b4:	4618      	mov	r0, r3
 80034b6:	f000 ff71 	bl	800439c <RCCEx_PLL2_Config>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80034c0:	e00f      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80034c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034c6:	3328      	adds	r3, #40	@ 0x28
 80034c8:	2101      	movs	r1, #1
 80034ca:	4618      	mov	r0, r3
 80034cc:	f001 f818 	bl	8004500 <RCCEx_PLL3_Config>
 80034d0:	4603      	mov	r3, r0
 80034d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80034d6:	e004      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034de:	e000      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80034e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10a      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80034ea:	4b96      	ldr	r3, [pc, #600]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80034ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ee:	f023 0107 	bic.w	r1, r3, #7
 80034f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034f8:	4a92      	ldr	r2, [pc, #584]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80034fa:	430b      	orrs	r3, r1
 80034fc:	6553      	str	r3, [r2, #84]	@ 0x54
 80034fe:	e003      	b.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003500:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003504:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800350c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003510:	f002 0304 	and.w	r3, r2, #4
 8003514:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003518:	2300      	movs	r3, #0
 800351a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800351e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003522:	460b      	mov	r3, r1
 8003524:	4313      	orrs	r3, r2
 8003526:	d044      	beq.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003528:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800352c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003530:	2b05      	cmp	r3, #5
 8003532:	d825      	bhi.n	8003580 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003534:	a201      	add	r2, pc, #4	@ (adr r2, 800353c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353a:	bf00      	nop
 800353c:	08003589 	.word	0x08003589
 8003540:	08003555 	.word	0x08003555
 8003544:	0800356b 	.word	0x0800356b
 8003548:	08003589 	.word	0x08003589
 800354c:	08003589 	.word	0x08003589
 8003550:	08003589 	.word	0x08003589
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003554:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003558:	3308      	adds	r3, #8
 800355a:	2101      	movs	r1, #1
 800355c:	4618      	mov	r0, r3
 800355e:	f000 ff1d 	bl	800439c <RCCEx_PLL2_Config>
 8003562:	4603      	mov	r3, r0
 8003564:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003568:	e00f      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800356a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800356e:	3328      	adds	r3, #40	@ 0x28
 8003570:	2101      	movs	r1, #1
 8003572:	4618      	mov	r0, r3
 8003574:	f000 ffc4 	bl	8004500 <RCCEx_PLL3_Config>
 8003578:	4603      	mov	r3, r0
 800357a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800357e:	e004      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003586:	e000      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003588:	bf00      	nop
    }

    if (ret == HAL_OK)
 800358a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800358e:	2b00      	cmp	r3, #0
 8003590:	d10b      	bne.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003592:	4b6c      	ldr	r3, [pc, #432]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003594:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003596:	f023 0107 	bic.w	r1, r3, #7
 800359a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800359e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80035a2:	4a68      	ldr	r2, [pc, #416]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80035a4:	430b      	orrs	r3, r1
 80035a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80035a8:	e003      	b.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80035b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ba:	f002 0320 	and.w	r3, r2, #32
 80035be:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80035c2:	2300      	movs	r3, #0
 80035c4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80035c8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80035cc:	460b      	mov	r3, r1
 80035ce:	4313      	orrs	r3, r2
 80035d0:	d055      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80035d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035de:	d033      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80035e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80035e4:	d82c      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80035e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035ea:	d02f      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80035ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035f0:	d826      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80035f2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80035f6:	d02b      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80035f8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80035fc:	d820      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80035fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003602:	d012      	beq.n	800362a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003604:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003608:	d81a      	bhi.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800360a:	2b00      	cmp	r3, #0
 800360c:	d022      	beq.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800360e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003612:	d115      	bne.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003614:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003618:	3308      	adds	r3, #8
 800361a:	2100      	movs	r1, #0
 800361c:	4618      	mov	r0, r3
 800361e:	f000 febd 	bl	800439c <RCCEx_PLL2_Config>
 8003622:	4603      	mov	r3, r0
 8003624:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003628:	e015      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800362a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800362e:	3328      	adds	r3, #40	@ 0x28
 8003630:	2102      	movs	r1, #2
 8003632:	4618      	mov	r0, r3
 8003634:	f000 ff64 	bl	8004500 <RCCEx_PLL3_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800363e:	e00a      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003646:	e006      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003648:	bf00      	nop
 800364a:	e004      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800364c:	bf00      	nop
 800364e:	e002      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003650:	bf00      	nop
 8003652:	e000      	b.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003654:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003656:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800365a:	2b00      	cmp	r3, #0
 800365c:	d10b      	bne.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800365e:	4b39      	ldr	r3, [pc, #228]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003660:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003662:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003666:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800366a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366e:	4a35      	ldr	r2, [pc, #212]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003670:	430b      	orrs	r3, r1
 8003672:	6553      	str	r3, [r2, #84]	@ 0x54
 8003674:	e003      	b.n	800367e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003676:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800367a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800367e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003686:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800368a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800368e:	2300      	movs	r3, #0
 8003690:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003694:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003698:	460b      	mov	r3, r1
 800369a:	4313      	orrs	r3, r2
 800369c:	d058      	beq.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800369e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80036a6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80036aa:	d033      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80036ac:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80036b0:	d82c      	bhi.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80036b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036b6:	d02f      	beq.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 80036b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036bc:	d826      	bhi.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80036be:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80036c2:	d02b      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80036c4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80036c8:	d820      	bhi.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80036ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036ce:	d012      	beq.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80036d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036d4:	d81a      	bhi.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d022      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80036da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036de:	d115      	bne.n	800370c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80036e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e4:	3308      	adds	r3, #8
 80036e6:	2100      	movs	r1, #0
 80036e8:	4618      	mov	r0, r3
 80036ea:	f000 fe57 	bl	800439c <RCCEx_PLL2_Config>
 80036ee:	4603      	mov	r3, r0
 80036f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80036f4:	e015      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80036f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036fa:	3328      	adds	r3, #40	@ 0x28
 80036fc:	2102      	movs	r1, #2
 80036fe:	4618      	mov	r0, r3
 8003700:	f000 fefe 	bl	8004500 <RCCEx_PLL3_Config>
 8003704:	4603      	mov	r3, r0
 8003706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800370a:	e00a      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800370c:	2301      	movs	r3, #1
 800370e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003712:	e006      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003714:	bf00      	nop
 8003716:	e004      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003718:	bf00      	nop
 800371a:	e002      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800371c:	bf00      	nop
 800371e:	e000      	b.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003720:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003722:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003726:	2b00      	cmp	r3, #0
 8003728:	d10e      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800372a:	4b06      	ldr	r3, [pc, #24]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800372c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003732:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003736:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800373a:	4a02      	ldr	r2, [pc, #8]	@ (8003744 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800373c:	430b      	orrs	r3, r1
 800373e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003740:	e006      	b.n	8003750 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003742:	bf00      	nop
 8003744:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003748:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800374c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003758:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800375c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003760:	2300      	movs	r3, #0
 8003762:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003766:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800376a:	460b      	mov	r3, r1
 800376c:	4313      	orrs	r3, r2
 800376e:	d055      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003774:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003778:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800377c:	d033      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800377e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003782:	d82c      	bhi.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003784:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003788:	d02f      	beq.n	80037ea <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800378a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800378e:	d826      	bhi.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003790:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003794:	d02b      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003796:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800379a:	d820      	bhi.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800379c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037a0:	d012      	beq.n	80037c8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80037a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037a6:	d81a      	bhi.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d022      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80037ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037b0:	d115      	bne.n	80037de <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b6:	3308      	adds	r3, #8
 80037b8:	2100      	movs	r1, #0
 80037ba:	4618      	mov	r0, r3
 80037bc:	f000 fdee 	bl	800439c <RCCEx_PLL2_Config>
 80037c0:	4603      	mov	r3, r0
 80037c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80037c6:	e015      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037cc:	3328      	adds	r3, #40	@ 0x28
 80037ce:	2102      	movs	r1, #2
 80037d0:	4618      	mov	r0, r3
 80037d2:	f000 fe95 	bl	8004500 <RCCEx_PLL3_Config>
 80037d6:	4603      	mov	r3, r0
 80037d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80037dc:	e00a      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037e4:	e006      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80037e6:	bf00      	nop
 80037e8:	e004      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80037ea:	bf00      	nop
 80037ec:	e002      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80037ee:	bf00      	nop
 80037f0:	e000      	b.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80037f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d10b      	bne.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80037fc:	4ba1      	ldr	r3, [pc, #644]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80037fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003800:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003808:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800380c:	4a9d      	ldr	r2, [pc, #628]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800380e:	430b      	orrs	r3, r1
 8003810:	6593      	str	r3, [r2, #88]	@ 0x58
 8003812:	e003      	b.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003814:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003818:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800381c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003824:	f002 0308 	and.w	r3, r2, #8
 8003828:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800382c:	2300      	movs	r3, #0
 800382e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003832:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003836:	460b      	mov	r3, r1
 8003838:	4313      	orrs	r3, r2
 800383a:	d01e      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800383c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003840:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003844:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003848:	d10c      	bne.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800384a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384e:	3328      	adds	r3, #40	@ 0x28
 8003850:	2102      	movs	r1, #2
 8003852:	4618      	mov	r0, r3
 8003854:	f000 fe54 	bl	8004500 <RCCEx_PLL3_Config>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d002      	beq.n	8003864 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003864:	4b87      	ldr	r3, [pc, #540]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003866:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003868:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800386c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003870:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003874:	4a83      	ldr	r2, [pc, #524]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003876:	430b      	orrs	r3, r1
 8003878:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800387a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003882:	f002 0310 	and.w	r3, r2, #16
 8003886:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800388a:	2300      	movs	r3, #0
 800388c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003890:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003894:	460b      	mov	r3, r1
 8003896:	4313      	orrs	r3, r2
 8003898:	d01e      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800389a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800389e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038a6:	d10c      	bne.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80038a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ac:	3328      	adds	r3, #40	@ 0x28
 80038ae:	2102      	movs	r1, #2
 80038b0:	4618      	mov	r0, r3
 80038b2:	f000 fe25 	bl	8004500 <RCCEx_PLL3_Config>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d002      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80038bc:	2301      	movs	r3, #1
 80038be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80038c2:	4b70      	ldr	r3, [pc, #448]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80038c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80038ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038d2:	4a6c      	ldr	r2, [pc, #432]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80038d4:	430b      	orrs	r3, r1
 80038d6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80038e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038e8:	2300      	movs	r3, #0
 80038ea:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80038ee:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80038f2:	460b      	mov	r3, r1
 80038f4:	4313      	orrs	r3, r2
 80038f6:	d03e      	beq.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80038f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003900:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003904:	d022      	beq.n	800394c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003906:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800390a:	d81b      	bhi.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800390c:	2b00      	cmp	r3, #0
 800390e:	d003      	beq.n	8003918 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003914:	d00b      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003916:	e015      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003918:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800391c:	3308      	adds	r3, #8
 800391e:	2100      	movs	r1, #0
 8003920:	4618      	mov	r0, r3
 8003922:	f000 fd3b 	bl	800439c <RCCEx_PLL2_Config>
 8003926:	4603      	mov	r3, r0
 8003928:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800392c:	e00f      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800392e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003932:	3328      	adds	r3, #40	@ 0x28
 8003934:	2102      	movs	r1, #2
 8003936:	4618      	mov	r0, r3
 8003938:	f000 fde2 	bl	8004500 <RCCEx_PLL3_Config>
 800393c:	4603      	mov	r3, r0
 800393e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003942:	e004      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800394a:	e000      	b.n	800394e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800394c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800394e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10b      	bne.n	800396e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003956:	4b4b      	ldr	r3, [pc, #300]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800395a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800395e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003962:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003966:	4a47      	ldr	r2, [pc, #284]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003968:	430b      	orrs	r3, r1
 800396a:	6593      	str	r3, [r2, #88]	@ 0x58
 800396c:	e003      	b.n	8003976 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800396e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003972:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800397a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003982:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003984:	2300      	movs	r3, #0
 8003986:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003988:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800398c:	460b      	mov	r3, r1
 800398e:	4313      	orrs	r3, r2
 8003990:	d03b      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003992:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800399a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800399e:	d01f      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80039a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80039a4:	d818      	bhi.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80039a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039aa:	d003      	beq.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80039ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039b0:	d007      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80039b2:	e011      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039b4:	4b33      	ldr	r3, [pc, #204]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80039b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b8:	4a32      	ldr	r2, [pc, #200]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80039ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80039c0:	e00f      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80039c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c6:	3328      	adds	r3, #40	@ 0x28
 80039c8:	2101      	movs	r1, #1
 80039ca:	4618      	mov	r0, r3
 80039cc:	f000 fd98 	bl	8004500 <RCCEx_PLL3_Config>
 80039d0:	4603      	mov	r3, r0
 80039d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80039d6:	e004      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039d8:	2301      	movs	r3, #1
 80039da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039de:	e000      	b.n	80039e2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80039e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10b      	bne.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039ea:	4b26      	ldr	r3, [pc, #152]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80039ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039ee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80039f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039fa:	4a22      	ldr	r2, [pc, #136]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80039fc:	430b      	orrs	r3, r1
 80039fe:	6553      	str	r3, [r2, #84]	@ 0x54
 8003a00:	e003      	b.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a12:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003a16:	673b      	str	r3, [r7, #112]	@ 0x70
 8003a18:	2300      	movs	r3, #0
 8003a1a:	677b      	str	r3, [r7, #116]	@ 0x74
 8003a1c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003a20:	460b      	mov	r3, r1
 8003a22:	4313      	orrs	r3, r2
 8003a24:	d034      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003a26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003a30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a34:	d007      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003a36:	e011      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a38:	4b12      	ldr	r3, [pc, #72]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a3c:	4a11      	ldr	r2, [pc, #68]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a3e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a42:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003a44:	e00e      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a4a:	3308      	adds	r3, #8
 8003a4c:	2102      	movs	r1, #2
 8003a4e:	4618      	mov	r0, r3
 8003a50:	f000 fca4 	bl	800439c <RCCEx_PLL2_Config>
 8003a54:	4603      	mov	r3, r0
 8003a56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003a5a:	e003      	b.n	8003a64 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10d      	bne.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003a6c:	4b05      	ldr	r3, [pc, #20]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a70:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a7a:	4a02      	ldr	r2, [pc, #8]	@ (8003a84 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003a80:	e006      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003a82:	bf00      	nop
 8003a84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a98:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003a9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003aa2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003aa6:	460b      	mov	r3, r1
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	d00c      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab0:	3328      	adds	r3, #40	@ 0x28
 8003ab2:	2102      	movs	r1, #2
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 fd23 	bl	8004500 <RCCEx_PLL3_Config>
 8003aba:	4603      	mov	r3, r0
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d002      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ace:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003ad2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ad8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003adc:	460b      	mov	r3, r1
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	d038      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003ae2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003aee:	d018      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003af0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003af4:	d811      	bhi.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003af6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003afa:	d014      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003afc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b00:	d80b      	bhi.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d011      	beq.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003b06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b0a:	d106      	bne.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b0c:	4bc3      	ldr	r3, [pc, #780]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b10:	4ac2      	ldr	r2, [pc, #776]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003b12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003b18:	e008      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b20:	e004      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003b22:	bf00      	nop
 8003b24:	e002      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003b26:	bf00      	nop
 8003b28:	e000      	b.n	8003b2c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003b2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d10b      	bne.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b34:	4bb9      	ldr	r3, [pc, #740]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003b36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b38:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003b3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b44:	4ab5      	ldr	r2, [pc, #724]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003b46:	430b      	orrs	r3, r1
 8003b48:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b4a:	e003      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003b60:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003b62:	2300      	movs	r3, #0
 8003b64:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b66:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	d009      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003b70:	4baa      	ldr	r3, [pc, #680]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003b72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b74:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003b78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b7e:	4aa7      	ldr	r2, [pc, #668]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003b80:	430b      	orrs	r3, r1
 8003b82:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003b90:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b92:	2300      	movs	r3, #0
 8003b94:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b96:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003b9a:	460b      	mov	r3, r1
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	d00a      	beq.n	8003bb6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003ba0:	4b9e      	ldr	r3, [pc, #632]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ba2:	691b      	ldr	r3, [r3, #16]
 8003ba4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003ba8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bac:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003bb0:	4a9a      	ldr	r2, [pc, #616]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003bb2:	430b      	orrs	r3, r1
 8003bb4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bbe:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003bc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bc8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003bcc:	460b      	mov	r3, r1
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	d009      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003bd2:	4b92      	ldr	r3, [pc, #584]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003bd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bd6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003bda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bde:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003be0:	4a8e      	ldr	r2, [pc, #568]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003be2:	430b      	orrs	r3, r1
 8003be4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003be6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bee:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003bf2:	643b      	str	r3, [r7, #64]	@ 0x40
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bf8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003bfc:	460b      	mov	r3, r1
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	d00e      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c02:	4b86      	ldr	r3, [pc, #536]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c04:	691b      	ldr	r3, [r3, #16]
 8003c06:	4a85      	ldr	r2, [pc, #532]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c08:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003c0c:	6113      	str	r3, [r2, #16]
 8003c0e:	4b83      	ldr	r3, [pc, #524]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c10:	6919      	ldr	r1, [r3, #16]
 8003c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c16:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003c1a:	4a80      	ldr	r2, [pc, #512]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c1c:	430b      	orrs	r3, r1
 8003c1e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c28:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003c2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003c2e:	2300      	movs	r3, #0
 8003c30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c32:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003c36:	460b      	mov	r3, r1
 8003c38:	4313      	orrs	r3, r2
 8003c3a:	d009      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003c3c:	4b77      	ldr	r3, [pc, #476]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c40:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003c44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c4a:	4a74      	ldr	r2, [pc, #464]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c4c:	430b      	orrs	r3, r1
 8003c4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003c50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c58:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003c5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c5e:	2300      	movs	r3, #0
 8003c60:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c62:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003c66:	460b      	mov	r3, r1
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	d00a      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003c6c:	4b6b      	ldr	r3, [pc, #428]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c70:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003c74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c7c:	4a67      	ldr	r2, [pc, #412]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003c7e:	430b      	orrs	r3, r1
 8003c80:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c94:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003c98:	460b      	mov	r3, r1
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	d011      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca2:	3308      	adds	r3, #8
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f000 fb78 	bl	800439c <RCCEx_PLL2_Config>
 8003cac:	4603      	mov	r3, r0
 8003cae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003cb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cca:	2100      	movs	r1, #0
 8003ccc:	6239      	str	r1, [r7, #32]
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003cd4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003cd8:	460b      	mov	r3, r1
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	d011      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ce2:	3308      	adds	r3, #8
 8003ce4:	2101      	movs	r1, #1
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	f000 fb58 	bl	800439c <RCCEx_PLL2_Config>
 8003cec:	4603      	mov	r3, r0
 8003cee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003cf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	61b9      	str	r1, [r7, #24]
 8003d0e:	f003 0304 	and.w	r3, r3, #4
 8003d12:	61fb      	str	r3, [r7, #28]
 8003d14:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	d011      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d22:	3308      	adds	r3, #8
 8003d24:	2102      	movs	r1, #2
 8003d26:	4618      	mov	r0, r3
 8003d28:	f000 fb38 	bl	800439c <RCCEx_PLL2_Config>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003d32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d003      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d3e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8003d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d4a:	2100      	movs	r1, #0
 8003d4c:	6139      	str	r1, [r7, #16]
 8003d4e:	f003 0308 	and.w	r3, r3, #8
 8003d52:	617b      	str	r3, [r7, #20]
 8003d54:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003d58:	460b      	mov	r3, r1
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	d011      	beq.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d62:	3328      	adds	r3, #40	@ 0x28
 8003d64:	2100      	movs	r1, #0
 8003d66:	4618      	mov	r0, r3
 8003d68:	f000 fbca 	bl	8004500 <RCCEx_PLL3_Config>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8003d72:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8003d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8a:	2100      	movs	r1, #0
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	f003 0310 	and.w	r3, r3, #16
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8003d98:	460b      	mov	r3, r1
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	d011      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da2:	3328      	adds	r3, #40	@ 0x28
 8003da4:	2101      	movs	r1, #1
 8003da6:	4618      	mov	r0, r3
 8003da8:	f000 fbaa 	bl	8004500 <RCCEx_PLL3_Config>
 8003dac:	4603      	mov	r3, r0
 8003dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003db2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d003      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dbe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8003dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dca:	2100      	movs	r1, #0
 8003dcc:	6039      	str	r1, [r7, #0]
 8003dce:	f003 0320 	and.w	r3, r3, #32
 8003dd2:	607b      	str	r3, [r7, #4]
 8003dd4:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003dd8:	460b      	mov	r3, r1
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	d011      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de2:	3328      	adds	r3, #40	@ 0x28
 8003de4:	2102      	movs	r1, #2
 8003de6:	4618      	mov	r0, r3
 8003de8:	f000 fb8a 	bl	8004500 <RCCEx_PLL3_Config>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003df2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dfa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8003e02:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	e000      	b.n	8003e10 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003e16:	46bd      	mov	sp, r7
 8003e18:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e1c:	58024400 	.word	0x58024400

08003e20 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8003e24:	f7fe fd96 	bl	8002954 <HAL_RCC_GetHCLKFreq>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	4b06      	ldr	r3, [pc, #24]	@ (8003e44 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8003e2c:	6a1b      	ldr	r3, [r3, #32]
 8003e2e:	091b      	lsrs	r3, r3, #4
 8003e30:	f003 0307 	and.w	r3, r3, #7
 8003e34:	4904      	ldr	r1, [pc, #16]	@ (8003e48 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8003e36:	5ccb      	ldrb	r3, [r1, r3]
 8003e38:	f003 031f 	and.w	r3, r3, #31
 8003e3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	bd80      	pop	{r7, pc}
 8003e44:	58024400 	.word	0x58024400
 8003e48:	0800624c 	.word	0x0800624c

08003e4c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b089      	sub	sp, #36	@ 0x24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003e54:	4ba1      	ldr	r3, [pc, #644]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e58:	f003 0303 	and.w	r3, r3, #3
 8003e5c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8003e5e:	4b9f      	ldr	r3, [pc, #636]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e62:	0b1b      	lsrs	r3, r3, #12
 8003e64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e68:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8003e6a:	4b9c      	ldr	r3, [pc, #624]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e6e:	091b      	lsrs	r3, r3, #4
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8003e76:	4b99      	ldr	r3, [pc, #612]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e7a:	08db      	lsrs	r3, r3, #3
 8003e7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	fb02 f303 	mul.w	r3, r2, r3
 8003e86:	ee07 3a90 	vmov	s15, r3
 8003e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e8e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	f000 8111 	beq.w	80040bc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	f000 8083 	beq.w	8003fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8003ea2:	69bb      	ldr	r3, [r7, #24]
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	f200 80a1 	bhi.w	8003fec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8003eaa:	69bb      	ldr	r3, [r7, #24]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d003      	beq.n	8003eb8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d056      	beq.n	8003f64 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8003eb6:	e099      	b.n	8003fec <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003eb8:	4b88      	ldr	r3, [pc, #544]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0320 	and.w	r3, r3, #32
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d02d      	beq.n	8003f20 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003ec4:	4b85      	ldr	r3, [pc, #532]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	08db      	lsrs	r3, r3, #3
 8003eca:	f003 0303 	and.w	r3, r3, #3
 8003ece:	4a84      	ldr	r2, [pc, #528]	@ (80040e0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8003ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ed4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	ee07 3a90 	vmov	s15, r3
 8003edc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	ee07 3a90 	vmov	s15, r3
 8003ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003eee:	4b7b      	ldr	r3, [pc, #492]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ef6:	ee07 3a90 	vmov	s15, r3
 8003efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003efe:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f02:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80040e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f1a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8003f1e:	e087      	b.n	8004030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	ee07 3a90 	vmov	s15, r3
 8003f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f2a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80040e8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8003f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f32:	4b6a      	ldr	r3, [pc, #424]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f3a:	ee07 3a90 	vmov	s15, r3
 8003f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f42:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f46:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80040e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003f62:	e065      	b.n	8004030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	ee07 3a90 	vmov	s15, r3
 8003f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f6e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80040ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f76:	4b59      	ldr	r3, [pc, #356]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f7e:	ee07 3a90 	vmov	s15, r3
 8003f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f86:	ed97 6a03 	vldr	s12, [r7, #12]
 8003f8a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80040e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003fa6:	e043      	b.n	8004030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	ee07 3a90 	vmov	s15, r3
 8003fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fb2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80040f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8003fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003fba:	4b48      	ldr	r3, [pc, #288]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8003fbc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fc2:	ee07 3a90 	vmov	s15, r3
 8003fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003fca:	ed97 6a03 	vldr	s12, [r7, #12]
 8003fce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80040e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8003fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003fea:	e021      	b.n	8004030 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	ee07 3a90 	vmov	s15, r3
 8003ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ff6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80040ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8003ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ffe:	4b37      	ldr	r3, [pc, #220]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004000:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004006:	ee07 3a90 	vmov	s15, r3
 800400a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800400e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004012:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80040e4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800401a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800401e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800402a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800402e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004030:	4b2a      	ldr	r3, [pc, #168]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004034:	0a5b      	lsrs	r3, r3, #9
 8004036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800403a:	ee07 3a90 	vmov	s15, r3
 800403e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004042:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004046:	ee37 7a87 	vadd.f32	s14, s15, s14
 800404a:	edd7 6a07 	vldr	s13, [r7, #28]
 800404e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004052:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004056:	ee17 2a90 	vmov	r2, s15
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800405e:	4b1f      	ldr	r3, [pc, #124]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004062:	0c1b      	lsrs	r3, r3, #16
 8004064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004068:	ee07 3a90 	vmov	s15, r3
 800406c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004070:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004074:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004078:	edd7 6a07 	vldr	s13, [r7, #28]
 800407c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004080:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004084:	ee17 2a90 	vmov	r2, s15
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800408c:	4b13      	ldr	r3, [pc, #76]	@ (80040dc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800408e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004090:	0e1b      	lsrs	r3, r3, #24
 8004092:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004096:	ee07 3a90 	vmov	s15, r3
 800409a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800409e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80040a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80040a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80040aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80040ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040b2:	ee17 2a90 	vmov	r2, s15
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80040ba:	e008      	b.n	80040ce <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	609a      	str	r2, [r3, #8]
}
 80040ce:	bf00      	nop
 80040d0:	3724      	adds	r7, #36	@ 0x24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	58024400 	.word	0x58024400
 80040e0:	03d09000 	.word	0x03d09000
 80040e4:	46000000 	.word	0x46000000
 80040e8:	4c742400 	.word	0x4c742400
 80040ec:	4a742400 	.word	0x4a742400
 80040f0:	4af42400 	.word	0x4af42400

080040f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80040f4:	b480      	push	{r7}
 80040f6:	b089      	sub	sp, #36	@ 0x24
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80040fc:	4ba1      	ldr	r3, [pc, #644]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80040fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004100:	f003 0303 	and.w	r3, r3, #3
 8004104:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004106:	4b9f      	ldr	r3, [pc, #636]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800410a:	0d1b      	lsrs	r3, r3, #20
 800410c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004110:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004112:	4b9c      	ldr	r3, [pc, #624]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004116:	0a1b      	lsrs	r3, r3, #8
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800411e:	4b99      	ldr	r3, [pc, #612]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004122:	08db      	lsrs	r3, r3, #3
 8004124:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	fb02 f303 	mul.w	r3, r2, r3
 800412e:	ee07 3a90 	vmov	s15, r3
 8004132:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004136:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	2b00      	cmp	r3, #0
 800413e:	f000 8111 	beq.w	8004364 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	2b02      	cmp	r3, #2
 8004146:	f000 8083 	beq.w	8004250 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	2b02      	cmp	r3, #2
 800414e:	f200 80a1 	bhi.w	8004294 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d003      	beq.n	8004160 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d056      	beq.n	800420c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800415e:	e099      	b.n	8004294 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004160:	4b88      	ldr	r3, [pc, #544]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0320 	and.w	r3, r3, #32
 8004168:	2b00      	cmp	r3, #0
 800416a:	d02d      	beq.n	80041c8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800416c:	4b85      	ldr	r3, [pc, #532]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	08db      	lsrs	r3, r3, #3
 8004172:	f003 0303 	and.w	r3, r3, #3
 8004176:	4a84      	ldr	r2, [pc, #528]	@ (8004388 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004178:	fa22 f303 	lsr.w	r3, r2, r3
 800417c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	ee07 3a90 	vmov	s15, r3
 8004184:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	ee07 3a90 	vmov	s15, r3
 800418e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004192:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004196:	4b7b      	ldr	r3, [pc, #492]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800419a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800419e:	ee07 3a90 	vmov	s15, r3
 80041a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80041aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800438c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80041ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80041c6:	e087      	b.n	80042d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80041c8:	697b      	ldr	r3, [r7, #20]
 80041ca:	ee07 3a90 	vmov	s15, r3
 80041ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004390 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80041d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041da:	4b6a      	ldr	r3, [pc, #424]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80041dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041e2:	ee07 3a90 	vmov	s15, r3
 80041e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80041ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800438c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80041f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004202:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004206:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800420a:	e065      	b.n	80042d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800420c:	697b      	ldr	r3, [r7, #20]
 800420e:	ee07 3a90 	vmov	s15, r3
 8004212:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004216:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004394 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800421a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800421e:	4b59      	ldr	r3, [pc, #356]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004226:	ee07 3a90 	vmov	s15, r3
 800422a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800422e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004232:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800438c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004236:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800423a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800423e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004242:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004246:	ee67 7a27 	vmul.f32	s15, s14, s15
 800424a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800424e:	e043      	b.n	80042d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	ee07 3a90 	vmov	s15, r3
 8004256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800425a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004398 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800425e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004262:	4b48      	ldr	r3, [pc, #288]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004266:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800426a:	ee07 3a90 	vmov	s15, r3
 800426e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004272:	ed97 6a03 	vldr	s12, [r7, #12]
 8004276:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800438c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800427a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800427e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004282:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004286:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800428a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800428e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004292:	e021      	b.n	80042d8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	ee07 3a90 	vmov	s15, r3
 800429a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800429e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004394 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80042a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042a6:	4b37      	ldr	r3, [pc, #220]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042ae:	ee07 3a90 	vmov	s15, r3
 80042b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80042ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800438c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80042be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80042d6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80042d8:	4b2a      	ldr	r3, [pc, #168]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80042da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042dc:	0a5b      	lsrs	r3, r3, #9
 80042de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042e2:	ee07 3a90 	vmov	s15, r3
 80042e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80042ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80042f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80042f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042fe:	ee17 2a90 	vmov	r2, s15
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004306:	4b1f      	ldr	r3, [pc, #124]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430a:	0c1b      	lsrs	r3, r3, #16
 800430c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004310:	ee07 3a90 	vmov	s15, r3
 8004314:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004318:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800431c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004320:	edd7 6a07 	vldr	s13, [r7, #28]
 8004324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004328:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800432c:	ee17 2a90 	vmov	r2, s15
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004334:	4b13      	ldr	r3, [pc, #76]	@ (8004384 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004338:	0e1b      	lsrs	r3, r3, #24
 800433a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800433e:	ee07 3a90 	vmov	s15, r3
 8004342:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004346:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800434a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800434e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004352:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004356:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800435a:	ee17 2a90 	vmov	r2, s15
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004362:	e008      	b.n	8004376 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	609a      	str	r2, [r3, #8]
}
 8004376:	bf00      	nop
 8004378:	3724      	adds	r7, #36	@ 0x24
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	58024400 	.word	0x58024400
 8004388:	03d09000 	.word	0x03d09000
 800438c:	46000000 	.word	0x46000000
 8004390:	4c742400 	.word	0x4c742400
 8004394:	4a742400 	.word	0x4a742400
 8004398:	4af42400 	.word	0x4af42400

0800439c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043a6:	2300      	movs	r3, #0
 80043a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80043aa:	4b53      	ldr	r3, [pc, #332]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80043ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ae:	f003 0303 	and.w	r3, r3, #3
 80043b2:	2b03      	cmp	r3, #3
 80043b4:	d101      	bne.n	80043ba <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	e099      	b.n	80044ee <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80043ba:	4b4f      	ldr	r3, [pc, #316]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a4e      	ldr	r2, [pc, #312]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80043c0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80043c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043c6:	f7fc ff93 	bl	80012f0 <HAL_GetTick>
 80043ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80043cc:	e008      	b.n	80043e0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80043ce:	f7fc ff8f 	bl	80012f0 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d901      	bls.n	80043e0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e086      	b.n	80044ee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80043e0:	4b45      	ldr	r3, [pc, #276]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1f0      	bne.n	80043ce <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80043ec:	4b42      	ldr	r3, [pc, #264]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80043ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043f0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	031b      	lsls	r3, r3, #12
 80043fa:	493f      	ldr	r1, [pc, #252]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	628b      	str	r3, [r1, #40]	@ 0x28
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	3b01      	subs	r3, #1
 8004406:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	3b01      	subs	r3, #1
 8004410:	025b      	lsls	r3, r3, #9
 8004412:	b29b      	uxth	r3, r3
 8004414:	431a      	orrs	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	3b01      	subs	r3, #1
 800441c:	041b      	lsls	r3, r3, #16
 800441e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	3b01      	subs	r3, #1
 800442a:	061b      	lsls	r3, r3, #24
 800442c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004430:	4931      	ldr	r1, [pc, #196]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 8004432:	4313      	orrs	r3, r2
 8004434:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004436:	4b30      	ldr	r3, [pc, #192]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 8004438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800443a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	695b      	ldr	r3, [r3, #20]
 8004442:	492d      	ldr	r1, [pc, #180]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 8004444:	4313      	orrs	r3, r2
 8004446:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004448:	4b2b      	ldr	r3, [pc, #172]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 800444a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800444c:	f023 0220 	bic.w	r2, r3, #32
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	699b      	ldr	r3, [r3, #24]
 8004454:	4928      	ldr	r1, [pc, #160]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 8004456:	4313      	orrs	r3, r2
 8004458:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800445a:	4b27      	ldr	r3, [pc, #156]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 800445c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445e:	4a26      	ldr	r2, [pc, #152]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 8004460:	f023 0310 	bic.w	r3, r3, #16
 8004464:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004466:	4b24      	ldr	r3, [pc, #144]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 8004468:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800446a:	4b24      	ldr	r3, [pc, #144]	@ (80044fc <RCCEx_PLL2_Config+0x160>)
 800446c:	4013      	ands	r3, r2
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	69d2      	ldr	r2, [r2, #28]
 8004472:	00d2      	lsls	r2, r2, #3
 8004474:	4920      	ldr	r1, [pc, #128]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 8004476:	4313      	orrs	r3, r2
 8004478:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800447a:	4b1f      	ldr	r3, [pc, #124]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 800447c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800447e:	4a1e      	ldr	r2, [pc, #120]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 8004480:	f043 0310 	orr.w	r3, r3, #16
 8004484:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d106      	bne.n	800449a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800448c:	4b1a      	ldr	r3, [pc, #104]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 800448e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004490:	4a19      	ldr	r2, [pc, #100]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 8004492:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004496:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004498:	e00f      	b.n	80044ba <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	2b01      	cmp	r3, #1
 800449e:	d106      	bne.n	80044ae <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80044a0:	4b15      	ldr	r3, [pc, #84]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80044a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a4:	4a14      	ldr	r2, [pc, #80]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80044a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044aa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80044ac:	e005      	b.n	80044ba <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80044ae:	4b12      	ldr	r3, [pc, #72]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80044b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b2:	4a11      	ldr	r2, [pc, #68]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80044b4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80044b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80044ba:	4b0f      	ldr	r3, [pc, #60]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a0e      	ldr	r2, [pc, #56]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80044c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80044c4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044c6:	f7fc ff13 	bl	80012f0 <HAL_GetTick>
 80044ca:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80044cc:	e008      	b.n	80044e0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80044ce:	f7fc ff0f 	bl	80012f0 <HAL_GetTick>
 80044d2:	4602      	mov	r2, r0
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	1ad3      	subs	r3, r2, r3
 80044d8:	2b02      	cmp	r3, #2
 80044da:	d901      	bls.n	80044e0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	e006      	b.n	80044ee <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80044e0:	4b05      	ldr	r3, [pc, #20]	@ (80044f8 <RCCEx_PLL2_Config+0x15c>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d0f0      	beq.n	80044ce <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80044ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3710      	adds	r7, #16
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}
 80044f6:	bf00      	nop
 80044f8:	58024400 	.word	0x58024400
 80044fc:	ffff0007 	.word	0xffff0007

08004500 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800450a:	2300      	movs	r3, #0
 800450c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800450e:	4b53      	ldr	r3, [pc, #332]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004512:	f003 0303 	and.w	r3, r3, #3
 8004516:	2b03      	cmp	r3, #3
 8004518:	d101      	bne.n	800451e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800451a:	2301      	movs	r3, #1
 800451c:	e099      	b.n	8004652 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800451e:	4b4f      	ldr	r3, [pc, #316]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a4e      	ldr	r2, [pc, #312]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004524:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004528:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800452a:	f7fc fee1 	bl	80012f0 <HAL_GetTick>
 800452e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004530:	e008      	b.n	8004544 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004532:	f7fc fedd 	bl	80012f0 <HAL_GetTick>
 8004536:	4602      	mov	r2, r0
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	2b02      	cmp	r3, #2
 800453e:	d901      	bls.n	8004544 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004540:	2303      	movs	r3, #3
 8004542:	e086      	b.n	8004652 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004544:	4b45      	ldr	r3, [pc, #276]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d1f0      	bne.n	8004532 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004550:	4b42      	ldr	r3, [pc, #264]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004554:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	051b      	lsls	r3, r3, #20
 800455e:	493f      	ldr	r1, [pc, #252]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004560:	4313      	orrs	r3, r2
 8004562:	628b      	str	r3, [r1, #40]	@ 0x28
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	3b01      	subs	r3, #1
 800456a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	3b01      	subs	r3, #1
 8004574:	025b      	lsls	r3, r3, #9
 8004576:	b29b      	uxth	r3, r3
 8004578:	431a      	orrs	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	3b01      	subs	r3, #1
 8004580:	041b      	lsls	r3, r3, #16
 8004582:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004586:	431a      	orrs	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	3b01      	subs	r3, #1
 800458e:	061b      	lsls	r3, r3, #24
 8004590:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004594:	4931      	ldr	r1, [pc, #196]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004596:	4313      	orrs	r3, r2
 8004598:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800459a:	4b30      	ldr	r3, [pc, #192]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 800459c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	492d      	ldr	r1, [pc, #180]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 80045ac:	4b2b      	ldr	r3, [pc, #172]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b0:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	699b      	ldr	r3, [r3, #24]
 80045b8:	4928      	ldr	r1, [pc, #160]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80045be:	4b27      	ldr	r3, [pc, #156]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045c2:	4a26      	ldr	r2, [pc, #152]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80045ca:	4b24      	ldr	r3, [pc, #144]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045ce:	4b24      	ldr	r3, [pc, #144]	@ (8004660 <RCCEx_PLL3_Config+0x160>)
 80045d0:	4013      	ands	r3, r2
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	69d2      	ldr	r2, [r2, #28]
 80045d6:	00d2      	lsls	r2, r2, #3
 80045d8:	4920      	ldr	r1, [pc, #128]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80045de:	4b1f      	ldr	r3, [pc, #124]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045e2:	4a1e      	ldr	r2, [pc, #120]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045e8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d106      	bne.n	80045fe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80045f0:	4b1a      	ldr	r3, [pc, #104]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045f4:	4a19      	ldr	r2, [pc, #100]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 80045f6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80045fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80045fc:	e00f      	b.n	800461e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d106      	bne.n	8004612 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004604:	4b15      	ldr	r3, [pc, #84]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	4a14      	ldr	r2, [pc, #80]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 800460a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800460e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004610:	e005      	b.n	800461e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004612:	4b12      	ldr	r3, [pc, #72]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004616:	4a11      	ldr	r2, [pc, #68]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004618:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800461c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800461e:	4b0f      	ldr	r3, [pc, #60]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4a0e      	ldr	r2, [pc, #56]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004624:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004628:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800462a:	f7fc fe61 	bl	80012f0 <HAL_GetTick>
 800462e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004630:	e008      	b.n	8004644 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004632:	f7fc fe5d 	bl	80012f0 <HAL_GetTick>
 8004636:	4602      	mov	r2, r0
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	1ad3      	subs	r3, r2, r3
 800463c:	2b02      	cmp	r3, #2
 800463e:	d901      	bls.n	8004644 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e006      	b.n	8004652 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004644:	4b05      	ldr	r3, [pc, #20]	@ (800465c <RCCEx_PLL3_Config+0x15c>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d0f0      	beq.n	8004632 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004650:	7bfb      	ldrb	r3, [r7, #15]
}
 8004652:	4618      	mov	r0, r3
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	58024400 	.word	0x58024400
 8004660:	ffff0007 	.word	0xffff0007

08004664 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b084      	sub	sp, #16
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d101      	bne.n	8004676 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004672:	2301      	movs	r3, #1
 8004674:	e10f      	b.n	8004896 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	4a87      	ldr	r2, [pc, #540]	@ (80048a0 <HAL_SPI_Init+0x23c>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d00f      	beq.n	80046a6 <HAL_SPI_Init+0x42>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	4a86      	ldr	r2, [pc, #536]	@ (80048a4 <HAL_SPI_Init+0x240>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d00a      	beq.n	80046a6 <HAL_SPI_Init+0x42>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a84      	ldr	r2, [pc, #528]	@ (80048a8 <HAL_SPI_Init+0x244>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d005      	beq.n	80046a6 <HAL_SPI_Init+0x42>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	2b0f      	cmp	r3, #15
 80046a0:	d901      	bls.n	80046a6 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 80046a2:	2301      	movs	r3, #1
 80046a4:	e0f7      	b.n	8004896 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 fc12 	bl	8004ed0 <SPI_GetPacketSize>
 80046ac:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a7b      	ldr	r2, [pc, #492]	@ (80048a0 <HAL_SPI_Init+0x23c>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d00c      	beq.n	80046d2 <HAL_SPI_Init+0x6e>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4a79      	ldr	r2, [pc, #484]	@ (80048a4 <HAL_SPI_Init+0x240>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d007      	beq.n	80046d2 <HAL_SPI_Init+0x6e>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a78      	ldr	r2, [pc, #480]	@ (80048a8 <HAL_SPI_Init+0x244>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d002      	beq.n	80046d2 <HAL_SPI_Init+0x6e>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2b08      	cmp	r3, #8
 80046d0:	d811      	bhi.n	80046f6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80046d6:	4a72      	ldr	r2, [pc, #456]	@ (80048a0 <HAL_SPI_Init+0x23c>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d009      	beq.n	80046f0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a70      	ldr	r2, [pc, #448]	@ (80048a4 <HAL_SPI_Init+0x240>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d004      	beq.n	80046f0 <HAL_SPI_Init+0x8c>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a6f      	ldr	r2, [pc, #444]	@ (80048a8 <HAL_SPI_Init+0x244>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d104      	bne.n	80046fa <HAL_SPI_Init+0x96>
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	2b10      	cmp	r3, #16
 80046f4:	d901      	bls.n	80046fa <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e0cd      	b.n	8004896 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004700:	b2db      	uxtb	r3, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d106      	bne.n	8004714 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2200      	movs	r2, #0
 800470a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f7fc f966 	bl	80009e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2202      	movs	r2, #2
 8004718:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f022 0201 	bic.w	r2, r2, #1
 800472a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8004736:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004740:	d119      	bne.n	8004776 <HAL_SPI_Init+0x112>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800474a:	d103      	bne.n	8004754 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004750:	2b00      	cmp	r3, #0
 8004752:	d008      	beq.n	8004766 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10c      	bne.n	8004776 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004760:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004764:	d107      	bne.n	8004776 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004774:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00f      	beq.n	80047a2 <HAL_SPI_Init+0x13e>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	68db      	ldr	r3, [r3, #12]
 8004786:	2b06      	cmp	r3, #6
 8004788:	d90b      	bls.n	80047a2 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	601a      	str	r2, [r3, #0]
 80047a0:	e007      	b.n	80047b2 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047b0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	69da      	ldr	r2, [r3, #28]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ba:	431a      	orrs	r2, r3
 80047bc:	68bb      	ldr	r3, [r7, #8]
 80047be:	431a      	orrs	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047c4:	ea42 0103 	orr.w	r1, r2, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68da      	ldr	r2, [r3, #12]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047dc:	431a      	orrs	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e2:	431a      	orrs	r2, r3
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	699b      	ldr	r3, [r3, #24]
 80047e8:	431a      	orrs	r2, r3
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	691b      	ldr	r3, [r3, #16]
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	695b      	ldr	r3, [r3, #20]
 80047f4:	431a      	orrs	r2, r3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	431a      	orrs	r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	431a      	orrs	r2, r3
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	431a      	orrs	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004812:	ea42 0103 	orr.w	r1, r2, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	430a      	orrs	r2, r1
 8004820:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d113      	bne.n	8004852 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800483c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004850:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f022 0201 	bic.w	r2, r2, #1
 8004860:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800486a:	2b00      	cmp	r3, #0
 800486c:	d00a      	beq.n	8004884 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8004894:	2300      	movs	r3, #0
}
 8004896:	4618      	mov	r0, r3
 8004898:	3710      	adds	r7, #16
 800489a:	46bd      	mov	sp, r7
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	40013000 	.word	0x40013000
 80048a4:	40003800 	.word	0x40003800
 80048a8:	40003c00 	.word	0x40003c00

080048ac <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b088      	sub	sp, #32
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	603b      	str	r3, [r7, #0]
 80048b8:	4613      	mov	r3, r2
 80048ba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint32_t temp_sr_reg;
  uint16_t init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048c0:	095b      	lsrs	r3, r3, #5
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	3301      	adds	r3, #1
 80048c6:	83fb      	strh	r3, [r7, #30]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	3330      	adds	r3, #48	@ 0x30
 80048ce:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80048d0:	f7fc fd0e 	bl	80012f0 <HAL_GetTick>
 80048d4:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80048dc:	b2db      	uxtb	r3, r3
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d001      	beq.n	80048e6 <HAL_SPI_Receive+0x3a>
  {
    return HAL_BUSY;
 80048e2:	2302      	movs	r3, #2
 80048e4:	e250      	b.n	8004d88 <HAL_SPI_Receive+0x4dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d002      	beq.n	80048f2 <HAL_SPI_Receive+0x46>
 80048ec:	88fb      	ldrh	r3, [r7, #6]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <HAL_SPI_Receive+0x4a>
  {
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e248      	b.n	8004d88 <HAL_SPI_Receive+0x4dc>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d101      	bne.n	8004904 <HAL_SPI_Receive+0x58>
 8004900:	2302      	movs	r3, #2
 8004902:	e241      	b.n	8004d88 <HAL_SPI_Receive+0x4dc>
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2201      	movs	r2, #1
 8004908:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2204      	movs	r2, #4
 8004910:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = Size;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	88fa      	ldrh	r2, [r7, #6]
 8004926:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = Size;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	88fa      	ldrh	r2, [r7, #6]
 800492e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2200      	movs	r2, #0
 8004936:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2200      	movs	r2, #0
 800493c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxISR       = NULL;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2200      	movs	r2, #0
 8004952:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800495c:	d108      	bne.n	8004970 <HAL_SPI_Receive+0xc4>
  {
    SPI_1LINE_RX(hspi);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	e009      	b.n	8004984 <HAL_SPI_Receive+0xd8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
 8004976:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004982:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	4b95      	ldr	r3, [pc, #596]	@ (8004be0 <HAL_SPI_Receive+0x334>)
 800498c:	4013      	ands	r3, r2
 800498e:	88f9      	ldrh	r1, [r7, #6]
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	6812      	ldr	r2, [r2, #0]
 8004994:	430b      	orrs	r3, r1
 8004996:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f042 0201 	orr.w	r2, r2, #1
 80049a6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80049b0:	d107      	bne.n	80049c2 <HAL_SPI_Receive+0x116>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049c0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	68db      	ldr	r3, [r3, #12]
 80049c6:	2b0f      	cmp	r3, #15
 80049c8:	d96c      	bls.n	8004aa4 <HAL_SPI_Receive+0x1f8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 80049ca:	e064      	b.n	8004a96 <HAL_SPI_Receive+0x1ea>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	695b      	ldr	r3, [r3, #20]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d114      	bne.n	8004a0c <HAL_SPI_Receive+0x160>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049ea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80049ec:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80049f2:	1d1a      	adds	r2, r3, #4
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	3b01      	subs	r3, #1
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004a0a:	e044      	b.n	8004a96 <HAL_SPI_Receive+0x1ea>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	8bfa      	ldrh	r2, [r7, #30]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d919      	bls.n	8004a4e <HAL_SPI_Receive+0x1a2>
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d014      	beq.n	8004a4e <HAL_SPI_Receive+0x1a2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a2c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004a2e:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a34:	1d1a      	adds	r2, r3, #4
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	3b01      	subs	r3, #1
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004a4c:	e023      	b.n	8004a96 <HAL_SPI_Receive+0x1ea>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004a4e:	f7fc fc4f 	bl	80012f0 <HAL_GetTick>
 8004a52:	4602      	mov	r2, r0
 8004a54:	697b      	ldr	r3, [r7, #20]
 8004a56:	1ad3      	subs	r3, r2, r3
 8004a58:	683a      	ldr	r2, [r7, #0]
 8004a5a:	429a      	cmp	r2, r3
 8004a5c:	d803      	bhi.n	8004a66 <HAL_SPI_Receive+0x1ba>
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004a64:	d102      	bne.n	8004a6c <HAL_SPI_Receive+0x1c0>
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d114      	bne.n	8004a96 <HAL_SPI_Receive+0x1ea>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004a6c:	68f8      	ldr	r0, [r7, #12]
 8004a6e:	f000 f98f 	bl	8004d90 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a78:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2201      	movs	r2, #1
 8004a86:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e178      	b.n	8004d88 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d194      	bne.n	80049cc <HAL_SPI_Receive+0x120>
 8004aa2:	e15e      	b.n	8004d62 <HAL_SPI_Receive+0x4b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	68db      	ldr	r3, [r3, #12]
 8004aa8:	2b07      	cmp	r3, #7
 8004aaa:	f240 8153 	bls.w	8004d54 <HAL_SPI_Receive+0x4a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 8004aae:	e08f      	b.n	8004bd0 <HAL_SPI_Receive+0x324>
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	f003 0301 	and.w	r3, r3, #1
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d114      	bne.n	8004af0 <HAL_SPI_Receive+0x244>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004aca:	69ba      	ldr	r2, [r7, #24]
 8004acc:	8812      	ldrh	r2, [r2, #0]
 8004ace:	b292      	uxth	r2, r2
 8004ad0:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ad6:	1c9a      	adds	r2, r3, #2
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004aee:	e06f      	b.n	8004bd0 <HAL_SPI_Receive+0x324>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	8bfa      	ldrh	r2, [r7, #30]
 8004afa:	429a      	cmp	r2, r3
 8004afc:	d924      	bls.n	8004b48 <HAL_SPI_Receive+0x29c>
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d01f      	beq.n	8004b48 <HAL_SPI_Receive+0x29c>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b0c:	69ba      	ldr	r2, [r7, #24]
 8004b0e:	8812      	ldrh	r2, [r2, #0]
 8004b10:	b292      	uxth	r2, r2
 8004b12:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b18:	1c9a      	adds	r2, r3, #2
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b22:	69ba      	ldr	r2, [r7, #24]
 8004b24:	8812      	ldrh	r2, [r2, #0]
 8004b26:	b292      	uxth	r2, r2
 8004b28:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b2e:	1c9a      	adds	r2, r3, #2
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)2UL;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	3b02      	subs	r3, #2
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004b46:	e043      	b.n	8004bd0 <HAL_SPI_Receive+0x324>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d119      	bne.n	8004b88 <HAL_SPI_Receive+0x2dc>
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d014      	beq.n	8004b88 <HAL_SPI_Receive+0x2dc>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b62:	69ba      	ldr	r2, [r7, #24]
 8004b64:	8812      	ldrh	r2, [r2, #0]
 8004b66:	b292      	uxth	r2, r2
 8004b68:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b6e:	1c9a      	adds	r2, r3, #2
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	b29a      	uxth	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004b86:	e023      	b.n	8004bd0 <HAL_SPI_Receive+0x324>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b88:	f7fc fbb2 	bl	80012f0 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	683a      	ldr	r2, [r7, #0]
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d803      	bhi.n	8004ba0 <HAL_SPI_Receive+0x2f4>
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b9e:	d102      	bne.n	8004ba6 <HAL_SPI_Receive+0x2fa>
 8004ba0:	683b      	ldr	r3, [r7, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d114      	bne.n	8004bd0 <HAL_SPI_Receive+0x324>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f000 f8f2 	bl	8004d90 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bb2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e0db      	b.n	8004d88 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f47f af69 	bne.w	8004ab0 <HAL_SPI_Receive+0x204>
 8004bde:	e0c0      	b.n	8004d62 <HAL_SPI_Receive+0x4b6>
 8004be0:	ffff0000 	.word	0xffff0000
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	613b      	str	r3, [r7, #16]

      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	f003 0301 	and.w	r3, r3, #1
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d117      	bne.n	8004c2a <HAL_SPI_Receive+0x37e>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c06:	7812      	ldrb	r2, [r2, #0]
 8004c08:	b2d2      	uxtb	r2, r2
 8004c0a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c10:	1c5a      	adds	r2, r3, #1
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	3b01      	subs	r3, #1
 8004c20:	b29a      	uxth	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004c28:	e094      	b.n	8004d54 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXWNE flag if RXP cannot be reached */
      else if ((hspi->RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	8bfa      	ldrh	r2, [r7, #30]
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d946      	bls.n	8004cc6 <HAL_SPI_Receive+0x41a>
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d041      	beq.n	8004cc6 <HAL_SPI_Receive+0x41a>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c4e:	7812      	ldrb	r2, [r2, #0]
 8004c50:	b2d2      	uxtb	r2, r2
 8004c52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c58:	1c5a      	adds	r2, r3, #1
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c6a:	7812      	ldrb	r2, [r2, #0]
 8004c6c:	b2d2      	uxtb	r2, r2
 8004c6e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c74:	1c5a      	adds	r2, r3, #1
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c86:	7812      	ldrb	r2, [r2, #0]
 8004c88:	b2d2      	uxtb	r2, r2
 8004c8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	665a      	str	r2, [r3, #100]	@ 0x64
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ca2:	7812      	ldrb	r2, [r2, #0]
 8004ca4:	b2d2      	uxtb	r2, r2
 8004ca6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount -= (uint16_t)4UL;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004cb8:	b29b      	uxth	r3, r3
 8004cba:	3b04      	subs	r3, #4
 8004cbc:	b29a      	uxth	r2, r3
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004cc4:	e046      	b.n	8004d54 <HAL_SPI_Receive+0x4a8>
      }
      /* Check RXPLVL flags when RXWNE cannot be reached */
      else if ((hspi->RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004ccc:	b29b      	uxth	r3, r3
 8004cce:	2b03      	cmp	r3, #3
 8004cd0:	d81c      	bhi.n	8004d0c <HAL_SPI_Receive+0x460>
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d017      	beq.n	8004d0c <HAL_SPI_Receive+0x460>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ce8:	7812      	ldrb	r2, [r2, #0]
 8004cea:	b2d2      	uxtb	r2, r2
 8004cec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004cf2:	1c5a      	adds	r2, r3, #1
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	665a      	str	r2, [r3, #100]	@ 0x64
        hspi->RxXferCount--;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	3b01      	subs	r3, #1
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 8004d0a:	e023      	b.n	8004d54 <HAL_SPI_Receive+0x4a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d0c:	f7fc faf0 	bl	80012f0 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d803      	bhi.n	8004d24 <HAL_SPI_Receive+0x478>
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d22:	d102      	bne.n	8004d2a <HAL_SPI_Receive+0x47e>
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d114      	bne.n	8004d54 <HAL_SPI_Receive+0x4a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8004d2a:	68f8      	ldr	r0, [r7, #12]
 8004d2c:	f000 f830 	bl	8004d90 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d36:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	2201      	movs	r2, #1
 8004d44:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e019      	b.n	8004d88 <HAL_SPI_Receive+0x4dc>
    while (hspi->RxXferCount > 0UL)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f47f af41 	bne.w	8004be4 <HAL_SPI_Receive+0x338>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f000 f814 	bl	8004d90 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80


  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d001      	beq.n	8004d86 <HAL_SPI_Receive+0x4da>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e000      	b.n	8004d88 <HAL_SPI_Receive+0x4dc>
  }
  else
  {
    return HAL_OK;
 8004d86:	2300      	movs	r3, #0
  }
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	3720      	adds	r7, #32
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	699a      	ldr	r2, [r3, #24]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f042 0208 	orr.w	r2, r2, #8
 8004dae:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	699a      	ldr	r2, [r3, #24]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0210 	orr.w	r2, r2, #16
 8004dbe:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0201 	bic.w	r2, r2, #1
 8004dce:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6919      	ldr	r1, [r3, #16]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	4b3c      	ldr	r3, [pc, #240]	@ (8004ecc <SPI_CloseTransfer+0x13c>)
 8004ddc:	400b      	ands	r3, r1
 8004dde:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	689a      	ldr	r2, [r3, #8]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8004dee:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	2b04      	cmp	r3, #4
 8004dfa:	d014      	beq.n	8004e26 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f003 0320 	and.w	r3, r3, #32
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00f      	beq.n	8004e26 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e0c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	699a      	ldr	r2, [r3, #24]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f042 0220 	orr.w	r2, r2, #32
 8004e24:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b03      	cmp	r3, #3
 8004e30:	d014      	beq.n	8004e5c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00f      	beq.n	8004e5c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e42:	f043 0204 	orr.w	r2, r3, #4
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	699a      	ldr	r2, [r3, #24]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e5a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00f      	beq.n	8004e86 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e6c:	f043 0201 	orr.w	r2, r3, #1
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699a      	ldr	r2, [r3, #24]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e84:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d00f      	beq.n	8004eb0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e96:	f043 0208 	orr.w	r2, r3, #8
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	699a      	ldr	r2, [r3, #24]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004eae:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8004ec0:	bf00      	nop
 8004ec2:	3714      	adds	r7, #20
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr
 8004ecc:	fffffc90 	.word	0xfffffc90

08004ed0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b085      	sub	sp, #20
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004edc:	095b      	lsrs	r3, r3, #5
 8004ede:	3301      	adds	r3, #1
 8004ee0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	3307      	adds	r3, #7
 8004eee:	08db      	lsrs	r3, r3, #3
 8004ef0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	fb02 f303 	mul.w	r3, r2, r3
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr

08004f06 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f06:	b580      	push	{r7, lr}
 8004f08:	b082      	sub	sp, #8
 8004f0a:	af00      	add	r7, sp, #0
 8004f0c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d101      	bne.n	8004f18 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f14:	2301      	movs	r3, #1
 8004f16:	e042      	b.n	8004f9e <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d106      	bne.n	8004f30 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f7fb fde6 	bl	8000afc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2224      	movs	r2, #36	@ 0x24
 8004f34:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 0201 	bic.w	r2, r2, #1
 8004f46:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d002      	beq.n	8004f56 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 fe1f 	bl	8005b94 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f8b4 	bl	80050c4 <UART_SetConfig>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b01      	cmp	r3, #1
 8004f60:	d101      	bne.n	8004f66 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e01b      	b.n	8004f9e <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	685a      	ldr	r2, [r3, #4]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	689a      	ldr	r2, [r3, #8]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681a      	ldr	r2, [r3, #0]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f042 0201 	orr.w	r2, r2, #1
 8004f94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 fe9e 	bl	8005cd8 <UART_CheckIdleState>
 8004f9c:	4603      	mov	r3, r0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3708      	adds	r7, #8
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b08a      	sub	sp, #40	@ 0x28
 8004faa:	af02      	add	r7, sp, #8
 8004fac:	60f8      	str	r0, [r7, #12]
 8004fae:	60b9      	str	r1, [r7, #8]
 8004fb0:	603b      	str	r3, [r7, #0]
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fbc:	2b20      	cmp	r3, #32
 8004fbe:	d17b      	bne.n	80050b8 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d002      	beq.n	8004fcc <HAL_UART_Transmit+0x26>
 8004fc6:	88fb      	ldrh	r3, [r7, #6]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d101      	bne.n	8004fd0 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e074      	b.n	80050ba <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2221      	movs	r2, #33	@ 0x21
 8004fdc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fe0:	f7fc f986 	bl	80012f0 <HAL_GetTick>
 8004fe4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	88fa      	ldrh	r2, [r7, #6]
 8004fea:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	88fa      	ldrh	r2, [r7, #6]
 8004ff2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ffe:	d108      	bne.n	8005012 <HAL_UART_Transmit+0x6c>
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	691b      	ldr	r3, [r3, #16]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d104      	bne.n	8005012 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005008:	2300      	movs	r3, #0
 800500a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	61bb      	str	r3, [r7, #24]
 8005010:	e003      	b.n	800501a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005016:	2300      	movs	r3, #0
 8005018:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800501a:	e030      	b.n	800507e <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	9300      	str	r3, [sp, #0]
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	2200      	movs	r2, #0
 8005024:	2180      	movs	r1, #128	@ 0x80
 8005026:	68f8      	ldr	r0, [r7, #12]
 8005028:	f000 ff00 	bl	8005e2c <UART_WaitOnFlagUntilTimeout>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d005      	beq.n	800503e <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2220      	movs	r2, #32
 8005036:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e03d      	b.n	80050ba <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10b      	bne.n	800505c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	881b      	ldrh	r3, [r3, #0]
 8005048:	461a      	mov	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005052:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	3302      	adds	r3, #2
 8005058:	61bb      	str	r3, [r7, #24]
 800505a:	e007      	b.n	800506c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	781a      	ldrb	r2, [r3, #0]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	3301      	adds	r3, #1
 800506a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005072:	b29b      	uxth	r3, r3
 8005074:	3b01      	subs	r3, #1
 8005076:	b29a      	uxth	r2, r3
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005084:	b29b      	uxth	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1c8      	bne.n	800501c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	2200      	movs	r2, #0
 8005092:	2140      	movs	r1, #64	@ 0x40
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 fec9 	bl	8005e2c <UART_WaitOnFlagUntilTimeout>
 800509a:	4603      	mov	r3, r0
 800509c:	2b00      	cmp	r3, #0
 800509e:	d005      	beq.n	80050ac <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	2220      	movs	r2, #32
 80050a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	e006      	b.n	80050ba <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2220      	movs	r2, #32
 80050b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80050b4:	2300      	movs	r3, #0
 80050b6:	e000      	b.n	80050ba <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80050b8:	2302      	movs	r3, #2
  }
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3720      	adds	r7, #32
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
	...

080050c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050c8:	b092      	sub	sp, #72	@ 0x48
 80050ca:	af00      	add	r7, sp, #0
 80050cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80050ce:	2300      	movs	r3, #0
 80050d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	689a      	ldr	r2, [r3, #8]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	691b      	ldr	r3, [r3, #16]
 80050dc:	431a      	orrs	r2, r3
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	695b      	ldr	r3, [r3, #20]
 80050e2:	431a      	orrs	r2, r3
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	69db      	ldr	r3, [r3, #28]
 80050e8:	4313      	orrs	r3, r2
 80050ea:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	4bbe      	ldr	r3, [pc, #760]	@ (80053ec <UART_SetConfig+0x328>)
 80050f4:	4013      	ands	r3, r2
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	6812      	ldr	r2, [r2, #0]
 80050fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80050fc:	430b      	orrs	r3, r1
 80050fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	68da      	ldr	r2, [r3, #12]
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005116:	697b      	ldr	r3, [r7, #20]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4ab3      	ldr	r2, [pc, #716]	@ (80053f0 <UART_SetConfig+0x32c>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d004      	beq.n	8005130 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800512c:	4313      	orrs	r3, r2
 800512e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	689a      	ldr	r2, [r3, #8]
 8005136:	4baf      	ldr	r3, [pc, #700]	@ (80053f4 <UART_SetConfig+0x330>)
 8005138:	4013      	ands	r3, r2
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	6812      	ldr	r2, [r2, #0]
 800513e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005140:	430b      	orrs	r3, r1
 8005142:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514a:	f023 010f 	bic.w	r1, r3, #15
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	430a      	orrs	r2, r1
 8005158:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4aa6      	ldr	r2, [pc, #664]	@ (80053f8 <UART_SetConfig+0x334>)
 8005160:	4293      	cmp	r3, r2
 8005162:	d177      	bne.n	8005254 <UART_SetConfig+0x190>
 8005164:	4ba5      	ldr	r3, [pc, #660]	@ (80053fc <UART_SetConfig+0x338>)
 8005166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005168:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800516c:	2b28      	cmp	r3, #40	@ 0x28
 800516e:	d86d      	bhi.n	800524c <UART_SetConfig+0x188>
 8005170:	a201      	add	r2, pc, #4	@ (adr r2, 8005178 <UART_SetConfig+0xb4>)
 8005172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005176:	bf00      	nop
 8005178:	0800521d 	.word	0x0800521d
 800517c:	0800524d 	.word	0x0800524d
 8005180:	0800524d 	.word	0x0800524d
 8005184:	0800524d 	.word	0x0800524d
 8005188:	0800524d 	.word	0x0800524d
 800518c:	0800524d 	.word	0x0800524d
 8005190:	0800524d 	.word	0x0800524d
 8005194:	0800524d 	.word	0x0800524d
 8005198:	08005225 	.word	0x08005225
 800519c:	0800524d 	.word	0x0800524d
 80051a0:	0800524d 	.word	0x0800524d
 80051a4:	0800524d 	.word	0x0800524d
 80051a8:	0800524d 	.word	0x0800524d
 80051ac:	0800524d 	.word	0x0800524d
 80051b0:	0800524d 	.word	0x0800524d
 80051b4:	0800524d 	.word	0x0800524d
 80051b8:	0800522d 	.word	0x0800522d
 80051bc:	0800524d 	.word	0x0800524d
 80051c0:	0800524d 	.word	0x0800524d
 80051c4:	0800524d 	.word	0x0800524d
 80051c8:	0800524d 	.word	0x0800524d
 80051cc:	0800524d 	.word	0x0800524d
 80051d0:	0800524d 	.word	0x0800524d
 80051d4:	0800524d 	.word	0x0800524d
 80051d8:	08005235 	.word	0x08005235
 80051dc:	0800524d 	.word	0x0800524d
 80051e0:	0800524d 	.word	0x0800524d
 80051e4:	0800524d 	.word	0x0800524d
 80051e8:	0800524d 	.word	0x0800524d
 80051ec:	0800524d 	.word	0x0800524d
 80051f0:	0800524d 	.word	0x0800524d
 80051f4:	0800524d 	.word	0x0800524d
 80051f8:	0800523d 	.word	0x0800523d
 80051fc:	0800524d 	.word	0x0800524d
 8005200:	0800524d 	.word	0x0800524d
 8005204:	0800524d 	.word	0x0800524d
 8005208:	0800524d 	.word	0x0800524d
 800520c:	0800524d 	.word	0x0800524d
 8005210:	0800524d 	.word	0x0800524d
 8005214:	0800524d 	.word	0x0800524d
 8005218:	08005245 	.word	0x08005245
 800521c:	2301      	movs	r3, #1
 800521e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005222:	e222      	b.n	800566a <UART_SetConfig+0x5a6>
 8005224:	2304      	movs	r3, #4
 8005226:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800522a:	e21e      	b.n	800566a <UART_SetConfig+0x5a6>
 800522c:	2308      	movs	r3, #8
 800522e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005232:	e21a      	b.n	800566a <UART_SetConfig+0x5a6>
 8005234:	2310      	movs	r3, #16
 8005236:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800523a:	e216      	b.n	800566a <UART_SetConfig+0x5a6>
 800523c:	2320      	movs	r3, #32
 800523e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005242:	e212      	b.n	800566a <UART_SetConfig+0x5a6>
 8005244:	2340      	movs	r3, #64	@ 0x40
 8005246:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800524a:	e20e      	b.n	800566a <UART_SetConfig+0x5a6>
 800524c:	2380      	movs	r3, #128	@ 0x80
 800524e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005252:	e20a      	b.n	800566a <UART_SetConfig+0x5a6>
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a69      	ldr	r2, [pc, #420]	@ (8005400 <UART_SetConfig+0x33c>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d130      	bne.n	80052c0 <UART_SetConfig+0x1fc>
 800525e:	4b67      	ldr	r3, [pc, #412]	@ (80053fc <UART_SetConfig+0x338>)
 8005260:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005262:	f003 0307 	and.w	r3, r3, #7
 8005266:	2b05      	cmp	r3, #5
 8005268:	d826      	bhi.n	80052b8 <UART_SetConfig+0x1f4>
 800526a:	a201      	add	r2, pc, #4	@ (adr r2, 8005270 <UART_SetConfig+0x1ac>)
 800526c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005270:	08005289 	.word	0x08005289
 8005274:	08005291 	.word	0x08005291
 8005278:	08005299 	.word	0x08005299
 800527c:	080052a1 	.word	0x080052a1
 8005280:	080052a9 	.word	0x080052a9
 8005284:	080052b1 	.word	0x080052b1
 8005288:	2300      	movs	r3, #0
 800528a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800528e:	e1ec      	b.n	800566a <UART_SetConfig+0x5a6>
 8005290:	2304      	movs	r3, #4
 8005292:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005296:	e1e8      	b.n	800566a <UART_SetConfig+0x5a6>
 8005298:	2308      	movs	r3, #8
 800529a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800529e:	e1e4      	b.n	800566a <UART_SetConfig+0x5a6>
 80052a0:	2310      	movs	r3, #16
 80052a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052a6:	e1e0      	b.n	800566a <UART_SetConfig+0x5a6>
 80052a8:	2320      	movs	r3, #32
 80052aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ae:	e1dc      	b.n	800566a <UART_SetConfig+0x5a6>
 80052b0:	2340      	movs	r3, #64	@ 0x40
 80052b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052b6:	e1d8      	b.n	800566a <UART_SetConfig+0x5a6>
 80052b8:	2380      	movs	r3, #128	@ 0x80
 80052ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052be:	e1d4      	b.n	800566a <UART_SetConfig+0x5a6>
 80052c0:	697b      	ldr	r3, [r7, #20]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a4f      	ldr	r2, [pc, #316]	@ (8005404 <UART_SetConfig+0x340>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d130      	bne.n	800532c <UART_SetConfig+0x268>
 80052ca:	4b4c      	ldr	r3, [pc, #304]	@ (80053fc <UART_SetConfig+0x338>)
 80052cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052ce:	f003 0307 	and.w	r3, r3, #7
 80052d2:	2b05      	cmp	r3, #5
 80052d4:	d826      	bhi.n	8005324 <UART_SetConfig+0x260>
 80052d6:	a201      	add	r2, pc, #4	@ (adr r2, 80052dc <UART_SetConfig+0x218>)
 80052d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052dc:	080052f5 	.word	0x080052f5
 80052e0:	080052fd 	.word	0x080052fd
 80052e4:	08005305 	.word	0x08005305
 80052e8:	0800530d 	.word	0x0800530d
 80052ec:	08005315 	.word	0x08005315
 80052f0:	0800531d 	.word	0x0800531d
 80052f4:	2300      	movs	r3, #0
 80052f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052fa:	e1b6      	b.n	800566a <UART_SetConfig+0x5a6>
 80052fc:	2304      	movs	r3, #4
 80052fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005302:	e1b2      	b.n	800566a <UART_SetConfig+0x5a6>
 8005304:	2308      	movs	r3, #8
 8005306:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800530a:	e1ae      	b.n	800566a <UART_SetConfig+0x5a6>
 800530c:	2310      	movs	r3, #16
 800530e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005312:	e1aa      	b.n	800566a <UART_SetConfig+0x5a6>
 8005314:	2320      	movs	r3, #32
 8005316:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800531a:	e1a6      	b.n	800566a <UART_SetConfig+0x5a6>
 800531c:	2340      	movs	r3, #64	@ 0x40
 800531e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005322:	e1a2      	b.n	800566a <UART_SetConfig+0x5a6>
 8005324:	2380      	movs	r3, #128	@ 0x80
 8005326:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800532a:	e19e      	b.n	800566a <UART_SetConfig+0x5a6>
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a35      	ldr	r2, [pc, #212]	@ (8005408 <UART_SetConfig+0x344>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d130      	bne.n	8005398 <UART_SetConfig+0x2d4>
 8005336:	4b31      	ldr	r3, [pc, #196]	@ (80053fc <UART_SetConfig+0x338>)
 8005338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800533a:	f003 0307 	and.w	r3, r3, #7
 800533e:	2b05      	cmp	r3, #5
 8005340:	d826      	bhi.n	8005390 <UART_SetConfig+0x2cc>
 8005342:	a201      	add	r2, pc, #4	@ (adr r2, 8005348 <UART_SetConfig+0x284>)
 8005344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005348:	08005361 	.word	0x08005361
 800534c:	08005369 	.word	0x08005369
 8005350:	08005371 	.word	0x08005371
 8005354:	08005379 	.word	0x08005379
 8005358:	08005381 	.word	0x08005381
 800535c:	08005389 	.word	0x08005389
 8005360:	2300      	movs	r3, #0
 8005362:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005366:	e180      	b.n	800566a <UART_SetConfig+0x5a6>
 8005368:	2304      	movs	r3, #4
 800536a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800536e:	e17c      	b.n	800566a <UART_SetConfig+0x5a6>
 8005370:	2308      	movs	r3, #8
 8005372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005376:	e178      	b.n	800566a <UART_SetConfig+0x5a6>
 8005378:	2310      	movs	r3, #16
 800537a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800537e:	e174      	b.n	800566a <UART_SetConfig+0x5a6>
 8005380:	2320      	movs	r3, #32
 8005382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005386:	e170      	b.n	800566a <UART_SetConfig+0x5a6>
 8005388:	2340      	movs	r3, #64	@ 0x40
 800538a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800538e:	e16c      	b.n	800566a <UART_SetConfig+0x5a6>
 8005390:	2380      	movs	r3, #128	@ 0x80
 8005392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005396:	e168      	b.n	800566a <UART_SetConfig+0x5a6>
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4a1b      	ldr	r2, [pc, #108]	@ (800540c <UART_SetConfig+0x348>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d142      	bne.n	8005428 <UART_SetConfig+0x364>
 80053a2:	4b16      	ldr	r3, [pc, #88]	@ (80053fc <UART_SetConfig+0x338>)
 80053a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a6:	f003 0307 	and.w	r3, r3, #7
 80053aa:	2b05      	cmp	r3, #5
 80053ac:	d838      	bhi.n	8005420 <UART_SetConfig+0x35c>
 80053ae:	a201      	add	r2, pc, #4	@ (adr r2, 80053b4 <UART_SetConfig+0x2f0>)
 80053b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b4:	080053cd 	.word	0x080053cd
 80053b8:	080053d5 	.word	0x080053d5
 80053bc:	080053dd 	.word	0x080053dd
 80053c0:	080053e5 	.word	0x080053e5
 80053c4:	08005411 	.word	0x08005411
 80053c8:	08005419 	.word	0x08005419
 80053cc:	2300      	movs	r3, #0
 80053ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053d2:	e14a      	b.n	800566a <UART_SetConfig+0x5a6>
 80053d4:	2304      	movs	r3, #4
 80053d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053da:	e146      	b.n	800566a <UART_SetConfig+0x5a6>
 80053dc:	2308      	movs	r3, #8
 80053de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053e2:	e142      	b.n	800566a <UART_SetConfig+0x5a6>
 80053e4:	2310      	movs	r3, #16
 80053e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80053ea:	e13e      	b.n	800566a <UART_SetConfig+0x5a6>
 80053ec:	cfff69f3 	.word	0xcfff69f3
 80053f0:	58000c00 	.word	0x58000c00
 80053f4:	11fff4ff 	.word	0x11fff4ff
 80053f8:	40011000 	.word	0x40011000
 80053fc:	58024400 	.word	0x58024400
 8005400:	40004400 	.word	0x40004400
 8005404:	40004800 	.word	0x40004800
 8005408:	40004c00 	.word	0x40004c00
 800540c:	40005000 	.word	0x40005000
 8005410:	2320      	movs	r3, #32
 8005412:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005416:	e128      	b.n	800566a <UART_SetConfig+0x5a6>
 8005418:	2340      	movs	r3, #64	@ 0x40
 800541a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800541e:	e124      	b.n	800566a <UART_SetConfig+0x5a6>
 8005420:	2380      	movs	r3, #128	@ 0x80
 8005422:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005426:	e120      	b.n	800566a <UART_SetConfig+0x5a6>
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4acb      	ldr	r2, [pc, #812]	@ (800575c <UART_SetConfig+0x698>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d176      	bne.n	8005520 <UART_SetConfig+0x45c>
 8005432:	4bcb      	ldr	r3, [pc, #812]	@ (8005760 <UART_SetConfig+0x69c>)
 8005434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005436:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800543a:	2b28      	cmp	r3, #40	@ 0x28
 800543c:	d86c      	bhi.n	8005518 <UART_SetConfig+0x454>
 800543e:	a201      	add	r2, pc, #4	@ (adr r2, 8005444 <UART_SetConfig+0x380>)
 8005440:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005444:	080054e9 	.word	0x080054e9
 8005448:	08005519 	.word	0x08005519
 800544c:	08005519 	.word	0x08005519
 8005450:	08005519 	.word	0x08005519
 8005454:	08005519 	.word	0x08005519
 8005458:	08005519 	.word	0x08005519
 800545c:	08005519 	.word	0x08005519
 8005460:	08005519 	.word	0x08005519
 8005464:	080054f1 	.word	0x080054f1
 8005468:	08005519 	.word	0x08005519
 800546c:	08005519 	.word	0x08005519
 8005470:	08005519 	.word	0x08005519
 8005474:	08005519 	.word	0x08005519
 8005478:	08005519 	.word	0x08005519
 800547c:	08005519 	.word	0x08005519
 8005480:	08005519 	.word	0x08005519
 8005484:	080054f9 	.word	0x080054f9
 8005488:	08005519 	.word	0x08005519
 800548c:	08005519 	.word	0x08005519
 8005490:	08005519 	.word	0x08005519
 8005494:	08005519 	.word	0x08005519
 8005498:	08005519 	.word	0x08005519
 800549c:	08005519 	.word	0x08005519
 80054a0:	08005519 	.word	0x08005519
 80054a4:	08005501 	.word	0x08005501
 80054a8:	08005519 	.word	0x08005519
 80054ac:	08005519 	.word	0x08005519
 80054b0:	08005519 	.word	0x08005519
 80054b4:	08005519 	.word	0x08005519
 80054b8:	08005519 	.word	0x08005519
 80054bc:	08005519 	.word	0x08005519
 80054c0:	08005519 	.word	0x08005519
 80054c4:	08005509 	.word	0x08005509
 80054c8:	08005519 	.word	0x08005519
 80054cc:	08005519 	.word	0x08005519
 80054d0:	08005519 	.word	0x08005519
 80054d4:	08005519 	.word	0x08005519
 80054d8:	08005519 	.word	0x08005519
 80054dc:	08005519 	.word	0x08005519
 80054e0:	08005519 	.word	0x08005519
 80054e4:	08005511 	.word	0x08005511
 80054e8:	2301      	movs	r3, #1
 80054ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ee:	e0bc      	b.n	800566a <UART_SetConfig+0x5a6>
 80054f0:	2304      	movs	r3, #4
 80054f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054f6:	e0b8      	b.n	800566a <UART_SetConfig+0x5a6>
 80054f8:	2308      	movs	r3, #8
 80054fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054fe:	e0b4      	b.n	800566a <UART_SetConfig+0x5a6>
 8005500:	2310      	movs	r3, #16
 8005502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005506:	e0b0      	b.n	800566a <UART_SetConfig+0x5a6>
 8005508:	2320      	movs	r3, #32
 800550a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800550e:	e0ac      	b.n	800566a <UART_SetConfig+0x5a6>
 8005510:	2340      	movs	r3, #64	@ 0x40
 8005512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005516:	e0a8      	b.n	800566a <UART_SetConfig+0x5a6>
 8005518:	2380      	movs	r3, #128	@ 0x80
 800551a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800551e:	e0a4      	b.n	800566a <UART_SetConfig+0x5a6>
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a8f      	ldr	r2, [pc, #572]	@ (8005764 <UART_SetConfig+0x6a0>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d130      	bne.n	800558c <UART_SetConfig+0x4c8>
 800552a:	4b8d      	ldr	r3, [pc, #564]	@ (8005760 <UART_SetConfig+0x69c>)
 800552c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800552e:	f003 0307 	and.w	r3, r3, #7
 8005532:	2b05      	cmp	r3, #5
 8005534:	d826      	bhi.n	8005584 <UART_SetConfig+0x4c0>
 8005536:	a201      	add	r2, pc, #4	@ (adr r2, 800553c <UART_SetConfig+0x478>)
 8005538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553c:	08005555 	.word	0x08005555
 8005540:	0800555d 	.word	0x0800555d
 8005544:	08005565 	.word	0x08005565
 8005548:	0800556d 	.word	0x0800556d
 800554c:	08005575 	.word	0x08005575
 8005550:	0800557d 	.word	0x0800557d
 8005554:	2300      	movs	r3, #0
 8005556:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800555a:	e086      	b.n	800566a <UART_SetConfig+0x5a6>
 800555c:	2304      	movs	r3, #4
 800555e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005562:	e082      	b.n	800566a <UART_SetConfig+0x5a6>
 8005564:	2308      	movs	r3, #8
 8005566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800556a:	e07e      	b.n	800566a <UART_SetConfig+0x5a6>
 800556c:	2310      	movs	r3, #16
 800556e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005572:	e07a      	b.n	800566a <UART_SetConfig+0x5a6>
 8005574:	2320      	movs	r3, #32
 8005576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800557a:	e076      	b.n	800566a <UART_SetConfig+0x5a6>
 800557c:	2340      	movs	r3, #64	@ 0x40
 800557e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005582:	e072      	b.n	800566a <UART_SetConfig+0x5a6>
 8005584:	2380      	movs	r3, #128	@ 0x80
 8005586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800558a:	e06e      	b.n	800566a <UART_SetConfig+0x5a6>
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a75      	ldr	r2, [pc, #468]	@ (8005768 <UART_SetConfig+0x6a4>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d130      	bne.n	80055f8 <UART_SetConfig+0x534>
 8005596:	4b72      	ldr	r3, [pc, #456]	@ (8005760 <UART_SetConfig+0x69c>)
 8005598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800559a:	f003 0307 	and.w	r3, r3, #7
 800559e:	2b05      	cmp	r3, #5
 80055a0:	d826      	bhi.n	80055f0 <UART_SetConfig+0x52c>
 80055a2:	a201      	add	r2, pc, #4	@ (adr r2, 80055a8 <UART_SetConfig+0x4e4>)
 80055a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a8:	080055c1 	.word	0x080055c1
 80055ac:	080055c9 	.word	0x080055c9
 80055b0:	080055d1 	.word	0x080055d1
 80055b4:	080055d9 	.word	0x080055d9
 80055b8:	080055e1 	.word	0x080055e1
 80055bc:	080055e9 	.word	0x080055e9
 80055c0:	2300      	movs	r3, #0
 80055c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055c6:	e050      	b.n	800566a <UART_SetConfig+0x5a6>
 80055c8:	2304      	movs	r3, #4
 80055ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ce:	e04c      	b.n	800566a <UART_SetConfig+0x5a6>
 80055d0:	2308      	movs	r3, #8
 80055d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055d6:	e048      	b.n	800566a <UART_SetConfig+0x5a6>
 80055d8:	2310      	movs	r3, #16
 80055da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055de:	e044      	b.n	800566a <UART_SetConfig+0x5a6>
 80055e0:	2320      	movs	r3, #32
 80055e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055e6:	e040      	b.n	800566a <UART_SetConfig+0x5a6>
 80055e8:	2340      	movs	r3, #64	@ 0x40
 80055ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ee:	e03c      	b.n	800566a <UART_SetConfig+0x5a6>
 80055f0:	2380      	movs	r3, #128	@ 0x80
 80055f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055f6:	e038      	b.n	800566a <UART_SetConfig+0x5a6>
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a5b      	ldr	r2, [pc, #364]	@ (800576c <UART_SetConfig+0x6a8>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d130      	bne.n	8005664 <UART_SetConfig+0x5a0>
 8005602:	4b57      	ldr	r3, [pc, #348]	@ (8005760 <UART_SetConfig+0x69c>)
 8005604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005606:	f003 0307 	and.w	r3, r3, #7
 800560a:	2b05      	cmp	r3, #5
 800560c:	d826      	bhi.n	800565c <UART_SetConfig+0x598>
 800560e:	a201      	add	r2, pc, #4	@ (adr r2, 8005614 <UART_SetConfig+0x550>)
 8005610:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005614:	0800562d 	.word	0x0800562d
 8005618:	08005635 	.word	0x08005635
 800561c:	0800563d 	.word	0x0800563d
 8005620:	08005645 	.word	0x08005645
 8005624:	0800564d 	.word	0x0800564d
 8005628:	08005655 	.word	0x08005655
 800562c:	2302      	movs	r3, #2
 800562e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005632:	e01a      	b.n	800566a <UART_SetConfig+0x5a6>
 8005634:	2304      	movs	r3, #4
 8005636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800563a:	e016      	b.n	800566a <UART_SetConfig+0x5a6>
 800563c:	2308      	movs	r3, #8
 800563e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005642:	e012      	b.n	800566a <UART_SetConfig+0x5a6>
 8005644:	2310      	movs	r3, #16
 8005646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800564a:	e00e      	b.n	800566a <UART_SetConfig+0x5a6>
 800564c:	2320      	movs	r3, #32
 800564e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005652:	e00a      	b.n	800566a <UART_SetConfig+0x5a6>
 8005654:	2340      	movs	r3, #64	@ 0x40
 8005656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800565a:	e006      	b.n	800566a <UART_SetConfig+0x5a6>
 800565c:	2380      	movs	r3, #128	@ 0x80
 800565e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005662:	e002      	b.n	800566a <UART_SetConfig+0x5a6>
 8005664:	2380      	movs	r3, #128	@ 0x80
 8005666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a3f      	ldr	r2, [pc, #252]	@ (800576c <UART_SetConfig+0x6a8>)
 8005670:	4293      	cmp	r3, r2
 8005672:	f040 80f8 	bne.w	8005866 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005676:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800567a:	2b20      	cmp	r3, #32
 800567c:	dc46      	bgt.n	800570c <UART_SetConfig+0x648>
 800567e:	2b02      	cmp	r3, #2
 8005680:	f2c0 8082 	blt.w	8005788 <UART_SetConfig+0x6c4>
 8005684:	3b02      	subs	r3, #2
 8005686:	2b1e      	cmp	r3, #30
 8005688:	d87e      	bhi.n	8005788 <UART_SetConfig+0x6c4>
 800568a:	a201      	add	r2, pc, #4	@ (adr r2, 8005690 <UART_SetConfig+0x5cc>)
 800568c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005690:	08005713 	.word	0x08005713
 8005694:	08005789 	.word	0x08005789
 8005698:	0800571b 	.word	0x0800571b
 800569c:	08005789 	.word	0x08005789
 80056a0:	08005789 	.word	0x08005789
 80056a4:	08005789 	.word	0x08005789
 80056a8:	0800572b 	.word	0x0800572b
 80056ac:	08005789 	.word	0x08005789
 80056b0:	08005789 	.word	0x08005789
 80056b4:	08005789 	.word	0x08005789
 80056b8:	08005789 	.word	0x08005789
 80056bc:	08005789 	.word	0x08005789
 80056c0:	08005789 	.word	0x08005789
 80056c4:	08005789 	.word	0x08005789
 80056c8:	0800573b 	.word	0x0800573b
 80056cc:	08005789 	.word	0x08005789
 80056d0:	08005789 	.word	0x08005789
 80056d4:	08005789 	.word	0x08005789
 80056d8:	08005789 	.word	0x08005789
 80056dc:	08005789 	.word	0x08005789
 80056e0:	08005789 	.word	0x08005789
 80056e4:	08005789 	.word	0x08005789
 80056e8:	08005789 	.word	0x08005789
 80056ec:	08005789 	.word	0x08005789
 80056f0:	08005789 	.word	0x08005789
 80056f4:	08005789 	.word	0x08005789
 80056f8:	08005789 	.word	0x08005789
 80056fc:	08005789 	.word	0x08005789
 8005700:	08005789 	.word	0x08005789
 8005704:	08005789 	.word	0x08005789
 8005708:	0800577b 	.word	0x0800577b
 800570c:	2b40      	cmp	r3, #64	@ 0x40
 800570e:	d037      	beq.n	8005780 <UART_SetConfig+0x6bc>
 8005710:	e03a      	b.n	8005788 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005712:	f7fe fb85 	bl	8003e20 <HAL_RCCEx_GetD3PCLK1Freq>
 8005716:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005718:	e03c      	b.n	8005794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800571a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800571e:	4618      	mov	r0, r3
 8005720:	f7fe fb94 	bl	8003e4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005726:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005728:	e034      	b.n	8005794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800572a:	f107 0318 	add.w	r3, r7, #24
 800572e:	4618      	mov	r0, r3
 8005730:	f7fe fce0 	bl	80040f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005734:	69fb      	ldr	r3, [r7, #28]
 8005736:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005738:	e02c      	b.n	8005794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800573a:	4b09      	ldr	r3, [pc, #36]	@ (8005760 <UART_SetConfig+0x69c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 0320 	and.w	r3, r3, #32
 8005742:	2b00      	cmp	r3, #0
 8005744:	d016      	beq.n	8005774 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005746:	4b06      	ldr	r3, [pc, #24]	@ (8005760 <UART_SetConfig+0x69c>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	08db      	lsrs	r3, r3, #3
 800574c:	f003 0303 	and.w	r3, r3, #3
 8005750:	4a07      	ldr	r2, [pc, #28]	@ (8005770 <UART_SetConfig+0x6ac>)
 8005752:	fa22 f303 	lsr.w	r3, r2, r3
 8005756:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005758:	e01c      	b.n	8005794 <UART_SetConfig+0x6d0>
 800575a:	bf00      	nop
 800575c:	40011400 	.word	0x40011400
 8005760:	58024400 	.word	0x58024400
 8005764:	40007800 	.word	0x40007800
 8005768:	40007c00 	.word	0x40007c00
 800576c:	58000c00 	.word	0x58000c00
 8005770:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005774:	4b9d      	ldr	r3, [pc, #628]	@ (80059ec <UART_SetConfig+0x928>)
 8005776:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005778:	e00c      	b.n	8005794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800577a:	4b9d      	ldr	r3, [pc, #628]	@ (80059f0 <UART_SetConfig+0x92c>)
 800577c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800577e:	e009      	b.n	8005794 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005780:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005784:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005786:	e005      	b.n	8005794 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005788:	2300      	movs	r3, #0
 800578a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005792:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005794:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005796:	2b00      	cmp	r3, #0
 8005798:	f000 81de 	beq.w	8005b58 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057a0:	4a94      	ldr	r2, [pc, #592]	@ (80059f4 <UART_SetConfig+0x930>)
 80057a2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057a6:	461a      	mov	r2, r3
 80057a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80057ae:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	685a      	ldr	r2, [r3, #4]
 80057b4:	4613      	mov	r3, r2
 80057b6:	005b      	lsls	r3, r3, #1
 80057b8:	4413      	add	r3, r2
 80057ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057bc:	429a      	cmp	r2, r3
 80057be:	d305      	bcc.n	80057cc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80057c0:	697b      	ldr	r3, [r7, #20]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80057c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d903      	bls.n	80057d4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80057d2:	e1c1      	b.n	8005b58 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80057d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057d6:	2200      	movs	r2, #0
 80057d8:	60bb      	str	r3, [r7, #8]
 80057da:	60fa      	str	r2, [r7, #12]
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057e0:	4a84      	ldr	r2, [pc, #528]	@ (80059f4 <UART_SetConfig+0x930>)
 80057e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	2200      	movs	r2, #0
 80057ea:	603b      	str	r3, [r7, #0]
 80057ec:	607a      	str	r2, [r7, #4]
 80057ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057f2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80057f6:	f7fa fd6f 	bl	80002d8 <__aeabi_uldivmod>
 80057fa:	4602      	mov	r2, r0
 80057fc:	460b      	mov	r3, r1
 80057fe:	4610      	mov	r0, r2
 8005800:	4619      	mov	r1, r3
 8005802:	f04f 0200 	mov.w	r2, #0
 8005806:	f04f 0300 	mov.w	r3, #0
 800580a:	020b      	lsls	r3, r1, #8
 800580c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005810:	0202      	lsls	r2, r0, #8
 8005812:	6979      	ldr	r1, [r7, #20]
 8005814:	6849      	ldr	r1, [r1, #4]
 8005816:	0849      	lsrs	r1, r1, #1
 8005818:	2000      	movs	r0, #0
 800581a:	460c      	mov	r4, r1
 800581c:	4605      	mov	r5, r0
 800581e:	eb12 0804 	adds.w	r8, r2, r4
 8005822:	eb43 0905 	adc.w	r9, r3, r5
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	469a      	mov	sl, r3
 800582e:	4693      	mov	fp, r2
 8005830:	4652      	mov	r2, sl
 8005832:	465b      	mov	r3, fp
 8005834:	4640      	mov	r0, r8
 8005836:	4649      	mov	r1, r9
 8005838:	f7fa fd4e 	bl	80002d8 <__aeabi_uldivmod>
 800583c:	4602      	mov	r2, r0
 800583e:	460b      	mov	r3, r1
 8005840:	4613      	mov	r3, r2
 8005842:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005846:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800584a:	d308      	bcc.n	800585e <UART_SetConfig+0x79a>
 800584c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800584e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005852:	d204      	bcs.n	800585e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800585a:	60da      	str	r2, [r3, #12]
 800585c:	e17c      	b.n	8005b58 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005864:	e178      	b.n	8005b58 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800586e:	f040 80c5 	bne.w	80059fc <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005872:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005876:	2b20      	cmp	r3, #32
 8005878:	dc48      	bgt.n	800590c <UART_SetConfig+0x848>
 800587a:	2b00      	cmp	r3, #0
 800587c:	db7b      	blt.n	8005976 <UART_SetConfig+0x8b2>
 800587e:	2b20      	cmp	r3, #32
 8005880:	d879      	bhi.n	8005976 <UART_SetConfig+0x8b2>
 8005882:	a201      	add	r2, pc, #4	@ (adr r2, 8005888 <UART_SetConfig+0x7c4>)
 8005884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005888:	08005913 	.word	0x08005913
 800588c:	0800591b 	.word	0x0800591b
 8005890:	08005977 	.word	0x08005977
 8005894:	08005977 	.word	0x08005977
 8005898:	08005923 	.word	0x08005923
 800589c:	08005977 	.word	0x08005977
 80058a0:	08005977 	.word	0x08005977
 80058a4:	08005977 	.word	0x08005977
 80058a8:	08005933 	.word	0x08005933
 80058ac:	08005977 	.word	0x08005977
 80058b0:	08005977 	.word	0x08005977
 80058b4:	08005977 	.word	0x08005977
 80058b8:	08005977 	.word	0x08005977
 80058bc:	08005977 	.word	0x08005977
 80058c0:	08005977 	.word	0x08005977
 80058c4:	08005977 	.word	0x08005977
 80058c8:	08005943 	.word	0x08005943
 80058cc:	08005977 	.word	0x08005977
 80058d0:	08005977 	.word	0x08005977
 80058d4:	08005977 	.word	0x08005977
 80058d8:	08005977 	.word	0x08005977
 80058dc:	08005977 	.word	0x08005977
 80058e0:	08005977 	.word	0x08005977
 80058e4:	08005977 	.word	0x08005977
 80058e8:	08005977 	.word	0x08005977
 80058ec:	08005977 	.word	0x08005977
 80058f0:	08005977 	.word	0x08005977
 80058f4:	08005977 	.word	0x08005977
 80058f8:	08005977 	.word	0x08005977
 80058fc:	08005977 	.word	0x08005977
 8005900:	08005977 	.word	0x08005977
 8005904:	08005977 	.word	0x08005977
 8005908:	08005969 	.word	0x08005969
 800590c:	2b40      	cmp	r3, #64	@ 0x40
 800590e:	d02e      	beq.n	800596e <UART_SetConfig+0x8aa>
 8005910:	e031      	b.n	8005976 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005912:	f7fd f84f 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 8005916:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005918:	e033      	b.n	8005982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800591a:	f7fd f861 	bl	80029e0 <HAL_RCC_GetPCLK2Freq>
 800591e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005920:	e02f      	b.n	8005982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005922:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005926:	4618      	mov	r0, r3
 8005928:	f7fe fa90 	bl	8003e4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800592c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800592e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005930:	e027      	b.n	8005982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005932:	f107 0318 	add.w	r3, r7, #24
 8005936:	4618      	mov	r0, r3
 8005938:	f7fe fbdc 	bl	80040f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005940:	e01f      	b.n	8005982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005942:	4b2d      	ldr	r3, [pc, #180]	@ (80059f8 <UART_SetConfig+0x934>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0320 	and.w	r3, r3, #32
 800594a:	2b00      	cmp	r3, #0
 800594c:	d009      	beq.n	8005962 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800594e:	4b2a      	ldr	r3, [pc, #168]	@ (80059f8 <UART_SetConfig+0x934>)
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	08db      	lsrs	r3, r3, #3
 8005954:	f003 0303 	and.w	r3, r3, #3
 8005958:	4a24      	ldr	r2, [pc, #144]	@ (80059ec <UART_SetConfig+0x928>)
 800595a:	fa22 f303 	lsr.w	r3, r2, r3
 800595e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005960:	e00f      	b.n	8005982 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005962:	4b22      	ldr	r3, [pc, #136]	@ (80059ec <UART_SetConfig+0x928>)
 8005964:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005966:	e00c      	b.n	8005982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005968:	4b21      	ldr	r3, [pc, #132]	@ (80059f0 <UART_SetConfig+0x92c>)
 800596a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800596c:	e009      	b.n	8005982 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800596e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005972:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005974:	e005      	b.n	8005982 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005976:	2300      	movs	r3, #0
 8005978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005980:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005982:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005984:	2b00      	cmp	r3, #0
 8005986:	f000 80e7 	beq.w	8005b58 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800598e:	4a19      	ldr	r2, [pc, #100]	@ (80059f4 <UART_SetConfig+0x930>)
 8005990:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005994:	461a      	mov	r2, r3
 8005996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005998:	fbb3 f3f2 	udiv	r3, r3, r2
 800599c:	005a      	lsls	r2, r3, #1
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	685b      	ldr	r3, [r3, #4]
 80059a2:	085b      	lsrs	r3, r3, #1
 80059a4:	441a      	add	r2, r3
 80059a6:	697b      	ldr	r3, [r7, #20]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80059ae:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b2:	2b0f      	cmp	r3, #15
 80059b4:	d916      	bls.n	80059e4 <UART_SetConfig+0x920>
 80059b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059bc:	d212      	bcs.n	80059e4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80059be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	f023 030f 	bic.w	r3, r3, #15
 80059c6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80059c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ca:	085b      	lsrs	r3, r3, #1
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	f003 0307 	and.w	r3, r3, #7
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80059d6:	4313      	orrs	r3, r2
 80059d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80059da:	697b      	ldr	r3, [r7, #20]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80059e0:	60da      	str	r2, [r3, #12]
 80059e2:	e0b9      	b.n	8005b58 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80059ea:	e0b5      	b.n	8005b58 <UART_SetConfig+0xa94>
 80059ec:	03d09000 	.word	0x03d09000
 80059f0:	003d0900 	.word	0x003d0900
 80059f4:	08006268 	.word	0x08006268
 80059f8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 80059fc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005a00:	2b20      	cmp	r3, #32
 8005a02:	dc49      	bgt.n	8005a98 <UART_SetConfig+0x9d4>
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	db7c      	blt.n	8005b02 <UART_SetConfig+0xa3e>
 8005a08:	2b20      	cmp	r3, #32
 8005a0a:	d87a      	bhi.n	8005b02 <UART_SetConfig+0xa3e>
 8005a0c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a14 <UART_SetConfig+0x950>)
 8005a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a12:	bf00      	nop
 8005a14:	08005a9f 	.word	0x08005a9f
 8005a18:	08005aa7 	.word	0x08005aa7
 8005a1c:	08005b03 	.word	0x08005b03
 8005a20:	08005b03 	.word	0x08005b03
 8005a24:	08005aaf 	.word	0x08005aaf
 8005a28:	08005b03 	.word	0x08005b03
 8005a2c:	08005b03 	.word	0x08005b03
 8005a30:	08005b03 	.word	0x08005b03
 8005a34:	08005abf 	.word	0x08005abf
 8005a38:	08005b03 	.word	0x08005b03
 8005a3c:	08005b03 	.word	0x08005b03
 8005a40:	08005b03 	.word	0x08005b03
 8005a44:	08005b03 	.word	0x08005b03
 8005a48:	08005b03 	.word	0x08005b03
 8005a4c:	08005b03 	.word	0x08005b03
 8005a50:	08005b03 	.word	0x08005b03
 8005a54:	08005acf 	.word	0x08005acf
 8005a58:	08005b03 	.word	0x08005b03
 8005a5c:	08005b03 	.word	0x08005b03
 8005a60:	08005b03 	.word	0x08005b03
 8005a64:	08005b03 	.word	0x08005b03
 8005a68:	08005b03 	.word	0x08005b03
 8005a6c:	08005b03 	.word	0x08005b03
 8005a70:	08005b03 	.word	0x08005b03
 8005a74:	08005b03 	.word	0x08005b03
 8005a78:	08005b03 	.word	0x08005b03
 8005a7c:	08005b03 	.word	0x08005b03
 8005a80:	08005b03 	.word	0x08005b03
 8005a84:	08005b03 	.word	0x08005b03
 8005a88:	08005b03 	.word	0x08005b03
 8005a8c:	08005b03 	.word	0x08005b03
 8005a90:	08005b03 	.word	0x08005b03
 8005a94:	08005af5 	.word	0x08005af5
 8005a98:	2b40      	cmp	r3, #64	@ 0x40
 8005a9a:	d02e      	beq.n	8005afa <UART_SetConfig+0xa36>
 8005a9c:	e031      	b.n	8005b02 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a9e:	f7fc ff89 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 8005aa2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005aa4:	e033      	b.n	8005b0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005aa6:	f7fc ff9b 	bl	80029e0 <HAL_RCC_GetPCLK2Freq>
 8005aaa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005aac:	e02f      	b.n	8005b0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005aae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f7fe f9ca 	bl	8003e4c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005abc:	e027      	b.n	8005b0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005abe:	f107 0318 	add.w	r3, r7, #24
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fe fb16 	bl	80040f4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005ac8:	69fb      	ldr	r3, [r7, #28]
 8005aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005acc:	e01f      	b.n	8005b0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005ace:	4b2d      	ldr	r3, [pc, #180]	@ (8005b84 <UART_SetConfig+0xac0>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0320 	and.w	r3, r3, #32
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d009      	beq.n	8005aee <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005ada:	4b2a      	ldr	r3, [pc, #168]	@ (8005b84 <UART_SetConfig+0xac0>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	08db      	lsrs	r3, r3, #3
 8005ae0:	f003 0303 	and.w	r3, r3, #3
 8005ae4:	4a28      	ldr	r2, [pc, #160]	@ (8005b88 <UART_SetConfig+0xac4>)
 8005ae6:	fa22 f303 	lsr.w	r3, r2, r3
 8005aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005aec:	e00f      	b.n	8005b0e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005aee:	4b26      	ldr	r3, [pc, #152]	@ (8005b88 <UART_SetConfig+0xac4>)
 8005af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005af2:	e00c      	b.n	8005b0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005af4:	4b25      	ldr	r3, [pc, #148]	@ (8005b8c <UART_SetConfig+0xac8>)
 8005af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005af8:	e009      	b.n	8005b0e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005afa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005afe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005b00:	e005      	b.n	8005b0e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005b02:	2300      	movs	r3, #0
 8005b04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005b0c:	bf00      	nop
    }

    if (pclk != 0U)
 8005b0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d021      	beq.n	8005b58 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b14:	697b      	ldr	r3, [r7, #20]
 8005b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b18:	4a1d      	ldr	r2, [pc, #116]	@ (8005b90 <UART_SetConfig+0xacc>)
 8005b1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b1e:	461a      	mov	r2, r3
 8005b20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b22:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	085b      	lsrs	r3, r3, #1
 8005b2c:	441a      	add	r2, r3
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b36:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b3a:	2b0f      	cmp	r3, #15
 8005b3c:	d909      	bls.n	8005b52 <UART_SetConfig+0xa8e>
 8005b3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b44:	d205      	bcs.n	8005b52 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	697b      	ldr	r3, [r7, #20]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	60da      	str	r2, [r3, #12]
 8005b50:	e002      	b.n	8005b58 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	2201      	movs	r2, #1
 8005b5c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	2201      	movs	r2, #1
 8005b64:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	2200      	movs	r2, #0
 8005b72:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005b74:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3748      	adds	r7, #72	@ 0x48
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b82:	bf00      	nop
 8005b84:	58024400 	.word	0x58024400
 8005b88:	03d09000 	.word	0x03d09000
 8005b8c:	003d0900 	.word	0x003d0900
 8005b90:	08006268 	.word	0x08006268

08005b94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba0:	f003 0308 	and.w	r3, r3, #8
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00a      	beq.n	8005bbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bc2:	f003 0301 	and.w	r3, r3, #1
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00a      	beq.n	8005be0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d00a      	beq.n	8005c02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c06:	f003 0304 	and.w	r3, r3, #4
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d00a      	beq.n	8005c24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	430a      	orrs	r2, r1
 8005c22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c28:	f003 0310 	and.w	r3, r3, #16
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00a      	beq.n	8005c46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	430a      	orrs	r2, r1
 8005c44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c4a:	f003 0320 	and.w	r3, r3, #32
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d00a      	beq.n	8005c68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	430a      	orrs	r2, r1
 8005c66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d01a      	beq.n	8005caa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	430a      	orrs	r2, r1
 8005c88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005c92:	d10a      	bne.n	8005caa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	430a      	orrs	r2, r1
 8005ca8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00a      	beq.n	8005ccc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	605a      	str	r2, [r3, #4]
  }
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr

08005cd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b098      	sub	sp, #96	@ 0x60
 8005cdc:	af02      	add	r7, sp, #8
 8005cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ce8:	f7fb fb02 	bl	80012f0 <HAL_GetTick>
 8005cec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f003 0308 	and.w	r3, r3, #8
 8005cf8:	2b08      	cmp	r3, #8
 8005cfa:	d12f      	bne.n	8005d5c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cfc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d04:	2200      	movs	r2, #0
 8005d06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f000 f88e 	bl	8005e2c <UART_WaitOnFlagUntilTimeout>
 8005d10:	4603      	mov	r3, r0
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d022      	beq.n	8005d5c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d1e:	e853 3f00 	ldrex	r3, [r3]
 8005d22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	461a      	mov	r2, r3
 8005d32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d34:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d36:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d3c:	e841 2300 	strex	r3, r2, [r1]
 8005d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d1e6      	bne.n	8005d16 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2220      	movs	r2, #32
 8005d4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2200      	movs	r2, #0
 8005d54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d58:	2303      	movs	r3, #3
 8005d5a:	e063      	b.n	8005e24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0304 	and.w	r3, r3, #4
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d149      	bne.n	8005dfe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d6a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005d6e:	9300      	str	r3, [sp, #0]
 8005d70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005d72:	2200      	movs	r2, #0
 8005d74:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f000 f857 	bl	8005e2c <UART_WaitOnFlagUntilTimeout>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d03c      	beq.n	8005dfe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d8c:	e853 3f00 	ldrex	r3, [r3]
 8005d90:	623b      	str	r3, [r7, #32]
   return(result);
 8005d92:	6a3b      	ldr	r3, [r7, #32]
 8005d94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005da2:	633b      	str	r3, [r7, #48]	@ 0x30
 8005da4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005da8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005daa:	e841 2300 	strex	r3, r2, [r1]
 8005dae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d1e6      	bne.n	8005d84 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	3308      	adds	r3, #8
 8005dbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	e853 3f00 	ldrex	r3, [r3]
 8005dc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f023 0301 	bic.w	r3, r3, #1
 8005dcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	3308      	adds	r3, #8
 8005dd4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005dd6:	61fa      	str	r2, [r7, #28]
 8005dd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dda:	69b9      	ldr	r1, [r7, #24]
 8005ddc:	69fa      	ldr	r2, [r7, #28]
 8005dde:	e841 2300 	strex	r3, r2, [r1]
 8005de2:	617b      	str	r3, [r7, #20]
   return(result);
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d1e5      	bne.n	8005db6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2220      	movs	r2, #32
 8005dee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e012      	b.n	8005e24 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2220      	movs	r2, #32
 8005e0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3758      	adds	r7, #88	@ 0x58
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b084      	sub	sp, #16
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	603b      	str	r3, [r7, #0]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e3c:	e04f      	b.n	8005ede <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e3e:	69bb      	ldr	r3, [r7, #24]
 8005e40:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e44:	d04b      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e46:	f7fb fa53 	bl	80012f0 <HAL_GetTick>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	1ad3      	subs	r3, r2, r3
 8005e50:	69ba      	ldr	r2, [r7, #24]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d302      	bcc.n	8005e5c <UART_WaitOnFlagUntilTimeout+0x30>
 8005e56:	69bb      	ldr	r3, [r7, #24]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d101      	bne.n	8005e60 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	e04e      	b.n	8005efe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0304 	and.w	r3, r3, #4
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d037      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	2b80      	cmp	r3, #128	@ 0x80
 8005e72:	d034      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0xb2>
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	2b40      	cmp	r3, #64	@ 0x40
 8005e78:	d031      	beq.n	8005ede <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69db      	ldr	r3, [r3, #28]
 8005e80:	f003 0308 	and.w	r3, r3, #8
 8005e84:	2b08      	cmp	r3, #8
 8005e86:	d110      	bne.n	8005eaa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	2208      	movs	r2, #8
 8005e8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f000 f839 	bl	8005f08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2208      	movs	r2, #8
 8005e9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	2200      	movs	r2, #0
 8005ea2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	e029      	b.n	8005efe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69db      	ldr	r3, [r3, #28]
 8005eb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005eb4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005eb8:	d111      	bne.n	8005ede <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005ec2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 f81f 	bl	8005f08 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2220      	movs	r2, #32
 8005ece:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e00f      	b.n	8005efe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69da      	ldr	r2, [r3, #28]
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	429a      	cmp	r2, r3
 8005eec:	bf0c      	ite	eq
 8005eee:	2301      	moveq	r3, #1
 8005ef0:	2300      	movne	r3, #0
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	461a      	mov	r2, r3
 8005ef6:	79fb      	ldrb	r3, [r7, #7]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d0a0      	beq.n	8005e3e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005efc:	2300      	movs	r3, #0
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
	...

08005f08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b095      	sub	sp, #84	@ 0x54
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f18:	e853 3f00 	ldrex	r3, [r3]
 8005f1c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f30:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f34:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e6      	bne.n	8005f10 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	3308      	adds	r3, #8
 8005f48:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f4a:	6a3b      	ldr	r3, [r7, #32]
 8005f4c:	e853 3f00 	ldrex	r3, [r3]
 8005f50:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f52:	69fa      	ldr	r2, [r7, #28]
 8005f54:	4b1e      	ldr	r3, [pc, #120]	@ (8005fd0 <UART_EndRxTransfer+0xc8>)
 8005f56:	4013      	ands	r3, r2
 8005f58:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	3308      	adds	r3, #8
 8005f60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005f62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f64:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f66:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f68:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f6a:	e841 2300 	strex	r3, r2, [r1]
 8005f6e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d1e5      	bne.n	8005f42 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f7a:	2b01      	cmp	r3, #1
 8005f7c:	d118      	bne.n	8005fb0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	e853 3f00 	ldrex	r3, [r3]
 8005f8a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f8c:	68bb      	ldr	r3, [r7, #8]
 8005f8e:	f023 0310 	bic.w	r3, r3, #16
 8005f92:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	461a      	mov	r2, r3
 8005f9a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f9c:	61bb      	str	r3, [r7, #24]
 8005f9e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fa0:	6979      	ldr	r1, [r7, #20]
 8005fa2:	69ba      	ldr	r2, [r7, #24]
 8005fa4:	e841 2300 	strex	r3, r2, [r1]
 8005fa8:	613b      	str	r3, [r7, #16]
   return(result);
 8005faa:	693b      	ldr	r3, [r7, #16]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d1e6      	bne.n	8005f7e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2220      	movs	r2, #32
 8005fb4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005fc4:	bf00      	nop
 8005fc6:	3754      	adds	r7, #84	@ 0x54
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr
 8005fd0:	effffffe 	.word	0xeffffffe

08005fd4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b085      	sub	sp, #20
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d101      	bne.n	8005fea <HAL_UARTEx_DisableFifoMode+0x16>
 8005fe6:	2302      	movs	r3, #2
 8005fe8:	e027      	b.n	800603a <HAL_UARTEx_DisableFifoMode+0x66>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2224      	movs	r2, #36	@ 0x24
 8005ff6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f022 0201 	bic.w	r2, r2, #1
 8006010:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006018:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	68fa      	ldr	r2, [r7, #12]
 8006026:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2220      	movs	r2, #32
 800602c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006038:	2300      	movs	r3, #0
}
 800603a:	4618      	mov	r0, r3
 800603c:	3714      	adds	r7, #20
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr

08006046 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006046:	b580      	push	{r7, lr}
 8006048:	b084      	sub	sp, #16
 800604a:	af00      	add	r7, sp, #0
 800604c:	6078      	str	r0, [r7, #4]
 800604e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006056:	2b01      	cmp	r3, #1
 8006058:	d101      	bne.n	800605e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800605a:	2302      	movs	r3, #2
 800605c:	e02d      	b.n	80060ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2201      	movs	r2, #1
 8006062:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2224      	movs	r2, #36	@ 0x24
 800606a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	681a      	ldr	r2, [r3, #0]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f022 0201 	bic.w	r2, r2, #1
 8006084:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	683a      	ldr	r2, [r7, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 f850 	bl	8006140 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	68fa      	ldr	r2, [r7, #12]
 80060a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2220      	movs	r2, #32
 80060ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060b8:	2300      	movs	r3, #0
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	3710      	adds	r7, #16
 80060be:	46bd      	mov	sp, r7
 80060c0:	bd80      	pop	{r7, pc}

080060c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060c2:	b580      	push	{r7, lr}
 80060c4:	b084      	sub	sp, #16
 80060c6:	af00      	add	r7, sp, #0
 80060c8:	6078      	str	r0, [r7, #4]
 80060ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80060d2:	2b01      	cmp	r3, #1
 80060d4:	d101      	bne.n	80060da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80060d6:	2302      	movs	r3, #2
 80060d8:	e02d      	b.n	8006136 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2201      	movs	r2, #1
 80060de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2224      	movs	r2, #36	@ 0x24
 80060e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f022 0201 	bic.w	r2, r2, #1
 8006100:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	683a      	ldr	r2, [r7, #0]
 8006112:	430a      	orrs	r2, r1
 8006114:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 f812 	bl	8006140 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2220      	movs	r2, #32
 8006128:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
	...

08006140 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006140:	b480      	push	{r7}
 8006142:	b085      	sub	sp, #20
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800614c:	2b00      	cmp	r3, #0
 800614e:	d108      	bne.n	8006162 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006160:	e031      	b.n	80061c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006162:	2310      	movs	r3, #16
 8006164:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006166:	2310      	movs	r3, #16
 8006168:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	0e5b      	lsrs	r3, r3, #25
 8006172:	b2db      	uxtb	r3, r3
 8006174:	f003 0307 	and.w	r3, r3, #7
 8006178:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	689b      	ldr	r3, [r3, #8]
 8006180:	0f5b      	lsrs	r3, r3, #29
 8006182:	b2db      	uxtb	r3, r3
 8006184:	f003 0307 	and.w	r3, r3, #7
 8006188:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800618a:	7bbb      	ldrb	r3, [r7, #14]
 800618c:	7b3a      	ldrb	r2, [r7, #12]
 800618e:	4911      	ldr	r1, [pc, #68]	@ (80061d4 <UARTEx_SetNbDataToProcess+0x94>)
 8006190:	5c8a      	ldrb	r2, [r1, r2]
 8006192:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006196:	7b3a      	ldrb	r2, [r7, #12]
 8006198:	490f      	ldr	r1, [pc, #60]	@ (80061d8 <UARTEx_SetNbDataToProcess+0x98>)
 800619a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800619c:	fb93 f3f2 	sdiv	r3, r3, r2
 80061a0:	b29a      	uxth	r2, r3
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061a8:	7bfb      	ldrb	r3, [r7, #15]
 80061aa:	7b7a      	ldrb	r2, [r7, #13]
 80061ac:	4909      	ldr	r1, [pc, #36]	@ (80061d4 <UARTEx_SetNbDataToProcess+0x94>)
 80061ae:	5c8a      	ldrb	r2, [r1, r2]
 80061b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80061b4:	7b7a      	ldrb	r2, [r7, #13]
 80061b6:	4908      	ldr	r1, [pc, #32]	@ (80061d8 <UARTEx_SetNbDataToProcess+0x98>)
 80061b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80061be:	b29a      	uxth	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80061c6:	bf00      	nop
 80061c8:	3714      	adds	r7, #20
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	08006280 	.word	0x08006280
 80061d8:	08006288 	.word	0x08006288

080061dc <memset>:
 80061dc:	4402      	add	r2, r0
 80061de:	4603      	mov	r3, r0
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d100      	bne.n	80061e6 <memset+0xa>
 80061e4:	4770      	bx	lr
 80061e6:	f803 1b01 	strb.w	r1, [r3], #1
 80061ea:	e7f9      	b.n	80061e0 <memset+0x4>

080061ec <__libc_init_array>:
 80061ec:	b570      	push	{r4, r5, r6, lr}
 80061ee:	4d0d      	ldr	r5, [pc, #52]	@ (8006224 <__libc_init_array+0x38>)
 80061f0:	4c0d      	ldr	r4, [pc, #52]	@ (8006228 <__libc_init_array+0x3c>)
 80061f2:	1b64      	subs	r4, r4, r5
 80061f4:	10a4      	asrs	r4, r4, #2
 80061f6:	2600      	movs	r6, #0
 80061f8:	42a6      	cmp	r6, r4
 80061fa:	d109      	bne.n	8006210 <__libc_init_array+0x24>
 80061fc:	4d0b      	ldr	r5, [pc, #44]	@ (800622c <__libc_init_array+0x40>)
 80061fe:	4c0c      	ldr	r4, [pc, #48]	@ (8006230 <__libc_init_array+0x44>)
 8006200:	f000 f818 	bl	8006234 <_init>
 8006204:	1b64      	subs	r4, r4, r5
 8006206:	10a4      	asrs	r4, r4, #2
 8006208:	2600      	movs	r6, #0
 800620a:	42a6      	cmp	r6, r4
 800620c:	d105      	bne.n	800621a <__libc_init_array+0x2e>
 800620e:	bd70      	pop	{r4, r5, r6, pc}
 8006210:	f855 3b04 	ldr.w	r3, [r5], #4
 8006214:	4798      	blx	r3
 8006216:	3601      	adds	r6, #1
 8006218:	e7ee      	b.n	80061f8 <__libc_init_array+0xc>
 800621a:	f855 3b04 	ldr.w	r3, [r5], #4
 800621e:	4798      	blx	r3
 8006220:	3601      	adds	r6, #1
 8006222:	e7f2      	b.n	800620a <__libc_init_array+0x1e>
 8006224:	08006298 	.word	0x08006298
 8006228:	08006298 	.word	0x08006298
 800622c:	08006298 	.word	0x08006298
 8006230:	0800629c 	.word	0x0800629c

08006234 <_init>:
 8006234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006236:	bf00      	nop
 8006238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800623a:	bc08      	pop	{r3}
 800623c:	469e      	mov	lr, r3
 800623e:	4770      	bx	lr

08006240 <_fini>:
 8006240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006242:	bf00      	nop
 8006244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006246:	bc08      	pop	{r3}
 8006248:	469e      	mov	lr, r3
 800624a:	4770      	bx	lr
