{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680286514812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680286514813 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 14:15:14 2023 " "Processing started: Fri Mar 31 14:15:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680286514813 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680286514813 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680286514813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680286515215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526259 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680286526259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccp_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ccp_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ccp_state_machine-SM " "Found design unit 1: ccp_state_machine-SM" {  } { { "ccp_state_machine.vhd" "" { Text "N:/ECE 124/Lab4/ccp_state_machine.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526269 ""} { "Info" "ISGN_ENTITY_NAME" "1 ccp_state_machine " "Found entity 1: ccp_state_machine" {  } { { "ccp_state_machine.vhd" "" { Text "N:/ECE 124/Lab4/ccp_state_machine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680286526269 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680286526334 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_data LogicalStep_Lab4_top.vhd(31) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(31): used implicit default value for signal \"seg7_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526351 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char1 LogicalStep_Lab4_top.vhd(32) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(32): used implicit default value for signal \"seg7_char1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526352 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seg7_char2 LogicalStep_Lab4_top.vhd(33) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(33): used implicit default value for signal \"seg7_char2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526352 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NS_A LogicalStep_Lab4_top.vhd(104) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(104): used implicit default value for signal \"NS_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526352 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NS_G LogicalStep_Lab4_top.vhd(104) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(104): used implicit default value for signal \"NS_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526352 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NS_D LogicalStep_Lab4_top.vhd(104) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(104): used implicit default value for signal \"NS_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526352 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EW_A LogicalStep_Lab4_top.vhd(104) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(104): used implicit default value for signal \"EW_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526353 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EW_G LogicalStep_Lab4_top.vhd(104) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(104): used implicit default value for signal \"EW_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526353 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EW_D LogicalStep_Lab4_top.vhd(104) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(104): used implicit default value for signal \"EW_D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 104 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526353 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NS_cross LogicalStep_Lab4_top.vhd(105) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(105): used implicit default value for signal \"NS_cross\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526353 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EW_cross LogicalStep_Lab4_top.vhd(105) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(105): used implicit default value for signal \"EW_cross\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 105 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526353 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "display LogicalStep_Lab4_top.vhd(106) " "VHDL Signal Declaration warning at LogicalStep_Lab4_top.vhd(106): used implicit default value for signal \"display\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286526353 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seven_seg_NS LogicalStep_Lab4_top.vhd(108) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(108): object \"seven_seg_NS\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680286526353 "|LogicalStep_Lab4_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seven_seg_EW LogicalStep_Lab4_top.vhd(109) " "Verilog HDL or VHDL warning at LogicalStep_Lab4_top.vhd(109): object \"seven_seg_EW\" assigned a value but never read" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1680286526353 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "pb_inverters.vhd 2 1 " "Using design file pb_inverters.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PB_inverters-ckt " "Found design unit 1: PB_inverters-ckt" {  } { { "pb_inverters.vhd" "" { Text "N:/ECE 124/Lab4/pb_inverters.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526367 ""} { "Info" "ISGN_ENTITY_NAME" "1 PB_inverters " "Found entity 1: PB_inverters" {  } { { "pb_inverters.vhd" "" { Text "N:/ECE 124/Lab4/pb_inverters.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526367 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680286526367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pb_inverters pb_inverters:INST1 " "Elaborating entity \"pb_inverters\" for hierarchy \"pb_inverters:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680286526368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.vhd 2 1 " "Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_generator-rtl " "Found design unit 1: Clock_generator-rtl" {  } { { "clock_generator.vhd" "" { Text "N:/ECE 124/Lab4/clock_generator.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_generator " "Found entity 1: Clock_generator" {  } { { "clock_generator.vhd" "" { Text "N:/ECE 124/Lab4/clock_generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680286526393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:INST2 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680286526393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "synchronizer.vhd 2 1 " "Using design file synchronizer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-circuit " "Found design unit 1: synchronizer-circuit" {  } { { "synchronizer.vhd" "" { Text "N:/ECE 124/Lab4/synchronizer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526422 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.vhd" "" { Text "N:/ECE 124/Lab4/synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680286526422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:INST3 " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:INST3\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST3" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680286526422 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg synchronizer.vhd(34) " "VHDL Process Statement warning at synchronizer.vhd(34): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "synchronizer.vhd" "" { Text "N:/ECE 124/Lab4/synchronizer.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680286526423 "|LogicalStep_Lab4_top|synchronizer:INST3"}
{ "Warning" "WSGN_SEARCH_FILE" "holding_register.vhd 2 1 " "Using design file holding_register.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 holding_register-circuit " "Found design unit 1: holding_register-circuit" {  } { { "holding_register.vhd" "" { Text "N:/ECE 124/Lab4/holding_register.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526456 ""} { "Info" "ISGN_ENTITY_NAME" "1 holding_register " "Found entity 1: holding_register" {  } { { "holding_register.vhd" "" { Text "N:/ECE 124/Lab4/holding_register.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680286526456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1680286526456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holding_register holding_register:INST5 " "Elaborating entity \"holding_register\" for hierarchy \"holding_register:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680286526456 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg holding_register.vhd(34) " "VHDL Process Statement warning at holding_register.vhd(34): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "holding_register.vhd" "" { Text "N:/ECE 124/Lab4/holding_register.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680286526471 "|LogicalStep_Lab4_top|holding_register:INST5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_NS_a GND " "Pin \"seg_NS_a\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg_NS_a"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_NS_d GND " "Pin \"seg_NS_d\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg_NS_d"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_NS_g GND " "Pin \"seg_NS_g\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg_NS_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_EW_a GND " "Pin \"seg_EW_a\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg_EW_a"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_EW_d GND " "Pin \"seg_EW_d\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg_EW_d"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_EW_g GND " "Pin \"seg_EW_g\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg_EW_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[0\] GND " "Pin \"seg7_data\[0\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg7_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[1\] GND " "Pin \"seg7_data\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg7_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[2\] GND " "Pin \"seg7_data\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg7_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[3\] GND " "Pin \"seg7_data\[3\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg7_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[4\] GND " "Pin \"seg7_data\[4\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg7_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[5\] GND " "Pin \"seg7_data\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg7_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_data\[6\] GND " "Pin \"seg7_data\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg7_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char1 GND " "Pin \"seg7_char1\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg7_char1"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7_char2 GND " "Pin \"seg7_char2\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680286526856 "|LogicalStep_Lab4_top|seg7_char2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680286526856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1680286526903 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1680286527128 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680286527354 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680286527354 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680286527462 "|LogicalStep_Lab4_top|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "No output dependent on input pin \"sw\[0\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680286527462 "|LogicalStep_Lab4_top|sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680286527462 "|LogicalStep_Lab4_top|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680286527462 "|LogicalStep_Lab4_top|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680286527462 "|LogicalStep_Lab4_top|sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "No output dependent on input pin \"sw\[4\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680286527462 "|LogicalStep_Lab4_top|sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "No output dependent on input pin \"sw\[5\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680286527462 "|LogicalStep_Lab4_top|sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "No output dependent on input pin \"sw\[6\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680286527462 "|LogicalStep_Lab4_top|sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "No output dependent on input pin \"sw\[7\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE 124/Lab4/LogicalStep_Lab4_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680286527462 "|LogicalStep_Lab4_top|sw[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680286527462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680286527463 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680286527463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680286527463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680286527463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4966 " "Peak virtual memory: 4966 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680286527543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 14:15:27 2023 " "Processing ended: Fri Mar 31 14:15:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680286527543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680286527543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680286527543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680286527543 ""}
