

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Mon Oct  7 10:29:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.254 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      996|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     32|        0|      392|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      165|     -|
|Register             |        -|      -|      730|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|     32|      730|     1553|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+---+----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |mul_19s_11ns_30_1_1_U112  |mul_19s_11ns_30_1_1  |        0|   1|  0|   6|    0|
    |mul_19s_11ns_30_1_1_U123  |mul_19s_11ns_30_1_1  |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U113   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U114   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U115   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U116   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U117   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U118   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U119   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U120   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U121   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U122   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_29ns_19s_39_1_1_U102  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U103  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U104  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U105  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U106  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U107  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U108  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U109  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U110  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U111  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+
    |Total                     |                     |        0|  32|  0| 392|    0|
    +--------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |index_table_U       |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_index_table_RObkb  |        2|  0|   0|    0|  1024|   21|     1|        21504|
    |invert_sqr_table_U  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_invert_sqr_tabcud  |        2|  0|   0|    0|  1024|   29|     1|        29696|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                                                  |        4|  0|   0|    0|  2048|   50|     2|        51200|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_319_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln109_2_fu_325_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_3_fu_331_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_4_fu_337_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_5_fu_343_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_6_fu_349_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_7_fu_355_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_8_fu_361_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_fu_367_p2    |         +|   0|  0|  19|          19|          19|
    |add_ln116_1_fu_646_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln116_2_fu_652_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_3_fu_658_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_4_fu_688_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_5_fu_664_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_6_fu_670_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_7_fu_676_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_8_fu_682_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_fu_692_p2    |         +|   0|  0|  19|          19|          19|
    |add_ln64_fu_771_p2     |         +|   0|  0|  39|          32|          32|
    |sub_ln114_1_fu_421_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_2_fu_446_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_3_fu_471_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_4_fu_496_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_5_fu_521_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_6_fu_546_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_7_fu_571_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_8_fu_596_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_9_fu_621_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_fu_396_p2    |         -|   0|  0|  26|          19|          19|
    |sub_ln63_fu_855_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln64_1_fu_805_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln64_fu_785_p2     |         -|   0|  0|  39|           1|          32|
    |icmp_ln52_fu_725_p2    |      icmp|   0|  0|  31|          24|           4|
    |icmp_ln55_fu_731_p2    |      icmp|   0|  0|  31|          24|          21|
    |icmp_ln63_fu_871_p2    |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln65_fu_838_p2    |      icmp|   0|  0|  28|          21|          21|
    |high_3_fu_849_p3       |    select|   0|  0|  32|           1|          32|
    |low_4_fu_843_p3        |    select|   0|  0|  32|           1|          32|
    |mid_fu_825_p3          |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 996|         701|         803|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  43|          8|    1|          8|
    |ap_return_0           |   9|          2|   16|         32|
    |ap_return_1           |   9|          2|   16|         32|
    |ap_return_2           |   9|          2|   16|         32|
    |ap_return_3           |   9|          2|   16|         32|
    |ap_return_4           |   9|          2|   16|         32|
    |ap_return_5           |   9|          2|   16|         32|
    |ap_return_6           |   9|          2|   16|         32|
    |ap_return_7           |   9|          2|   16|         32|
    |ap_return_8           |   9|          2|   16|         32|
    |ap_return_9           |   9|          2|   16|         32|
    |deno_inver_1_reg_184  |  14|          3|   29|         87|
    |high_fu_94            |   9|          2|   32|         64|
    |low_fu_90             |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 165|         35|  254|        543|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln116_1_reg_1211  |  19|   0|   19|          0|
    |add_ln116_3_reg_1216  |  19|   0|   19|          0|
    |add_ln116_8_reg_1221  |  19|   0|   19|          0|
    |ap_CS_fsm             |   7|   0|    7|          0|
    |ap_return_0_preg      |  16|   0|   16|          0|
    |ap_return_1_preg      |  16|   0|   16|          0|
    |ap_return_2_preg      |  16|   0|   16|          0|
    |ap_return_3_preg      |  16|   0|   16|          0|
    |ap_return_4_preg      |  16|   0|   16|          0|
    |ap_return_5_preg      |  16|   0|   16|          0|
    |ap_return_6_preg      |  16|   0|   16|          0|
    |ap_return_7_preg      |  16|   0|   16|          0|
    |ap_return_8_preg      |  16|   0|   16|          0|
    |ap_return_9_preg      |  16|   0|   16|          0|
    |conv_i21_i_reg_1246   |  14|   0|   21|          7|
    |deno_inver_1_reg_184  |  29|   0|   29|          0|
    |high_fu_94            |  32|   0|   32|          0|
    |low_fu_90             |  32|   0|   32|          0|
    |mean_reg_1156         |  17|   0|   17|          0|
    |mid_reg_1257          |  32|   0|   32|          0|
    |shl_ln109_1_reg_1116  |  16|   0|   19|          3|
    |shl_ln109_2_reg_1121  |  16|   0|   19|          3|
    |shl_ln109_3_reg_1126  |  16|   0|   19|          3|
    |shl_ln109_4_reg_1131  |  16|   0|   19|          3|
    |shl_ln109_5_reg_1136  |  16|   0|   19|          3|
    |shl_ln109_6_reg_1141  |  16|   0|   19|          3|
    |shl_ln109_7_reg_1146  |  16|   0|   19|          3|
    |shl_ln109_8_reg_1151  |  16|   0|   19|          3|
    |shl_ln_reg_1111       |  16|   0|   19|          3|
    |sub_ln114_1_reg_1166  |  19|   0|   19|          0|
    |sub_ln114_2_reg_1171  |  19|   0|   19|          0|
    |sub_ln114_3_reg_1176  |  19|   0|   19|          0|
    |sub_ln114_4_reg_1181  |  19|   0|   19|          0|
    |sub_ln114_5_reg_1186  |  19|   0|   19|          0|
    |sub_ln114_6_reg_1191  |  19|   0|   19|          0|
    |sub_ln114_7_reg_1196  |  19|   0|   19|          0|
    |sub_ln114_8_reg_1201  |  19|   0|   19|          0|
    |sub_ln114_9_reg_1206  |  19|   0|   19|          0|
    |sub_ln114_reg_1161    |  19|   0|   19|          0|
    |sum_cache_reg_1106    |  16|   0|   19|          3|
    +----------------------+----+----+-----+-----------+
    |Total                 | 730|   0|  767|         37|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_5  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_6  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_7  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_8  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_9  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                                 data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                                 data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                                 data_2_val|        scalar|
|data_3_val   |   in|   16|     ap_none|                                                                 data_3_val|        scalar|
|data_4_val   |   in|   16|     ap_none|                                                                 data_4_val|        scalar|
|data_5_val   |   in|   16|     ap_none|                                                                 data_5_val|        scalar|
|data_6_val   |   in|   16|     ap_none|                                                                 data_6_val|        scalar|
|data_7_val   |   in|   16|     ap_none|                                                                 data_7_val|        scalar|
|data_8_val   |   in|   16|     ap_none|                                                                 data_8_val|        scalar|
|data_9_val   |   in|   16|     ap_none|                                                                 data_9_val|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 4 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.13>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 8 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 9 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 10 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 11 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 12 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 13 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 14 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 15 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 16 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 17 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum_cache = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_0_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 18 'bitconcatenate' 'sum_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_1_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln109_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_2_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 20 'bitconcatenate' 'shl_ln109_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln109_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_3_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 21 'bitconcatenate' 'shl_ln109_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln109_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_4_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 22 'bitconcatenate' 'shl_ln109_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln109_4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_5_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 23 'bitconcatenate' 'shl_ln109_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln109_5 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_6_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 24 'bitconcatenate' 'shl_ln109_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln109_6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_7_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 25 'bitconcatenate' 'shl_ln109_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln109_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_8_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 26 'bitconcatenate' 'shl_ln109_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln109_8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_9_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 27 'bitconcatenate' 'shl_ln109_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.80ns)   --->   "%add_ln109_1 = add i19 %shl_ln, i19 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 28 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_2 = add i19 %shl_ln109_2, i19 %shl_ln109_3" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 29 'add' 'add_ln109_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln109_3 = add i19 %add_ln109_2, i19 %shl_ln109_1" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 30 'add' 'add_ln109_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_4 = add i19 %add_ln109_3, i19 %add_ln109_1" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 31 'add' 'add_ln109_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_5 = add i19 %shl_ln109_4, i19 %shl_ln109_5" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 32 'add' 'add_ln109_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_6 = add i19 %shl_ln109_7, i19 %shl_ln109_8" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 33 'add' 'add_ln109_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln109_7 = add i19 %add_ln109_6, i19 %shl_ln109_6" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 34 'add' 'add_ln109_7' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln109_8 = add i19 %add_ln109_7, i19 %add_ln109_5" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 35 'add' 'add_ln109_8' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln109 = add i19 %add_ln109_8, i19 %add_ln109_4" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 36 'add' 'add_ln109' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i19 %add_ln109" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 37 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.08ns)   --->   "%mul_ln73 = mul i30 %sext_ln73, i30 819" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 38 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mean = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %mul_ln73, i32 13, i32 29" [firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 39 'partselect' 'mean' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i17 %mean" [firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 40 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.80ns)   --->   "%sub_ln114 = sub i19 %sum_cache, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 41 'sub' 'sub_ln114' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i19 %sub_ln114" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 42 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.08ns)   --->   "%mul_ln115 = mul i32 %sext_ln115, i32 %sext_ln115" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 43 'mul' 'mul_ln115' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%diff_10 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 44 'partselect' 'diff_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.80ns)   --->   "%sub_ln114_1 = sub i19 %shl_ln, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 45 'sub' 'sub_ln114_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i19 %sub_ln114_1" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 46 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.08ns)   --->   "%mul_ln115_1 = mul i32 %sext_ln115_1, i32 %sext_ln115_1" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 47 'mul' 'mul_ln115_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%diff = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_1, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 48 'partselect' 'diff' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.80ns)   --->   "%sub_ln114_2 = sub i19 %shl_ln109_1, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 49 'sub' 'sub_ln114_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i19 %sub_ln114_2" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 50 'sext' 'sext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.08ns)   --->   "%mul_ln115_2 = mul i32 %sext_ln115_2, i32 %sext_ln115_2" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 51 'mul' 'mul_ln115_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%diff_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_2, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 52 'partselect' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.80ns)   --->   "%sub_ln114_3 = sub i19 %shl_ln109_2, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 53 'sub' 'sub_ln114_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i19 %sub_ln114_3" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 54 'sext' 'sext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.08ns)   --->   "%mul_ln115_3 = mul i32 %sext_ln115_3, i32 %sext_ln115_3" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 55 'mul' 'mul_ln115_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%diff_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_3, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 56 'partselect' 'diff_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.80ns)   --->   "%sub_ln114_4 = sub i19 %shl_ln109_3, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 57 'sub' 'sub_ln114_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln115_4 = sext i19 %sub_ln114_4" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 58 'sext' 'sext_ln115_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (2.08ns)   --->   "%mul_ln115_4 = mul i32 %sext_ln115_4, i32 %sext_ln115_4" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 59 'mul' 'mul_ln115_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%diff_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_4, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 60 'partselect' 'diff_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.80ns)   --->   "%sub_ln114_5 = sub i19 %shl_ln109_4, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 61 'sub' 'sub_ln114_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln115_5 = sext i19 %sub_ln114_5" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 62 'sext' 'sext_ln115_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (2.08ns)   --->   "%mul_ln115_5 = mul i32 %sext_ln115_5, i32 %sext_ln115_5" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 63 'mul' 'mul_ln115_5' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%diff_5 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_5, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 64 'partselect' 'diff_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.80ns)   --->   "%sub_ln114_6 = sub i19 %shl_ln109_5, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 65 'sub' 'sub_ln114_6' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln115_6 = sext i19 %sub_ln114_6" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 66 'sext' 'sext_ln115_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.08ns)   --->   "%mul_ln115_6 = mul i32 %sext_ln115_6, i32 %sext_ln115_6" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 67 'mul' 'mul_ln115_6' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%diff_6 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_6, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 68 'partselect' 'diff_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.80ns)   --->   "%sub_ln114_7 = sub i19 %shl_ln109_6, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 69 'sub' 'sub_ln114_7' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln115_7 = sext i19 %sub_ln114_7" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 70 'sext' 'sext_ln115_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.08ns)   --->   "%mul_ln115_7 = mul i32 %sext_ln115_7, i32 %sext_ln115_7" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 71 'mul' 'mul_ln115_7' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%diff_7 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_7, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 72 'partselect' 'diff_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.80ns)   --->   "%sub_ln114_8 = sub i19 %shl_ln109_7, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 73 'sub' 'sub_ln114_8' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln115_8 = sext i19 %sub_ln114_8" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 74 'sext' 'sext_ln115_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.08ns)   --->   "%mul_ln115_8 = mul i32 %sext_ln115_8, i32 %sext_ln115_8" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 75 'mul' 'mul_ln115_8' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%diff_8 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_8, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 76 'partselect' 'diff_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.80ns)   --->   "%sub_ln114_9 = sub i19 %shl_ln109_8, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 77 'sub' 'sub_ln114_9' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln115_9 = sext i19 %sub_ln114_9" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 78 'sext' 'sext_ln115_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (2.08ns)   --->   "%mul_ln115_9 = mul i32 %sext_ln115_9, i32 %sext_ln115_9" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 79 'mul' 'mul_ln115_9' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%diff_9 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_9, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 80 'partselect' 'diff_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.80ns)   --->   "%add_ln116_1 = add i19 %diff_10, i19 %diff" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 81 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_2 = add i19 %diff_3, i19 %diff_4" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 82 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln116_3 = add i19 %add_ln116_2, i19 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 83 'add' 'add_ln116_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_5 = add i19 %diff_5, i19 %diff_6" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 84 'add' 'add_ln116_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_6 = add i19 %diff_8, i19 %diff_9" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 85 'add' 'add_ln116_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 86 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln116_7 = add i19 %add_ln116_6, i19 %diff_7" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 86 'add' 'add_ln116_7' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 87 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln116_8 = add i19 %add_ln116_7, i19 %add_ln116_5" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 87 'add' 'add_ln116_8' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 88 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_4 = add i19 %add_ln116_3, i19 %add_ln116_1" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 89 'add' 'add_ln116_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i19 %add_ln116_8, i19 %add_ln116_4" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 90 'add' 'add_ln116' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i19 %add_ln116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 91 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.08ns)   --->   "%mul_ln73_1 = mul i30 %sext_ln73_1, i30 819" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 92 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i17 @_ssdm_op_PartSelect.i17.i30.i32.i32, i30 %mul_ln73_1, i32 13, i32 29" [firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 93 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %trunc_ln1, i7 0" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 94 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.83ns)   --->   "%icmp_ln52 = icmp_slt  i24 %tmp, i24 11" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 95 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.41ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %if.else.i, void %_ZN4nnet17lookup_invert_sqrI7config2EEvNT_6mean_tERNS2_7table_tEPS4_S6_.exit" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 96 'br' 'br_ln52' <Predicate = true> <Delay = 0.41>
ST_3 : Operation 97 [1/1] (0.83ns)   --->   "%icmp_ln55 = icmp_sgt  i24 %tmp, i24 1048732" [firmware/nnet_utils/nnet_layernorm.h:55->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 97 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.41ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_63_1.i, void %_ZN4nnet17lookup_invert_sqrI7config2EEvNT_6mean_tERNS2_7table_tEPS4_S6_.exit" [firmware/nnet_utils/nnet_layernorm.h:55->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 98 'br' 'br_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.41>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%low = alloca i32 1" [firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 99 'alloca' 'low' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%high = alloca i32 1" [firmware/nnet_utils/nnet_layernorm.h:62->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 100 'alloca' 'high' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i14 @_ssdm_op_PartSelect.i14.i30.i32.i32, i30 %mul_ln73_1, i32 13, i32 26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 101 'partselect' 'tmp_1' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%conv_i21_i = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i14.i7, i14 %tmp_1, i7 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 102 'bitconcatenate' 'conv_i21_i' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln62 = store i32 1023, i32 %high" [firmware/nnet_utils/nnet_layernorm.h:62->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 103 'store' 'store_ln62' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.38>
ST_3 : Operation 104 [1/1] (0.38ns)   --->   "%store_ln61 = store i32 0, i32 %low" [firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 104 'store' 'store_ln61' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.38>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln63 = br void %while.body.i" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 105 'br' 'br_ln63' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%low_1 = load i32 %low" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 106 'load' 'low_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%high_2 = load i32 %high" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 107 'load' 'high_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.88ns)   --->   "%add_ln64 = add i32 %low_1, i32 %high_2" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 108 'add' 'add_ln64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64, i32 31" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 109 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.88ns)   --->   "%sub_ln64 = sub i32 0, i32 %add_ln64" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 110 'sub' 'sub_ln64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%lshr_ln64_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln64, i32 1, i32 31" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 111 'partselect' 'lshr_ln64_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %lshr_ln64_1" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 112 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.87ns)   --->   "%sub_ln64_1 = sub i32 0, i32 %zext_ln64" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 113 'sub' 'sub_ln64_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%lshr_ln64_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln64, i32 1, i32 31" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 114 'partselect' 'lshr_ln64_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i31 %lshr_ln64_2" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 115 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.22ns)   --->   "%mid = select i1 %tmp_2, i32 %sub_ln64_1, i32 %zext_ln64_1" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 116 'select' 'mid' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %mid" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 117 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%index_table_addr = getelementptr i21 %index_table, i64 0, i64 %zext_ln65" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 118 'getelementptr' 'index_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (1.20ns)   --->   "%index_table_load = load i10 %index_table_addr" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 119 'load' 'index_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.99>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 120 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/2] (1.20ns)   --->   "%index_table_load = load i10 %index_table_addr" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 121 'load' 'index_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1024> <ROM>
ST_5 : Operation 122 [1/1] (0.81ns)   --->   "%icmp_ln65 = icmp_ugt  i21 %conv_i21_i, i21 %index_table_load" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 122 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.22ns)   --->   "%low_4 = select i1 %icmp_ln65, i32 %mid, i32 %low_1" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 123 'select' 'low_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.22ns)   --->   "%high_3 = select i1 %icmp_ln65, i32 %high_2, i32 %mid" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 124 'select' 'high_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.88ns)   --->   "%sub_ln63 = sub i32 %high_3, i32 %low_4" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 125 'sub' 'sub_ln63' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln63, i32 1, i32 31" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 126 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.87ns)   --->   "%icmp_ln63 = icmp_sgt  i31 %tmp_3, i31 0" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 127 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln62 = store i32 %high_3, i32 %high" [firmware/nnet_utils/nnet_layernorm.h:62->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 128 'store' 'store_ln62' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln61 = store i32 %low_4, i32 %low" [firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 129 'store' 'store_ln61' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %while.end.i, void %while.body.i" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 130 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i32 %low_4" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 131 'zext' 'zext_ln72' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i29 %invert_sqr_table, i64 0, i64 %zext_ln72" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 132 'getelementptr' 'invert_sqr_table_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 133 [2/2] (1.20ns)   --->   "%deno_inver = load i10 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 133 'load' 'deno_inver' <Predicate = (!icmp_ln63)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 134 [1/2] (1.20ns)   --->   "%deno_inver = load i10 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 134 'load' 'deno_inver' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 1024> <ROM>
ST_6 : Operation 135 [1/1] (0.41ns)   --->   "%br_ln73 = br void %_ZN4nnet17lookup_invert_sqrI7config2EEvNT_6mean_tERNS2_7table_tEPS4_S6_.exit" [firmware/nnet_utils/nnet_layernorm.h:73->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 135 'br' 'br_ln73' <Predicate = true> <Delay = 0.41>

State 7 <SV = 6> <Delay = 2.95>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%deno_inver_1 = phi i29 %deno_inver, void %while.end.i, i29 331588800, void %entry, i29 1048497, void %if.else.i"   --->   Operation 136 'phi' 'deno_inver_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i29 %deno_inver_1" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 137 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i19 %sub_ln114" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 138 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (2.95ns)   --->   "%mul_ln122 = mul i39 %zext_ln122, i39 %sext_ln122" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 139 'mul' 'mul_ln122' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 140 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i19 %sub_ln114_1" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 141 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (2.95ns)   --->   "%mul_ln122_1 = mul i39 %zext_ln122, i39 %sext_ln122_1" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 142 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_1, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 143 'partselect' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln122_2 = sext i19 %sub_ln114_2" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 144 'sext' 'sext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (2.95ns)   --->   "%mul_ln122_2 = mul i39 %zext_ln122, i39 %sext_ln122_2" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 145 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln122_2 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_2, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 146 'partselect' 'trunc_ln122_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln122_3 = sext i19 %sub_ln114_3" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 147 'sext' 'sext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (2.95ns)   --->   "%mul_ln122_3 = mul i39 %zext_ln122, i39 %sext_ln122_3" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 148 'mul' 'mul_ln122_3' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln122_3 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_3, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 149 'partselect' 'trunc_ln122_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln122_4 = sext i19 %sub_ln114_4" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 150 'sext' 'sext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (2.95ns)   --->   "%mul_ln122_4 = mul i39 %zext_ln122, i39 %sext_ln122_4" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 151 'mul' 'mul_ln122_4' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln122_4 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_4, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 152 'partselect' 'trunc_ln122_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln122_5 = sext i19 %sub_ln114_5" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 153 'sext' 'sext_ln122_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (2.95ns)   --->   "%mul_ln122_5 = mul i39 %zext_ln122, i39 %sext_ln122_5" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 154 'mul' 'mul_ln122_5' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln122_5 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_5, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 155 'partselect' 'trunc_ln122_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln122_6 = sext i19 %sub_ln114_6" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 156 'sext' 'sext_ln122_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (2.95ns)   --->   "%mul_ln122_6 = mul i39 %zext_ln122, i39 %sext_ln122_6" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 157 'mul' 'mul_ln122_6' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln122_6 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_6, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 158 'partselect' 'trunc_ln122_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln122_7 = sext i19 %sub_ln114_7" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 159 'sext' 'sext_ln122_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (2.95ns)   --->   "%mul_ln122_7 = mul i39 %zext_ln122, i39 %sext_ln122_7" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 160 'mul' 'mul_ln122_7' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln122_7 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_7, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 161 'partselect' 'trunc_ln122_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln122_8 = sext i19 %sub_ln114_8" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 162 'sext' 'sext_ln122_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (2.95ns)   --->   "%mul_ln122_8 = mul i39 %zext_ln122, i39 %sext_ln122_8" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 163 'mul' 'mul_ln122_8' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln122_8 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_8, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 164 'partselect' 'trunc_ln122_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln122_9 = sext i19 %sub_ln114_9" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 165 'sext' 'sext_ln122_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (2.95ns)   --->   "%mul_ln122_9 = mul i39 %zext_ln122, i39 %sext_ln122_9" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 166 'mul' 'mul_ln122_9' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln122_9 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_9, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 167 'partselect' 'trunc_ln122_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %trunc_ln3" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 168 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %trunc_ln122_1" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 169 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %trunc_ln122_2" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 170 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %trunc_ln122_3" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 171 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %trunc_ln122_4" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 172 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %trunc_ln122_5" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 173 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %trunc_ln122_6" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 174 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %trunc_ln122_7" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 175 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %trunc_ln122_8" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 176 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %trunc_ln122_9" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 177 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln124 = ret i160 %mrv_9" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 178 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ index_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_sqr_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_9_val_read       (read          ) [ 00000000]
data_8_val_read       (read          ) [ 00000000]
data_7_val_read       (read          ) [ 00000000]
data_6_val_read       (read          ) [ 00000000]
data_5_val_read       (read          ) [ 00000000]
data_4_val_read       (read          ) [ 00000000]
data_3_val_read       (read          ) [ 00000000]
data_2_val_read       (read          ) [ 00000000]
data_1_val_read       (read          ) [ 00000000]
data_0_val_read       (read          ) [ 00000000]
sum_cache             (bitconcatenate) [ 00100000]
shl_ln                (bitconcatenate) [ 00100000]
shl_ln109_1           (bitconcatenate) [ 00100000]
shl_ln109_2           (bitconcatenate) [ 00100000]
shl_ln109_3           (bitconcatenate) [ 00100000]
shl_ln109_4           (bitconcatenate) [ 00100000]
shl_ln109_5           (bitconcatenate) [ 00100000]
shl_ln109_6           (bitconcatenate) [ 00100000]
shl_ln109_7           (bitconcatenate) [ 00100000]
shl_ln109_8           (bitconcatenate) [ 00100000]
add_ln109_1           (add           ) [ 00000000]
add_ln109_2           (add           ) [ 00000000]
add_ln109_3           (add           ) [ 00000000]
add_ln109_4           (add           ) [ 00000000]
add_ln109_5           (add           ) [ 00000000]
add_ln109_6           (add           ) [ 00000000]
add_ln109_7           (add           ) [ 00000000]
add_ln109_8           (add           ) [ 00000000]
add_ln109             (add           ) [ 00000000]
sext_ln73             (sext          ) [ 00000000]
mul_ln73              (mul           ) [ 00000000]
mean                  (partselect    ) [ 00100000]
sext_ln111            (sext          ) [ 00000000]
sub_ln114             (sub           ) [ 00011111]
sext_ln115            (sext          ) [ 00000000]
mul_ln115             (mul           ) [ 00000000]
diff_10               (partselect    ) [ 00000000]
sub_ln114_1           (sub           ) [ 00011111]
sext_ln115_1          (sext          ) [ 00000000]
mul_ln115_1           (mul           ) [ 00000000]
diff                  (partselect    ) [ 00000000]
sub_ln114_2           (sub           ) [ 00011111]
sext_ln115_2          (sext          ) [ 00000000]
mul_ln115_2           (mul           ) [ 00000000]
diff_2                (partselect    ) [ 00000000]
sub_ln114_3           (sub           ) [ 00011111]
sext_ln115_3          (sext          ) [ 00000000]
mul_ln115_3           (mul           ) [ 00000000]
diff_3                (partselect    ) [ 00000000]
sub_ln114_4           (sub           ) [ 00011111]
sext_ln115_4          (sext          ) [ 00000000]
mul_ln115_4           (mul           ) [ 00000000]
diff_4                (partselect    ) [ 00000000]
sub_ln114_5           (sub           ) [ 00011111]
sext_ln115_5          (sext          ) [ 00000000]
mul_ln115_5           (mul           ) [ 00000000]
diff_5                (partselect    ) [ 00000000]
sub_ln114_6           (sub           ) [ 00011111]
sext_ln115_6          (sext          ) [ 00000000]
mul_ln115_6           (mul           ) [ 00000000]
diff_6                (partselect    ) [ 00000000]
sub_ln114_7           (sub           ) [ 00011111]
sext_ln115_7          (sext          ) [ 00000000]
mul_ln115_7           (mul           ) [ 00000000]
diff_7                (partselect    ) [ 00000000]
sub_ln114_8           (sub           ) [ 00011111]
sext_ln115_8          (sext          ) [ 00000000]
mul_ln115_8           (mul           ) [ 00000000]
diff_8                (partselect    ) [ 00000000]
sub_ln114_9           (sub           ) [ 00011111]
sext_ln115_9          (sext          ) [ 00000000]
mul_ln115_9           (mul           ) [ 00000000]
diff_9                (partselect    ) [ 00000000]
add_ln116_1           (add           ) [ 00010000]
add_ln116_2           (add           ) [ 00000000]
add_ln116_3           (add           ) [ 00010000]
add_ln116_5           (add           ) [ 00000000]
add_ln116_6           (add           ) [ 00000000]
add_ln116_7           (add           ) [ 00000000]
add_ln116_8           (add           ) [ 00010000]
specpipeline_ln109    (specpipeline  ) [ 00000000]
add_ln116_4           (add           ) [ 00000000]
add_ln116             (add           ) [ 00000000]
sext_ln73_1           (sext          ) [ 00000000]
mul_ln73_1            (mul           ) [ 00000000]
trunc_ln1             (partselect    ) [ 00000000]
tmp                   (bitconcatenate) [ 00000000]
icmp_ln52             (icmp          ) [ 00010000]
br_ln52               (br            ) [ 00011111]
icmp_ln55             (icmp          ) [ 00010000]
br_ln55               (br            ) [ 00011111]
low                   (alloca        ) [ 00011100]
high                  (alloca        ) [ 00011100]
tmp_1                 (partselect    ) [ 00000000]
conv_i21_i            (bitconcatenate) [ 00001100]
store_ln62            (store         ) [ 00000000]
store_ln61            (store         ) [ 00000000]
br_ln63               (br            ) [ 00000000]
low_1                 (load          ) [ 00000100]
high_2                (load          ) [ 00000100]
add_ln64              (add           ) [ 00000000]
tmp_2                 (bitselect     ) [ 00000000]
sub_ln64              (sub           ) [ 00000000]
lshr_ln64_1           (partselect    ) [ 00000000]
zext_ln64             (zext          ) [ 00000000]
sub_ln64_1            (sub           ) [ 00000000]
lshr_ln64_2           (partselect    ) [ 00000000]
zext_ln64_1           (zext          ) [ 00000000]
mid                   (select        ) [ 00000100]
zext_ln65             (zext          ) [ 00000000]
index_table_addr      (getelementptr ) [ 00000100]
specloopname_ln63     (specloopname  ) [ 00000000]
index_table_load      (load          ) [ 00000000]
icmp_ln65             (icmp          ) [ 00000000]
low_4                 (select        ) [ 00000000]
high_3                (select        ) [ 00000000]
sub_ln63              (sub           ) [ 00000000]
tmp_3                 (partselect    ) [ 00000000]
icmp_ln63             (icmp          ) [ 00001100]
store_ln62            (store         ) [ 00000000]
store_ln61            (store         ) [ 00000000]
br_ln63               (br            ) [ 00000000]
zext_ln72             (zext          ) [ 00000000]
invert_sqr_table_addr (getelementptr ) [ 00000010]
deno_inver            (load          ) [ 00010011]
br_ln73               (br            ) [ 00010011]
deno_inver_1          (phi           ) [ 00000001]
zext_ln122            (zext          ) [ 00000000]
sext_ln122            (sext          ) [ 00000000]
mul_ln122             (mul           ) [ 00000000]
trunc_ln3             (partselect    ) [ 00000000]
sext_ln122_1          (sext          ) [ 00000000]
mul_ln122_1           (mul           ) [ 00000000]
trunc_ln122_1         (partselect    ) [ 00000000]
sext_ln122_2          (sext          ) [ 00000000]
mul_ln122_2           (mul           ) [ 00000000]
trunc_ln122_2         (partselect    ) [ 00000000]
sext_ln122_3          (sext          ) [ 00000000]
mul_ln122_3           (mul           ) [ 00000000]
trunc_ln122_3         (partselect    ) [ 00000000]
sext_ln122_4          (sext          ) [ 00000000]
mul_ln122_4           (mul           ) [ 00000000]
trunc_ln122_4         (partselect    ) [ 00000000]
sext_ln122_5          (sext          ) [ 00000000]
mul_ln122_5           (mul           ) [ 00000000]
trunc_ln122_5         (partselect    ) [ 00000000]
sext_ln122_6          (sext          ) [ 00000000]
mul_ln122_6           (mul           ) [ 00000000]
trunc_ln122_6         (partselect    ) [ 00000000]
sext_ln122_7          (sext          ) [ 00000000]
mul_ln122_7           (mul           ) [ 00000000]
trunc_ln122_7         (partselect    ) [ 00000000]
sext_ln122_8          (sext          ) [ 00000000]
mul_ln122_8           (mul           ) [ 00000000]
trunc_ln122_8         (partselect    ) [ 00000000]
sext_ln122_9          (sext          ) [ 00000000]
mul_ln122_9           (mul           ) [ 00000000]
trunc_ln122_9         (partselect    ) [ 00000000]
mrv                   (insertvalue   ) [ 00000000]
mrv_1                 (insertvalue   ) [ 00000000]
mrv_2                 (insertvalue   ) [ 00000000]
mrv_3                 (insertvalue   ) [ 00000000]
mrv_4                 (insertvalue   ) [ 00000000]
mrv_5                 (insertvalue   ) [ 00000000]
mrv_6                 (insertvalue   ) [ 00000000]
mrv_7                 (insertvalue   ) [ 00000000]
mrv_8                 (insertvalue   ) [ 00000000]
mrv_9                 (insertvalue   ) [ 00000000]
ret_ln124             (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_val">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_val"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_val">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_val"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_val">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_val"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="index_table">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="invert_sqr_table">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_sqr_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i17.i7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i14.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="low_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="high_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="data_9_val_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_val_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_8_val_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_val_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="data_7_val_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_val_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_6_val_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_val_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_5_val_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_val_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_4_val_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_3_val_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_2_val_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_1_val_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_0_val_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="index_table_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="21" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="index_table_addr/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_table_load/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="invert_sqr_table_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="29" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_sqr_table_addr/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="10" slack="0"/>
<pin id="180" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deno_inver/5 "/>
</bind>
</comp>

<comp id="184" class="1005" name="deno_inver_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="29" slack="4"/>
<pin id="186" dir="1" index="1" bw="29" slack="4"/>
</pin_list>
<bind>
<opset="deno_inver_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="deno_inver_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="29" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="29" slack="4"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="4" bw="21" slack="4"/>
<pin id="195" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="6" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="deno_inver_1/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="mul_ln122_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="29" slack="0"/>
<pin id="201" dir="0" index="1" bw="19" slack="0"/>
<pin id="202" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mul_ln122_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="29" slack="0"/>
<pin id="205" dir="0" index="1" bw="19" slack="0"/>
<pin id="206" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_1/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mul_ln122_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="29" slack="0"/>
<pin id="209" dir="0" index="1" bw="19" slack="0"/>
<pin id="210" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_2/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="mul_ln122_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="29" slack="0"/>
<pin id="213" dir="0" index="1" bw="19" slack="0"/>
<pin id="214" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_3/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="mul_ln122_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="29" slack="0"/>
<pin id="217" dir="0" index="1" bw="19" slack="0"/>
<pin id="218" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_4/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="mul_ln122_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="29" slack="0"/>
<pin id="221" dir="0" index="1" bw="19" slack="0"/>
<pin id="222" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_5/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="mul_ln122_6_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="29" slack="0"/>
<pin id="225" dir="0" index="1" bw="19" slack="0"/>
<pin id="226" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_6/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="mul_ln122_7_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="29" slack="0"/>
<pin id="229" dir="0" index="1" bw="19" slack="0"/>
<pin id="230" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_7/7 "/>
</bind>
</comp>

<comp id="231" class="1004" name="mul_ln122_8_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="29" slack="0"/>
<pin id="233" dir="0" index="1" bw="19" slack="0"/>
<pin id="234" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_8/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="mul_ln122_9_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="29" slack="0"/>
<pin id="237" dir="0" index="1" bw="19" slack="0"/>
<pin id="238" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_9/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sum_cache_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="0"/>
<pin id="242" dir="0" index="2" bw="1" slack="0"/>
<pin id="243" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum_cache/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="shl_ln_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="19" slack="0"/>
<pin id="249" dir="0" index="1" bw="16" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln109_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="19" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_1/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="shl_ln109_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="19" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_2/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="shl_ln109_3_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="19" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_3/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln109_4_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="19" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_4/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="shl_ln109_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="19" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_5/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="shl_ln109_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="19" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_6/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln109_7_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="19" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_7/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="shl_ln109_8_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="19" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_8/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln109_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="19" slack="0"/>
<pin id="321" dir="0" index="1" bw="19" slack="0"/>
<pin id="322" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln109_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="19" slack="0"/>
<pin id="327" dir="0" index="1" bw="19" slack="0"/>
<pin id="328" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_2/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln109_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="19" slack="0"/>
<pin id="333" dir="0" index="1" bw="19" slack="0"/>
<pin id="334" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_3/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln109_4_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="19" slack="0"/>
<pin id="339" dir="0" index="1" bw="19" slack="0"/>
<pin id="340" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_4/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="add_ln109_5_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="19" slack="0"/>
<pin id="345" dir="0" index="1" bw="19" slack="0"/>
<pin id="346" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_5/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln109_6_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="19" slack="0"/>
<pin id="351" dir="0" index="1" bw="19" slack="0"/>
<pin id="352" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_6/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln109_7_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="19" slack="0"/>
<pin id="357" dir="0" index="1" bw="19" slack="0"/>
<pin id="358" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_7/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln109_8_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="19" slack="0"/>
<pin id="363" dir="0" index="1" bw="19" slack="0"/>
<pin id="364" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_8/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln109_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="19" slack="0"/>
<pin id="369" dir="0" index="1" bw="19" slack="0"/>
<pin id="370" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln73_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="19" slack="0"/>
<pin id="375" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="mul_ln73_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="19" slack="0"/>
<pin id="379" dir="0" index="1" bw="11" slack="0"/>
<pin id="380" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="mean_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="17" slack="0"/>
<pin id="385" dir="0" index="1" bw="30" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mean/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="sext_ln111_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="17" slack="1"/>
<pin id="395" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln114_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="19" slack="1"/>
<pin id="398" dir="0" index="1" bw="17" slack="0"/>
<pin id="399" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="sext_ln115_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="19" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mul_ln115_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="19" slack="0"/>
<pin id="407" dir="0" index="1" bw="19" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="diff_10_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="19" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="5" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_10/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sub_ln114_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="19" slack="1"/>
<pin id="423" dir="0" index="1" bw="17" slack="0"/>
<pin id="424" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_1/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="sext_ln115_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="19" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="mul_ln115_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="19" slack="0"/>
<pin id="432" dir="0" index="1" bw="19" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_1/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="diff_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="19" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="0" index="2" bw="5" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sub_ln114_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="19" slack="1"/>
<pin id="448" dir="0" index="1" bw="17" slack="0"/>
<pin id="449" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sext_ln115_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="19" slack="0"/>
<pin id="453" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_2/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="mul_ln115_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="19" slack="0"/>
<pin id="457" dir="0" index="1" bw="19" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_2/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="diff_2_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="19" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="0"/>
<pin id="464" dir="0" index="2" bw="5" slack="0"/>
<pin id="465" dir="0" index="3" bw="6" slack="0"/>
<pin id="466" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_2/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sub_ln114_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="19" slack="1"/>
<pin id="473" dir="0" index="1" bw="17" slack="0"/>
<pin id="474" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_3/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln115_3_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="19" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_3/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="mul_ln115_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="19" slack="0"/>
<pin id="482" dir="0" index="1" bw="19" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_3/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="diff_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="19" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_3/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sub_ln114_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="19" slack="1"/>
<pin id="498" dir="0" index="1" bw="17" slack="0"/>
<pin id="499" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_4/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln115_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="19" slack="0"/>
<pin id="503" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_4/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="mul_ln115_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="19" slack="0"/>
<pin id="507" dir="0" index="1" bw="19" slack="0"/>
<pin id="508" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_4/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="diff_4_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="19" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="0" index="2" bw="5" slack="0"/>
<pin id="515" dir="0" index="3" bw="6" slack="0"/>
<pin id="516" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_4/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sub_ln114_5_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="19" slack="1"/>
<pin id="523" dir="0" index="1" bw="17" slack="0"/>
<pin id="524" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_5/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="sext_ln115_5_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="19" slack="0"/>
<pin id="528" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_5/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="mul_ln115_5_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="19" slack="0"/>
<pin id="532" dir="0" index="1" bw="19" slack="0"/>
<pin id="533" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_5/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="diff_5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="19" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_5/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="sub_ln114_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="19" slack="1"/>
<pin id="548" dir="0" index="1" bw="17" slack="0"/>
<pin id="549" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_6/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="sext_ln115_6_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="19" slack="0"/>
<pin id="553" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_6/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="mul_ln115_6_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="19" slack="0"/>
<pin id="557" dir="0" index="1" bw="19" slack="0"/>
<pin id="558" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_6/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="diff_6_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="19" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="0" index="2" bw="5" slack="0"/>
<pin id="565" dir="0" index="3" bw="6" slack="0"/>
<pin id="566" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_6/2 "/>
</bind>
</comp>

<comp id="571" class="1004" name="sub_ln114_7_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="19" slack="1"/>
<pin id="573" dir="0" index="1" bw="17" slack="0"/>
<pin id="574" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_7/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="sext_ln115_7_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="19" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_7/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mul_ln115_7_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="19" slack="0"/>
<pin id="582" dir="0" index="1" bw="19" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_7/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="diff_7_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="19" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="5" slack="0"/>
<pin id="590" dir="0" index="3" bw="6" slack="0"/>
<pin id="591" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_7/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="sub_ln114_8_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="19" slack="1"/>
<pin id="598" dir="0" index="1" bw="17" slack="0"/>
<pin id="599" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_8/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln115_8_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="19" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_8/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="mul_ln115_8_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="19" slack="0"/>
<pin id="607" dir="0" index="1" bw="19" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_8/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="diff_8_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="19" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="0" index="2" bw="5" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_8/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln114_9_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="19" slack="1"/>
<pin id="623" dir="0" index="1" bw="17" slack="0"/>
<pin id="624" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_9/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln115_9_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="19" slack="0"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_9/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="mul_ln115_9_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="19" slack="0"/>
<pin id="632" dir="0" index="1" bw="19" slack="0"/>
<pin id="633" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_9/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="diff_9_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="19" slack="0"/>
<pin id="638" dir="0" index="1" bw="32" slack="0"/>
<pin id="639" dir="0" index="2" bw="5" slack="0"/>
<pin id="640" dir="0" index="3" bw="6" slack="0"/>
<pin id="641" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_9/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln116_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="19" slack="0"/>
<pin id="648" dir="0" index="1" bw="19" slack="0"/>
<pin id="649" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/2 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln116_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="19" slack="0"/>
<pin id="654" dir="0" index="1" bw="19" slack="0"/>
<pin id="655" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln116_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="19" slack="0"/>
<pin id="660" dir="0" index="1" bw="19" slack="0"/>
<pin id="661" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_3/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln116_5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="19" slack="0"/>
<pin id="666" dir="0" index="1" bw="19" slack="0"/>
<pin id="667" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_5/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln116_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="19" slack="0"/>
<pin id="672" dir="0" index="1" bw="19" slack="0"/>
<pin id="673" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_6/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln116_7_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="19" slack="0"/>
<pin id="678" dir="0" index="1" bw="19" slack="0"/>
<pin id="679" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_7/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln116_8_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="19" slack="0"/>
<pin id="684" dir="0" index="1" bw="19" slack="0"/>
<pin id="685" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_8/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln116_4_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="19" slack="1"/>
<pin id="690" dir="0" index="1" bw="19" slack="1"/>
<pin id="691" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_4/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln116_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="19" slack="1"/>
<pin id="694" dir="0" index="1" bw="19" slack="0"/>
<pin id="695" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln73_1_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="19" slack="0"/>
<pin id="699" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_1/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="mul_ln73_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="19" slack="0"/>
<pin id="703" dir="0" index="1" bw="11" slack="0"/>
<pin id="704" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_1/3 "/>
</bind>
</comp>

<comp id="707" class="1004" name="trunc_ln1_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="17" slack="0"/>
<pin id="709" dir="0" index="1" bw="30" slack="0"/>
<pin id="710" dir="0" index="2" bw="5" slack="0"/>
<pin id="711" dir="0" index="3" bw="6" slack="0"/>
<pin id="712" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="24" slack="0"/>
<pin id="719" dir="0" index="1" bw="17" slack="0"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="icmp_ln52_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="24" slack="0"/>
<pin id="727" dir="0" index="1" bw="24" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln55_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="24" slack="0"/>
<pin id="733" dir="0" index="1" bw="24" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="0"/>
<pin id="739" dir="0" index="1" bw="30" slack="0"/>
<pin id="740" dir="0" index="2" bw="5" slack="0"/>
<pin id="741" dir="0" index="3" bw="6" slack="0"/>
<pin id="742" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="conv_i21_i_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="21" slack="0"/>
<pin id="749" dir="0" index="1" bw="14" slack="0"/>
<pin id="750" dir="0" index="2" bw="1" slack="0"/>
<pin id="751" dir="1" index="3" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="conv_i21_i/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="store_ln62_store_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="0"/>
<pin id="757" dir="0" index="1" bw="32" slack="0"/>
<pin id="758" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/3 "/>
</bind>
</comp>

<comp id="760" class="1004" name="store_ln61_store_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/3 "/>
</bind>
</comp>

<comp id="765" class="1004" name="low_1_load_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_1/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="high_2_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="1"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_2/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln64_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/4 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="32" slack="0"/>
<pin id="780" dir="0" index="2" bw="6" slack="0"/>
<pin id="781" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="sub_ln64_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="32" slack="0"/>
<pin id="788" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64/4 "/>
</bind>
</comp>

<comp id="791" class="1004" name="lshr_ln64_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="31" slack="0"/>
<pin id="793" dir="0" index="1" bw="32" slack="0"/>
<pin id="794" dir="0" index="2" bw="1" slack="0"/>
<pin id="795" dir="0" index="3" bw="6" slack="0"/>
<pin id="796" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln64_1/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="zext_ln64_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="31" slack="0"/>
<pin id="803" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="sub_ln64_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="31" slack="0"/>
<pin id="808" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64_1/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="lshr_ln64_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="31" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="0" index="2" bw="1" slack="0"/>
<pin id="815" dir="0" index="3" bw="6" slack="0"/>
<pin id="816" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln64_2/4 "/>
</bind>
</comp>

<comp id="821" class="1004" name="zext_ln64_1_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="31" slack="0"/>
<pin id="823" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="mid_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="32" slack="0"/>
<pin id="829" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mid/4 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln65_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="icmp_ln65_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="21" slack="2"/>
<pin id="840" dir="0" index="1" bw="21" slack="0"/>
<pin id="841" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="low_4_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="32" slack="1"/>
<pin id="846" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="847" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="low_4/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="high_3_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="1" slack="0"/>
<pin id="851" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="852" dir="0" index="2" bw="32" slack="1"/>
<pin id="853" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="high_3/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="sub_ln63_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="0"/>
<pin id="857" dir="0" index="1" bw="32" slack="0"/>
<pin id="858" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln63/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_3_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="31" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="0" index="3" bw="6" slack="0"/>
<pin id="866" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="871" class="1004" name="icmp_ln63_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="31" slack="0"/>
<pin id="873" dir="0" index="1" bw="31" slack="0"/>
<pin id="874" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/5 "/>
</bind>
</comp>

<comp id="877" class="1004" name="store_ln62_store_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="32" slack="0"/>
<pin id="879" dir="0" index="1" bw="32" slack="2"/>
<pin id="880" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/5 "/>
</bind>
</comp>

<comp id="882" class="1004" name="store_ln61_store_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="2"/>
<pin id="885" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="zext_ln72_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/5 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln122_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="29" slack="0"/>
<pin id="894" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/7 "/>
</bind>
</comp>

<comp id="906" class="1004" name="sext_ln122_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="19" slack="5"/>
<pin id="908" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/7 "/>
</bind>
</comp>

<comp id="910" class="1004" name="trunc_ln3_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="0"/>
<pin id="912" dir="0" index="1" bw="39" slack="0"/>
<pin id="913" dir="0" index="2" bw="6" slack="0"/>
<pin id="914" dir="0" index="3" bw="7" slack="0"/>
<pin id="915" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/7 "/>
</bind>
</comp>

<comp id="920" class="1004" name="sext_ln122_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="19" slack="5"/>
<pin id="922" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/7 "/>
</bind>
</comp>

<comp id="924" class="1004" name="trunc_ln122_1_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="0"/>
<pin id="926" dir="0" index="1" bw="39" slack="0"/>
<pin id="927" dir="0" index="2" bw="6" slack="0"/>
<pin id="928" dir="0" index="3" bw="7" slack="0"/>
<pin id="929" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_1/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="sext_ln122_2_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="19" slack="5"/>
<pin id="936" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_2/7 "/>
</bind>
</comp>

<comp id="938" class="1004" name="trunc_ln122_2_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="16" slack="0"/>
<pin id="940" dir="0" index="1" bw="39" slack="0"/>
<pin id="941" dir="0" index="2" bw="6" slack="0"/>
<pin id="942" dir="0" index="3" bw="7" slack="0"/>
<pin id="943" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_2/7 "/>
</bind>
</comp>

<comp id="948" class="1004" name="sext_ln122_3_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="19" slack="5"/>
<pin id="950" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_3/7 "/>
</bind>
</comp>

<comp id="952" class="1004" name="trunc_ln122_3_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="0"/>
<pin id="954" dir="0" index="1" bw="39" slack="0"/>
<pin id="955" dir="0" index="2" bw="6" slack="0"/>
<pin id="956" dir="0" index="3" bw="7" slack="0"/>
<pin id="957" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_3/7 "/>
</bind>
</comp>

<comp id="962" class="1004" name="sext_ln122_4_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="19" slack="5"/>
<pin id="964" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_4/7 "/>
</bind>
</comp>

<comp id="966" class="1004" name="trunc_ln122_4_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="16" slack="0"/>
<pin id="968" dir="0" index="1" bw="39" slack="0"/>
<pin id="969" dir="0" index="2" bw="6" slack="0"/>
<pin id="970" dir="0" index="3" bw="7" slack="0"/>
<pin id="971" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_4/7 "/>
</bind>
</comp>

<comp id="976" class="1004" name="sext_ln122_5_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="19" slack="5"/>
<pin id="978" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_5/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="trunc_ln122_5_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="0"/>
<pin id="982" dir="0" index="1" bw="39" slack="0"/>
<pin id="983" dir="0" index="2" bw="6" slack="0"/>
<pin id="984" dir="0" index="3" bw="7" slack="0"/>
<pin id="985" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_5/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln122_6_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="19" slack="5"/>
<pin id="992" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_6/7 "/>
</bind>
</comp>

<comp id="994" class="1004" name="trunc_ln122_6_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="16" slack="0"/>
<pin id="996" dir="0" index="1" bw="39" slack="0"/>
<pin id="997" dir="0" index="2" bw="6" slack="0"/>
<pin id="998" dir="0" index="3" bw="7" slack="0"/>
<pin id="999" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_6/7 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="sext_ln122_7_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="19" slack="5"/>
<pin id="1006" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_7/7 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="trunc_ln122_7_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="16" slack="0"/>
<pin id="1010" dir="0" index="1" bw="39" slack="0"/>
<pin id="1011" dir="0" index="2" bw="6" slack="0"/>
<pin id="1012" dir="0" index="3" bw="7" slack="0"/>
<pin id="1013" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_7/7 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln122_8_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="19" slack="5"/>
<pin id="1020" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_8/7 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="trunc_ln122_8_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="16" slack="0"/>
<pin id="1024" dir="0" index="1" bw="39" slack="0"/>
<pin id="1025" dir="0" index="2" bw="6" slack="0"/>
<pin id="1026" dir="0" index="3" bw="7" slack="0"/>
<pin id="1027" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_8/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="sext_ln122_9_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="19" slack="5"/>
<pin id="1034" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_9/7 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="trunc_ln122_9_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="0"/>
<pin id="1038" dir="0" index="1" bw="39" slack="0"/>
<pin id="1039" dir="0" index="2" bw="6" slack="0"/>
<pin id="1040" dir="0" index="3" bw="7" slack="0"/>
<pin id="1041" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_9/7 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="mrv_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="160" slack="0"/>
<pin id="1048" dir="0" index="1" bw="16" slack="0"/>
<pin id="1049" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="mrv_1_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="160" slack="0"/>
<pin id="1054" dir="0" index="1" bw="16" slack="0"/>
<pin id="1055" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="mrv_2_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="160" slack="0"/>
<pin id="1060" dir="0" index="1" bw="16" slack="0"/>
<pin id="1061" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/7 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="mrv_3_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="160" slack="0"/>
<pin id="1066" dir="0" index="1" bw="16" slack="0"/>
<pin id="1067" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/7 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="mrv_4_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="160" slack="0"/>
<pin id="1072" dir="0" index="1" bw="16" slack="0"/>
<pin id="1073" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/7 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="mrv_5_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="160" slack="0"/>
<pin id="1078" dir="0" index="1" bw="16" slack="0"/>
<pin id="1079" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/7 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="mrv_6_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="160" slack="0"/>
<pin id="1084" dir="0" index="1" bw="16" slack="0"/>
<pin id="1085" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/7 "/>
</bind>
</comp>

<comp id="1088" class="1004" name="mrv_7_fu_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="160" slack="0"/>
<pin id="1090" dir="0" index="1" bw="16" slack="0"/>
<pin id="1091" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/7 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="mrv_8_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="160" slack="0"/>
<pin id="1096" dir="0" index="1" bw="16" slack="0"/>
<pin id="1097" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/7 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="mrv_9_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="160" slack="0"/>
<pin id="1102" dir="0" index="1" bw="16" slack="0"/>
<pin id="1103" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/7 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="sum_cache_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="19" slack="1"/>
<pin id="1108" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sum_cache "/>
</bind>
</comp>

<comp id="1111" class="1005" name="shl_ln_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="19" slack="1"/>
<pin id="1113" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1116" class="1005" name="shl_ln109_1_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="19" slack="1"/>
<pin id="1118" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln109_1 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="shl_ln109_2_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="19" slack="1"/>
<pin id="1123" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln109_2 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="shl_ln109_3_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="19" slack="1"/>
<pin id="1128" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln109_3 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="shl_ln109_4_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="19" slack="1"/>
<pin id="1133" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln109_4 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="shl_ln109_5_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="19" slack="1"/>
<pin id="1138" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln109_5 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="shl_ln109_6_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="19" slack="1"/>
<pin id="1143" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln109_6 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="shl_ln109_7_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="19" slack="1"/>
<pin id="1148" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln109_7 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="shl_ln109_8_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="19" slack="1"/>
<pin id="1153" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln109_8 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="mean_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="17" slack="1"/>
<pin id="1158" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="mean "/>
</bind>
</comp>

<comp id="1161" class="1005" name="sub_ln114_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="19" slack="5"/>
<pin id="1163" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="sub_ln114_1_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="19" slack="5"/>
<pin id="1168" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114_1 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="sub_ln114_2_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="19" slack="5"/>
<pin id="1173" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114_2 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="sub_ln114_3_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="19" slack="5"/>
<pin id="1178" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114_3 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="sub_ln114_4_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="19" slack="5"/>
<pin id="1183" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114_4 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="sub_ln114_5_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="19" slack="5"/>
<pin id="1188" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114_5 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="sub_ln114_6_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="19" slack="5"/>
<pin id="1193" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114_6 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="sub_ln114_7_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="19" slack="5"/>
<pin id="1198" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114_7 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="sub_ln114_8_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="19" slack="5"/>
<pin id="1203" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114_8 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="sub_ln114_9_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="19" slack="5"/>
<pin id="1208" dir="1" index="1" bw="19" slack="5"/>
</pin_list>
<bind>
<opset="sub_ln114_9 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="add_ln116_1_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="19" slack="1"/>
<pin id="1213" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116_1 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="add_ln116_3_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="19" slack="1"/>
<pin id="1218" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116_3 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="add_ln116_8_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="19" slack="1"/>
<pin id="1223" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116_8 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="low_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="0"/>
<pin id="1234" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="low "/>
</bind>
</comp>

<comp id="1239" class="1005" name="high_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="0"/>
<pin id="1241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="high "/>
</bind>
</comp>

<comp id="1246" class="1005" name="conv_i21_i_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="21" slack="2"/>
<pin id="1248" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="conv_i21_i "/>
</bind>
</comp>

<comp id="1257" class="1005" name="mid_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="1"/>
<pin id="1259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mid "/>
</bind>
</comp>

<comp id="1263" class="1005" name="index_table_addr_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="10" slack="1"/>
<pin id="1265" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index_table_addr "/>
</bind>
</comp>

<comp id="1271" class="1005" name="invert_sqr_table_addr_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="10" slack="1"/>
<pin id="1273" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_sqr_table_addr "/>
</bind>
</comp>

<comp id="1276" class="1005" name="deno_inver_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="29" slack="1"/>
<pin id="1278" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="deno_inver "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="24" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="70" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="80" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="197"><net_src comp="184" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="184" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="152" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="146" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="28" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="260"><net_src comp="26" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="140" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="268"><net_src comp="26" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="134" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="276"><net_src comp="26" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="128" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="122" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="116" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="110" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="104" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="98" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="323"><net_src comp="247" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="239" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="263" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="271" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="255" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="331" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="319" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="279" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="287" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="303" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="311" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="349" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="295" pin="3"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="355" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="343" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="361" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="337" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="30" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="36" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="38" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="425"><net_src comp="393" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="421" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="434"><net_src comp="426" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="426" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="430" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="34" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="40" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="450"><net_src comp="393" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="454"><net_src comp="446" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="459"><net_src comp="451" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="467"><net_src comp="38" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="470"><net_src comp="40" pin="0"/><net_sink comp="461" pin=3"/></net>

<net id="475"><net_src comp="393" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="471" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="476" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="38" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="34" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="40" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="500"><net_src comp="393" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="517"><net_src comp="38" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="519"><net_src comp="34" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="520"><net_src comp="40" pin="0"/><net_sink comp="511" pin=3"/></net>

<net id="525"><net_src comp="393" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="521" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="38" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="34" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="40" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="550"><net_src comp="393" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="554"><net_src comp="546" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="559"><net_src comp="551" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="551" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="38" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="568"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="569"><net_src comp="34" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="570"><net_src comp="40" pin="0"/><net_sink comp="561" pin=3"/></net>

<net id="575"><net_src comp="393" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="38" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="593"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="34" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="595"><net_src comp="40" pin="0"/><net_sink comp="586" pin=3"/></net>

<net id="600"><net_src comp="393" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="596" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="617"><net_src comp="38" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="34" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="40" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="625"><net_src comp="393" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="642"><net_src comp="38" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="643"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="644"><net_src comp="34" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="645"><net_src comp="40" pin="0"/><net_sink comp="636" pin=3"/></net>

<net id="650"><net_src comp="411" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="436" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="486" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="511" pin="4"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="652" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="461" pin="4"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="536" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="561" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="611" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="636" pin="4"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="586" pin="4"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="664" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="696"><net_src comp="688" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="700"><net_src comp="692" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="30" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="32" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="34" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="36" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="722"><net_src comp="50" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="707" pin="4"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="52" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="729"><net_src comp="717" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="54" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="717" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="56" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="743"><net_src comp="58" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="701" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="34" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="60" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="752"><net_src comp="62" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="737" pin="4"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="52" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="64" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="764"><net_src comp="46" pin="0"/><net_sink comp="760" pin=0"/></net>

<net id="775"><net_src comp="765" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="768" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="66" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="771" pin="2"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="40" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="789"><net_src comp="46" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="771" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="797"><net_src comp="68" pin="0"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="785" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="799"><net_src comp="44" pin="0"/><net_sink comp="791" pin=2"/></net>

<net id="800"><net_src comp="40" pin="0"/><net_sink comp="791" pin=3"/></net>

<net id="804"><net_src comp="791" pin="4"/><net_sink comp="801" pin=0"/></net>

<net id="809"><net_src comp="46" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="801" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="817"><net_src comp="68" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="771" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="44" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="40" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="824"><net_src comp="811" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="777" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="805" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="821" pin="1"/><net_sink comp="825" pin=2"/></net>

<net id="836"><net_src comp="825" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="842"><net_src comp="165" pin="3"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="838" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="854"><net_src comp="838" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="859"><net_src comp="849" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="843" pin="3"/><net_sink comp="855" pin=1"/></net>

<net id="867"><net_src comp="68" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="855" pin="2"/><net_sink comp="861" pin=1"/></net>

<net id="869"><net_src comp="44" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="870"><net_src comp="40" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="875"><net_src comp="861" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="876"><net_src comp="76" pin="0"/><net_sink comp="871" pin=1"/></net>

<net id="881"><net_src comp="849" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="886"><net_src comp="843" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="843" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="895"><net_src comp="189" pin="6"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="898"><net_src comp="892" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="901"><net_src comp="892" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="902"><net_src comp="892" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="903"><net_src comp="892" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="904"><net_src comp="892" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="905"><net_src comp="892" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="909"><net_src comp="906" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="916"><net_src comp="82" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="199" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="918"><net_src comp="84" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="919"><net_src comp="86" pin="0"/><net_sink comp="910" pin=3"/></net>

<net id="923"><net_src comp="920" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="930"><net_src comp="82" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="931"><net_src comp="203" pin="2"/><net_sink comp="924" pin=1"/></net>

<net id="932"><net_src comp="84" pin="0"/><net_sink comp="924" pin=2"/></net>

<net id="933"><net_src comp="86" pin="0"/><net_sink comp="924" pin=3"/></net>

<net id="937"><net_src comp="934" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="944"><net_src comp="82" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="207" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="946"><net_src comp="84" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="947"><net_src comp="86" pin="0"/><net_sink comp="938" pin=3"/></net>

<net id="951"><net_src comp="948" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="958"><net_src comp="82" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="211" pin="2"/><net_sink comp="952" pin=1"/></net>

<net id="960"><net_src comp="84" pin="0"/><net_sink comp="952" pin=2"/></net>

<net id="961"><net_src comp="86" pin="0"/><net_sink comp="952" pin=3"/></net>

<net id="965"><net_src comp="962" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="972"><net_src comp="82" pin="0"/><net_sink comp="966" pin=0"/></net>

<net id="973"><net_src comp="215" pin="2"/><net_sink comp="966" pin=1"/></net>

<net id="974"><net_src comp="84" pin="0"/><net_sink comp="966" pin=2"/></net>

<net id="975"><net_src comp="86" pin="0"/><net_sink comp="966" pin=3"/></net>

<net id="979"><net_src comp="976" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="986"><net_src comp="82" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="219" pin="2"/><net_sink comp="980" pin=1"/></net>

<net id="988"><net_src comp="84" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="989"><net_src comp="86" pin="0"/><net_sink comp="980" pin=3"/></net>

<net id="993"><net_src comp="990" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="1000"><net_src comp="82" pin="0"/><net_sink comp="994" pin=0"/></net>

<net id="1001"><net_src comp="223" pin="2"/><net_sink comp="994" pin=1"/></net>

<net id="1002"><net_src comp="84" pin="0"/><net_sink comp="994" pin=2"/></net>

<net id="1003"><net_src comp="86" pin="0"/><net_sink comp="994" pin=3"/></net>

<net id="1007"><net_src comp="1004" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1014"><net_src comp="82" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="227" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1016"><net_src comp="84" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1017"><net_src comp="86" pin="0"/><net_sink comp="1008" pin=3"/></net>

<net id="1021"><net_src comp="1018" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="1028"><net_src comp="82" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="231" pin="2"/><net_sink comp="1022" pin=1"/></net>

<net id="1030"><net_src comp="84" pin="0"/><net_sink comp="1022" pin=2"/></net>

<net id="1031"><net_src comp="86" pin="0"/><net_sink comp="1022" pin=3"/></net>

<net id="1035"><net_src comp="1032" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1042"><net_src comp="82" pin="0"/><net_sink comp="1036" pin=0"/></net>

<net id="1043"><net_src comp="235" pin="2"/><net_sink comp="1036" pin=1"/></net>

<net id="1044"><net_src comp="84" pin="0"/><net_sink comp="1036" pin=2"/></net>

<net id="1045"><net_src comp="86" pin="0"/><net_sink comp="1036" pin=3"/></net>

<net id="1050"><net_src comp="88" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="910" pin="4"/><net_sink comp="1046" pin=1"/></net>

<net id="1056"><net_src comp="1046" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="924" pin="4"/><net_sink comp="1052" pin=1"/></net>

<net id="1062"><net_src comp="1052" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="938" pin="4"/><net_sink comp="1058" pin=1"/></net>

<net id="1068"><net_src comp="1058" pin="2"/><net_sink comp="1064" pin=0"/></net>

<net id="1069"><net_src comp="952" pin="4"/><net_sink comp="1064" pin=1"/></net>

<net id="1074"><net_src comp="1064" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="966" pin="4"/><net_sink comp="1070" pin=1"/></net>

<net id="1080"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="980" pin="4"/><net_sink comp="1076" pin=1"/></net>

<net id="1086"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1087"><net_src comp="994" pin="4"/><net_sink comp="1082" pin=1"/></net>

<net id="1092"><net_src comp="1082" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1093"><net_src comp="1008" pin="4"/><net_sink comp="1088" pin=1"/></net>

<net id="1098"><net_src comp="1088" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1099"><net_src comp="1022" pin="4"/><net_sink comp="1094" pin=1"/></net>

<net id="1104"><net_src comp="1094" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="1036" pin="4"/><net_sink comp="1100" pin=1"/></net>

<net id="1109"><net_src comp="239" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1114"><net_src comp="247" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1119"><net_src comp="255" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1124"><net_src comp="263" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1129"><net_src comp="271" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1134"><net_src comp="279" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="1139"><net_src comp="287" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1144"><net_src comp="295" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1149"><net_src comp="303" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="1154"><net_src comp="311" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1159"><net_src comp="383" pin="4"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="1164"><net_src comp="396" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="1169"><net_src comp="421" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1174"><net_src comp="446" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="1179"><net_src comp="471" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1184"><net_src comp="496" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="1189"><net_src comp="521" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1194"><net_src comp="546" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1199"><net_src comp="571" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1204"><net_src comp="596" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1209"><net_src comp="621" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1214"><net_src comp="646" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="1219"><net_src comp="658" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="1224"><net_src comp="682" pin="2"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1235"><net_src comp="90" pin="1"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="1238"><net_src comp="1232" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="1242"><net_src comp="94" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1245"><net_src comp="1239" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="1249"><net_src comp="747" pin="3"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="1260"><net_src comp="825" pin="3"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="1266"><net_src comp="158" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="1274"><net_src comp="171" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1279"><net_src comp="178" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="189" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: index_table | {}
	Port: invert_sqr_table | {}
 - Input state : 
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_0_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_1_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_2_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_3_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_4_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_5_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_6_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_7_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_8_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_9_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : index_table | {4 5 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : invert_sqr_table | {5 6 }
  - Chain level:
	State 1
		add_ln109_1 : 1
		add_ln109_2 : 1
		add_ln109_3 : 2
		add_ln109_4 : 3
		add_ln109_5 : 1
		add_ln109_6 : 1
		add_ln109_7 : 2
		add_ln109_8 : 3
		add_ln109 : 4
		sext_ln73 : 5
		mul_ln73 : 6
		mean : 7
	State 2
		sub_ln114 : 1
		sext_ln115 : 2
		mul_ln115 : 3
		diff_10 : 4
		sub_ln114_1 : 1
		sext_ln115_1 : 2
		mul_ln115_1 : 3
		diff : 4
		sub_ln114_2 : 1
		sext_ln115_2 : 2
		mul_ln115_2 : 3
		diff_2 : 4
		sub_ln114_3 : 1
		sext_ln115_3 : 2
		mul_ln115_3 : 3
		diff_3 : 4
		sub_ln114_4 : 1
		sext_ln115_4 : 2
		mul_ln115_4 : 3
		diff_4 : 4
		sub_ln114_5 : 1
		sext_ln115_5 : 2
		mul_ln115_5 : 3
		diff_5 : 4
		sub_ln114_6 : 1
		sext_ln115_6 : 2
		mul_ln115_6 : 3
		diff_6 : 4
		sub_ln114_7 : 1
		sext_ln115_7 : 2
		mul_ln115_7 : 3
		diff_7 : 4
		sub_ln114_8 : 1
		sext_ln115_8 : 2
		mul_ln115_8 : 3
		diff_8 : 4
		sub_ln114_9 : 1
		sext_ln115_9 : 2
		mul_ln115_9 : 3
		diff_9 : 4
		add_ln116_1 : 5
		add_ln116_2 : 5
		add_ln116_3 : 6
		add_ln116_5 : 5
		add_ln116_6 : 5
		add_ln116_7 : 6
		add_ln116_8 : 7
	State 3
		add_ln116 : 1
		sext_ln73_1 : 2
		mul_ln73_1 : 3
		trunc_ln1 : 4
		tmp : 5
		icmp_ln52 : 6
		br_ln52 : 7
		icmp_ln55 : 6
		br_ln55 : 7
		tmp_1 : 4
		conv_i21_i : 5
		store_ln62 : 1
		store_ln61 : 1
	State 4
		add_ln64 : 1
		tmp_2 : 2
		sub_ln64 : 2
		lshr_ln64_1 : 3
		zext_ln64 : 4
		sub_ln64_1 : 5
		lshr_ln64_2 : 2
		zext_ln64_1 : 3
		mid : 6
		zext_ln65 : 7
		index_table_addr : 8
		index_table_load : 9
	State 5
		icmp_ln65 : 1
		low_4 : 2
		high_3 : 2
		sub_ln63 : 3
		tmp_3 : 4
		icmp_ln63 : 5
		store_ln62 : 3
		store_ln61 : 3
		br_ln63 : 6
		zext_ln72 : 3
		invert_sqr_table_addr : 4
		deno_inver : 5
	State 6
	State 7
		zext_ln122 : 1
		mul_ln122 : 2
		trunc_ln3 : 3
		mul_ln122_1 : 2
		trunc_ln122_1 : 3
		mul_ln122_2 : 2
		trunc_ln122_2 : 3
		mul_ln122_3 : 2
		trunc_ln122_3 : 3
		mul_ln122_4 : 2
		trunc_ln122_4 : 3
		mul_ln122_5 : 2
		trunc_ln122_5 : 3
		mul_ln122_6 : 2
		trunc_ln122_6 : 3
		mul_ln122_7 : 2
		trunc_ln122_7 : 3
		mul_ln122_8 : 2
		trunc_ln122_8 : 3
		mul_ln122_9 : 2
		trunc_ln122_9 : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		mrv_5 : 9
		mrv_6 : 10
		mrv_7 : 11
		mrv_8 : 12
		mrv_9 : 13
		ret_ln124 : 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       mul_ln122_fu_199      |    2    |    0    |    32   |
|          |      mul_ln122_1_fu_203     |    2    |    0    |    32   |
|          |      mul_ln122_2_fu_207     |    2    |    0    |    32   |
|          |      mul_ln122_3_fu_211     |    2    |    0    |    32   |
|          |      mul_ln122_4_fu_215     |    2    |    0    |    32   |
|          |      mul_ln122_5_fu_219     |    2    |    0    |    32   |
|          |      mul_ln122_6_fu_223     |    2    |    0    |    32   |
|          |      mul_ln122_7_fu_227     |    2    |    0    |    32   |
|          |      mul_ln122_8_fu_231     |    2    |    0    |    32   |
|          |      mul_ln122_9_fu_235     |    2    |    0    |    32   |
|    mul   |       mul_ln73_fu_377       |    1    |    0    |    6    |
|          |       mul_ln115_fu_405      |    1    |    0    |    6    |
|          |      mul_ln115_1_fu_430     |    1    |    0    |    6    |
|          |      mul_ln115_2_fu_455     |    1    |    0    |    6    |
|          |      mul_ln115_3_fu_480     |    1    |    0    |    6    |
|          |      mul_ln115_4_fu_505     |    1    |    0    |    6    |
|          |      mul_ln115_5_fu_530     |    1    |    0    |    6    |
|          |      mul_ln115_6_fu_555     |    1    |    0    |    6    |
|          |      mul_ln115_7_fu_580     |    1    |    0    |    6    |
|          |      mul_ln115_8_fu_605     |    1    |    0    |    6    |
|          |      mul_ln115_9_fu_630     |    1    |    0    |    6    |
|          |      mul_ln73_1_fu_701      |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln109_1_fu_319     |    0    |    0    |    26   |
|          |      add_ln109_2_fu_325     |    0    |    0    |    19   |
|          |      add_ln109_3_fu_331     |    0    |    0    |    19   |
|          |      add_ln109_4_fu_337     |    0    |    0    |    19   |
|          |      add_ln109_5_fu_343     |    0    |    0    |    19   |
|          |      add_ln109_6_fu_349     |    0    |    0    |    19   |
|          |      add_ln109_7_fu_355     |    0    |    0    |    19   |
|          |      add_ln109_8_fu_361     |    0    |    0    |    19   |
|          |       add_ln109_fu_367      |    0    |    0    |    19   |
|    add   |      add_ln116_1_fu_646     |    0    |    0    |    26   |
|          |      add_ln116_2_fu_652     |    0    |    0    |    19   |
|          |      add_ln116_3_fu_658     |    0    |    0    |    19   |
|          |      add_ln116_5_fu_664     |    0    |    0    |    19   |
|          |      add_ln116_6_fu_670     |    0    |    0    |    19   |
|          |      add_ln116_7_fu_676     |    0    |    0    |    19   |
|          |      add_ln116_8_fu_682     |    0    |    0    |    19   |
|          |      add_ln116_4_fu_688     |    0    |    0    |    19   |
|          |       add_ln116_fu_692      |    0    |    0    |    19   |
|          |       add_ln64_fu_771       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       sub_ln114_fu_396      |    0    |    0    |    26   |
|          |      sub_ln114_1_fu_421     |    0    |    0    |    26   |
|          |      sub_ln114_2_fu_446     |    0    |    0    |    26   |
|          |      sub_ln114_3_fu_471     |    0    |    0    |    26   |
|          |      sub_ln114_4_fu_496     |    0    |    0    |    26   |
|          |      sub_ln114_5_fu_521     |    0    |    0    |    26   |
|    sub   |      sub_ln114_6_fu_546     |    0    |    0    |    26   |
|          |      sub_ln114_7_fu_571     |    0    |    0    |    26   |
|          |      sub_ln114_8_fu_596     |    0    |    0    |    26   |
|          |      sub_ln114_9_fu_621     |    0    |    0    |    26   |
|          |       sub_ln64_fu_785       |    0    |    0    |    39   |
|          |      sub_ln64_1_fu_805      |    0    |    0    |    38   |
|          |       sub_ln63_fu_855       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln52_fu_725      |    0    |    0    |    31   |
|   icmp   |       icmp_ln55_fu_731      |    0    |    0    |    31   |
|          |       icmp_ln65_fu_838      |    0    |    0    |    28   |
|          |       icmp_ln63_fu_871      |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|          |          mid_fu_825         |    0    |    0    |    32   |
|  select  |         low_4_fu_843        |    0    |    0    |    32   |
|          |        high_3_fu_849        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |  data_9_val_read_read_fu_98 |    0    |    0    |    0    |
|          | data_8_val_read_read_fu_104 |    0    |    0    |    0    |
|          | data_7_val_read_read_fu_110 |    0    |    0    |    0    |
|          | data_6_val_read_read_fu_116 |    0    |    0    |    0    |
|   read   | data_5_val_read_read_fu_122 |    0    |    0    |    0    |
|          | data_4_val_read_read_fu_128 |    0    |    0    |    0    |
|          | data_3_val_read_read_fu_134 |    0    |    0    |    0    |
|          | data_2_val_read_read_fu_140 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_146 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_152 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sum_cache_fu_239      |    0    |    0    |    0    |
|          |        shl_ln_fu_247        |    0    |    0    |    0    |
|          |      shl_ln109_1_fu_255     |    0    |    0    |    0    |
|          |      shl_ln109_2_fu_263     |    0    |    0    |    0    |
|          |      shl_ln109_3_fu_271     |    0    |    0    |    0    |
|bitconcatenate|      shl_ln109_4_fu_279     |    0    |    0    |    0    |
|          |      shl_ln109_5_fu_287     |    0    |    0    |    0    |
|          |      shl_ln109_6_fu_295     |    0    |    0    |    0    |
|          |      shl_ln109_7_fu_303     |    0    |    0    |    0    |
|          |      shl_ln109_8_fu_311     |    0    |    0    |    0    |
|          |          tmp_fu_717         |    0    |    0    |    0    |
|          |      conv_i21_i_fu_747      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln73_fu_373      |    0    |    0    |    0    |
|          |      sext_ln111_fu_393      |    0    |    0    |    0    |
|          |      sext_ln115_fu_401      |    0    |    0    |    0    |
|          |     sext_ln115_1_fu_426     |    0    |    0    |    0    |
|          |     sext_ln115_2_fu_451     |    0    |    0    |    0    |
|          |     sext_ln115_3_fu_476     |    0    |    0    |    0    |
|          |     sext_ln115_4_fu_501     |    0    |    0    |    0    |
|          |     sext_ln115_5_fu_526     |    0    |    0    |    0    |
|          |     sext_ln115_6_fu_551     |    0    |    0    |    0    |
|          |     sext_ln115_7_fu_576     |    0    |    0    |    0    |
|          |     sext_ln115_8_fu_601     |    0    |    0    |    0    |
|   sext   |     sext_ln115_9_fu_626     |    0    |    0    |    0    |
|          |      sext_ln73_1_fu_697     |    0    |    0    |    0    |
|          |      sext_ln122_fu_906      |    0    |    0    |    0    |
|          |     sext_ln122_1_fu_920     |    0    |    0    |    0    |
|          |     sext_ln122_2_fu_934     |    0    |    0    |    0    |
|          |     sext_ln122_3_fu_948     |    0    |    0    |    0    |
|          |     sext_ln122_4_fu_962     |    0    |    0    |    0    |
|          |     sext_ln122_5_fu_976     |    0    |    0    |    0    |
|          |     sext_ln122_6_fu_990     |    0    |    0    |    0    |
|          |     sext_ln122_7_fu_1004    |    0    |    0    |    0    |
|          |     sext_ln122_8_fu_1018    |    0    |    0    |    0    |
|          |     sext_ln122_9_fu_1032    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mean_fu_383         |    0    |    0    |    0    |
|          |        diff_10_fu_411       |    0    |    0    |    0    |
|          |         diff_fu_436         |    0    |    0    |    0    |
|          |        diff_2_fu_461        |    0    |    0    |    0    |
|          |        diff_3_fu_486        |    0    |    0    |    0    |
|          |        diff_4_fu_511        |    0    |    0    |    0    |
|          |        diff_5_fu_536        |    0    |    0    |    0    |
|          |        diff_6_fu_561        |    0    |    0    |    0    |
|          |        diff_7_fu_586        |    0    |    0    |    0    |
|          |        diff_8_fu_611        |    0    |    0    |    0    |
|          |        diff_9_fu_636        |    0    |    0    |    0    |
|          |       trunc_ln1_fu_707      |    0    |    0    |    0    |
|partselect|         tmp_1_fu_737        |    0    |    0    |    0    |
|          |      lshr_ln64_1_fu_791     |    0    |    0    |    0    |
|          |      lshr_ln64_2_fu_811     |    0    |    0    |    0    |
|          |         tmp_3_fu_861        |    0    |    0    |    0    |
|          |       trunc_ln3_fu_910      |    0    |    0    |    0    |
|          |     trunc_ln122_1_fu_924    |    0    |    0    |    0    |
|          |     trunc_ln122_2_fu_938    |    0    |    0    |    0    |
|          |     trunc_ln122_3_fu_952    |    0    |    0    |    0    |
|          |     trunc_ln122_4_fu_966    |    0    |    0    |    0    |
|          |     trunc_ln122_5_fu_980    |    0    |    0    |    0    |
|          |     trunc_ln122_6_fu_994    |    0    |    0    |    0    |
|          |    trunc_ln122_7_fu_1008    |    0    |    0    |    0    |
|          |    trunc_ln122_8_fu_1022    |    0    |    0    |    0    |
|          |    trunc_ln122_9_fu_1036    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_2_fu_777        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln64_fu_801      |    0    |    0    |    0    |
|          |      zext_ln64_1_fu_821     |    0    |    0    |    0    |
|   zext   |       zext_ln65_fu_833      |    0    |    0    |    0    |
|          |       zext_ln72_fu_887      |    0    |    0    |    0    |
|          |      zext_ln122_fu_892      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mrv_fu_1046         |    0    |    0    |    0    |
|          |        mrv_1_fu_1052        |    0    |    0    |    0    |
|          |        mrv_2_fu_1058        |    0    |    0    |    0    |
|          |        mrv_3_fu_1064        |    0    |    0    |    0    |
|insertvalue|        mrv_4_fu_1070        |    0    |    0    |    0    |
|          |        mrv_5_fu_1076        |    0    |    0    |    0    |
|          |        mrv_6_fu_1082        |    0    |    0    |    0    |
|          |        mrv_7_fu_1088        |    0    |    0    |    0    |
|          |        mrv_8_fu_1094        |    0    |    0    |    0    |
|          |        mrv_9_fu_1100        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    32   |    0    |   1387  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln116_1_reg_1211     |   19   |
|     add_ln116_3_reg_1216     |   19   |
|     add_ln116_8_reg_1221     |   19   |
|      conv_i21_i_reg_1246     |   21   |
|     deno_inver_1_reg_184     |   29   |
|      deno_inver_reg_1276     |   29   |
|         high_reg_1239        |   32   |
|   index_table_addr_reg_1263  |   10   |
|invert_sqr_table_addr_reg_1271|   10   |
|         low_reg_1232         |   32   |
|         mean_reg_1156        |   17   |
|         mid_reg_1257         |   32   |
|     shl_ln109_1_reg_1116     |   19   |
|     shl_ln109_2_reg_1121     |   19   |
|     shl_ln109_3_reg_1126     |   19   |
|     shl_ln109_4_reg_1131     |   19   |
|     shl_ln109_5_reg_1136     |   19   |
|     shl_ln109_6_reg_1141     |   19   |
|     shl_ln109_7_reg_1146     |   19   |
|     shl_ln109_8_reg_1151     |   19   |
|        shl_ln_reg_1111       |   19   |
|     sub_ln114_1_reg_1166     |   19   |
|     sub_ln114_2_reg_1171     |   19   |
|     sub_ln114_3_reg_1176     |   19   |
|     sub_ln114_4_reg_1181     |   19   |
|     sub_ln114_5_reg_1186     |   19   |
|     sub_ln114_6_reg_1191     |   19   |
|     sub_ln114_7_reg_1196     |   19   |
|     sub_ln114_8_reg_1201     |   19   |
|     sub_ln114_9_reg_1206     |   19   |
|      sub_ln114_reg_1161      |   19   |
|      sum_cache_reg_1106      |   19   |
+------------------------------+--------+
|             Total            |   649  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_165  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_178  |  p0  |   2  |  10  |   20   ||    9    |
| deno_inver_1_reg_184 |  p0  |   2  |  29  |   58   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   98   ||  1.161  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   32   |    -   |    0   |  1387  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   649  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   32   |    1   |   649  |  1405  |
+-----------+--------+--------+--------+--------+
