#-----------------------------------------------------------
# xsim v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Thu Jul  7 15:00:19 2016
# Process ID: 10060
# Current directory: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/hls_real2xfft/xsim_script.tcl}
# Log file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/xsim.log
# Journal file: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/hls_real2xfft/xsim_script.tcl
# xsim {hls_real2xfft} -maxdeltaid 10000 -autoloadwcfg -tclbatch {hls_real2xfft.tcl}
Vivado Simulator 2015.3
Time resolution is 1 ps
source hls_real2xfft.tcl
## add_wave -r /
WARNING: Simulation object /apatb_hls_real2xfft_top/next_trigger_ready_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_din_V_V/fifo_din_V_V_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_din_V_V/fifo_din_V_V_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TLAST/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TLAST/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_din_V_V/fifo_din_V_V_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_din_V_V/fifo_din_V_V_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_din_V_V/fifo_din_V_V_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_din_V_V/fifo_din_V_V_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TLAST/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TLAST/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TLAST/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
WARNING: Simulation object /apatb_hls_real2xfft_top/AESL_AXI_S_dout/fifo_dout_TLAST/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.
## save_wave_config hls_real2xfft.wcfg
## run all
$finish called at time : 17574 ns : File "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Using_IP_with_IPI/lab1/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.autotb.v" Line 293
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jul  7 15:00:24 2016...
