0.4
2016.2
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/Asynchronous transmitter/clkenb.sv,1475623505,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/Manchester transmitter/nexys4DDR.sv,1475623506,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/project_4/counter_parm.sv,1475623506,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/project_4/decoder_3_8_en.sv,1475623506,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/project_4/dispctl.sv,1475623506,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/project_4/mux8_parm.sv,1475623506,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/project_4/project_4.srcs/sim_1/new/NexysTest.sv,1475627421,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv,1475623506,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/project_4/project_4.srcs/sources_1/new/seven_seg.sv,1475623506,verilog,,,,,,,,,,,
C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab04/project_4/transmitter.sv,1475623506,verilog,,,,,,,,,,,
