Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Sun Dec  8 17:05:50 2019
| Host         : blujay running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file metronome_timing_summary_routed.rpt -pb metronome_timing_summary_routed.pb -rpx metronome_timing_summary_routed.rpx -warn_on_violation
| Design       : metronome
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sclk/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.707        0.000                      0                  573        0.178        0.000                      0                  573        4.500        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.707        0.000                      0                  573        0.178        0.000                      0                  573        4.500        0.000                       0                   309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_34/period_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.544ns (26.377%)  route 4.309ns (73.623%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  c0/current_count_reg[2]/Q
                         net (fo=123, routed)         2.151     7.763    c0/current_count_reg[2]_0[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.887 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.887    tl_34/period_count1_carry__1_1[1]
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.437 r  tl_34/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.437    tl_34/period_count1_carry__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  tl_34/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.551    tl_34/period_count1_carry__1_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 f  tl_34/period_count1_carry__2/CO[3]
                         net (fo=3, routed)           1.150     9.814    c0/period_count_reg[0][0]
    SLICE_X55Y1          LUT1 (Prop_lut1_I0_O)        0.124     9.938 r  c0/beat_count[7]_i_1/O
                         net (fo=40, routed)          1.008    10.947    tl_34/E[0]
    SLICE_X59Y7          FDRE                                         r  tl_34/period_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.517    14.858    tl_34/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  tl_34/period_count_reg[28]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y7          FDRE (Setup_fdre_C_R)       -0.429    14.654    tl_34/period_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_34/period_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.544ns (26.377%)  route 4.309ns (73.623%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  c0/current_count_reg[2]/Q
                         net (fo=123, routed)         2.151     7.763    c0/current_count_reg[2]_0[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.887 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.887    tl_34/period_count1_carry__1_1[1]
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.437 r  tl_34/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.437    tl_34/period_count1_carry__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  tl_34/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.551    tl_34/period_count1_carry__1_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 f  tl_34/period_count1_carry__2/CO[3]
                         net (fo=3, routed)           1.150     9.814    c0/period_count_reg[0][0]
    SLICE_X55Y1          LUT1 (Prop_lut1_I0_O)        0.124     9.938 r  c0/beat_count[7]_i_1/O
                         net (fo=40, routed)          1.008    10.947    tl_34/E[0]
    SLICE_X59Y7          FDRE                                         r  tl_34/period_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.517    14.858    tl_34/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  tl_34/period_count_reg[29]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y7          FDRE (Setup_fdre_C_R)       -0.429    14.654    tl_34/period_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_34/period_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.544ns (26.377%)  route 4.309ns (73.623%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  c0/current_count_reg[2]/Q
                         net (fo=123, routed)         2.151     7.763    c0/current_count_reg[2]_0[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.887 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.887    tl_34/period_count1_carry__1_1[1]
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.437 r  tl_34/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.437    tl_34/period_count1_carry__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  tl_34/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.551    tl_34/period_count1_carry__1_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 f  tl_34/period_count1_carry__2/CO[3]
                         net (fo=3, routed)           1.150     9.814    c0/period_count_reg[0][0]
    SLICE_X55Y1          LUT1 (Prop_lut1_I0_O)        0.124     9.938 r  c0/beat_count[7]_i_1/O
                         net (fo=40, routed)          1.008    10.947    tl_34/E[0]
    SLICE_X59Y7          FDRE                                         r  tl_34/period_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.517    14.858    tl_34/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  tl_34/period_count_reg[30]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y7          FDRE (Setup_fdre_C_R)       -0.429    14.654    tl_34/period_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_34/period_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.544ns (26.377%)  route 4.309ns (73.623%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y2          FDRE (Prop_fdre_C_Q)         0.518     5.611 r  c0/current_count_reg[2]/Q
                         net (fo=123, routed)         2.151     7.763    c0/current_count_reg[2]_0[1]
    SLICE_X58Y3          LUT5 (Prop_lut5_I0_O)        0.124     7.887 r  c0/period_count1_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000     7.887    tl_34/period_count1_carry__1_1[1]
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.437 r  tl_34/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.437    tl_34/period_count1_carry__0_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.551 r  tl_34/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.551    tl_34/period_count1_carry__1_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.665 f  tl_34/period_count1_carry__2/CO[3]
                         net (fo=3, routed)           1.150     9.814    c0/period_count_reg[0][0]
    SLICE_X55Y1          LUT1 (Prop_lut1_I0_O)        0.124     9.938 r  c0/beat_count[7]_i_1/O
                         net (fo=40, routed)          1.008    10.947    tl_34/E[0]
    SLICE_X59Y7          FDRE                                         r  tl_34/period_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.517    14.858    tl_34/clk_IBUF_BUFG
    SLICE_X59Y7          FDRE                                         r  tl_34/period_count_reg[31]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y7          FDRE (Setup_fdre_C_R)       -0.429    14.654    tl_34/period_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                         -10.947    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 c0/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.594ns (28.529%)  route 3.993ns (71.471%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  c0/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.419     5.512 r  c0/current_count_reg[0]/Q
                         net (fo=116, routed)         2.309     7.821    c0/tempo_val[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.299     8.120 r  c0/period_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.120    tl_44/S[3]
    SLICE_X64Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.496 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.496    tl_44/period_count1_carry_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.613 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.613    tl_44/period_count1_carry__0_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.730 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.730    tl_44/period_count1_carry__1_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.847 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.933     9.780    c0/CO[0]
    SLICE_X60Y7          LUT1 (Prop_lut1_I0_O)        0.149     9.929 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.751    10.680    tl_44/clear
    SLICE_X63Y2          FDRE                                         r  tl_44/period_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.520    14.861    tl_44/clk_IBUF_BUFG
    SLICE_X63Y2          FDRE                                         r  tl_44/period_count_reg[4]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y2          FDRE (Setup_fdre_C_R)       -0.660    14.426    tl_44/period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 c0/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.594ns (28.529%)  route 3.993ns (71.471%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  c0/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.419     5.512 r  c0/current_count_reg[0]/Q
                         net (fo=116, routed)         2.309     7.821    c0/tempo_val[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.299     8.120 r  c0/period_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.120    tl_44/S[3]
    SLICE_X64Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.496 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.496    tl_44/period_count1_carry_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.613 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.613    tl_44/period_count1_carry__0_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.730 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.730    tl_44/period_count1_carry__1_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.847 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.933     9.780    c0/CO[0]
    SLICE_X60Y7          LUT1 (Prop_lut1_I0_O)        0.149     9.929 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.751    10.680    tl_44/clear
    SLICE_X63Y2          FDRE                                         r  tl_44/period_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.520    14.861    tl_44/clk_IBUF_BUFG
    SLICE_X63Y2          FDRE                                         r  tl_44/period_count_reg[5]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y2          FDRE (Setup_fdre_C_R)       -0.660    14.426    tl_44/period_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 c0/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.594ns (28.529%)  route 3.993ns (71.471%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  c0/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.419     5.512 r  c0/current_count_reg[0]/Q
                         net (fo=116, routed)         2.309     7.821    c0/tempo_val[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.299     8.120 r  c0/period_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.120    tl_44/S[3]
    SLICE_X64Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.496 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.496    tl_44/period_count1_carry_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.613 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.613    tl_44/period_count1_carry__0_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.730 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.730    tl_44/period_count1_carry__1_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.847 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.933     9.780    c0/CO[0]
    SLICE_X60Y7          LUT1 (Prop_lut1_I0_O)        0.149     9.929 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.751    10.680    tl_44/clear
    SLICE_X63Y2          FDRE                                         r  tl_44/period_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.520    14.861    tl_44/clk_IBUF_BUFG
    SLICE_X63Y2          FDRE                                         r  tl_44/period_count_reg[6]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y2          FDRE (Setup_fdre_C_R)       -0.660    14.426    tl_44/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 c0/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 1.594ns (28.529%)  route 3.993ns (71.471%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  c0/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.419     5.512 r  c0/current_count_reg[0]/Q
                         net (fo=116, routed)         2.309     7.821    c0/tempo_val[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.299     8.120 r  c0/period_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.120    tl_44/S[3]
    SLICE_X64Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.496 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.496    tl_44/period_count1_carry_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.613 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.613    tl_44/period_count1_carry__0_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.730 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.730    tl_44/period_count1_carry__1_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.847 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.933     9.780    c0/CO[0]
    SLICE_X60Y7          LUT1 (Prop_lut1_I0_O)        0.149     9.929 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.751    10.680    tl_44/clear
    SLICE_X63Y2          FDRE                                         r  tl_44/period_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.520    14.861    tl_44/clk_IBUF_BUFG
    SLICE_X63Y2          FDRE                                         r  tl_44/period_count_reg[7]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y2          FDRE (Setup_fdre_C_R)       -0.660    14.426    tl_44/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 c0/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.594ns (28.690%)  route 3.962ns (71.310%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  c0/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.419     5.512 r  c0/current_count_reg[0]/Q
                         net (fo=116, routed)         2.309     7.821    c0/tempo_val[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.299     8.120 r  c0/period_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.120    tl_44/S[3]
    SLICE_X64Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.496 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.496    tl_44/period_count1_carry_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.613 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.613    tl_44/period_count1_carry__0_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.730 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.730    tl_44/period_count1_carry__1_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.847 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.933     9.780    c0/CO[0]
    SLICE_X60Y7          LUT1 (Prop_lut1_I0_O)        0.149     9.929 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.720    10.649    tl_44/clear
    SLICE_X63Y3          FDRE                                         r  tl_44/period_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.519    14.860    tl_44/clk_IBUF_BUFG
    SLICE_X63Y3          FDRE                                         r  tl_44/period_count_reg[10]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y3          FDRE (Setup_fdre_C_R)       -0.660    14.425    tl_44/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 c0/current_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_44/period_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.594ns (28.690%)  route 3.962ns (71.310%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.572     5.093    c0/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  c0/current_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.419     5.512 r  c0/current_count_reg[0]/Q
                         net (fo=116, routed)         2.309     7.821    c0/tempo_val[0]
    SLICE_X64Y4          LUT5 (Prop_lut5_I2_O)        0.299     8.120 r  c0/period_count1_carry_i_5/O
                         net (fo=1, routed)           0.000     8.120    tl_44/S[3]
    SLICE_X64Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.496 r  tl_44/period_count1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.496    tl_44/period_count1_carry_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.613 r  tl_44/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.613    tl_44/period_count1_carry__0_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.730 r  tl_44/period_count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.730    tl_44/period_count1_carry__1_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.847 f  tl_44/period_count1_carry__2/CO[3]
                         net (fo=5, routed)           0.933     9.780    c0/CO[0]
    SLICE_X60Y7          LUT1 (Prop_lut1_I0_O)        0.149     9.929 r  c0/period_count[0]_i_1/O
                         net (fo=32, routed)          0.720    10.649    tl_44/clear
    SLICE_X63Y3          FDRE                                         r  tl_44/period_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.519    14.860    tl_44/clk_IBUF_BUFG
    SLICE_X63Y3          FDRE                                         r  tl_44/period_count_reg[11]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y3          FDRE (Setup_fdre_C_R)       -0.660    14.425    tl_44/period_count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.425    
                         arrival time                         -10.649    
  -------------------------------------------------------------------
                         slack                                  3.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tl_68/beat_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_68/beat_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.595     1.478    tl_68/clk_IBUF_BUFG
    SLICE_X61Y1          FDRE                                         r  tl_68/beat_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y1          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  tl_68/beat_count_reg[3]/Q
                         net (fo=5, routed)           0.126     1.745    tl_68/beat_count_reg_n_0_[3]
    SLICE_X60Y1          LUT6 (Prop_lut6_I4_O)        0.045     1.790 r  tl_68/beat_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    tl_68/beat_count[5]
    SLICE_X60Y1          FDRE                                         r  tl_68/beat_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.865     1.992    tl_68/clk_IBUF_BUFG
    SLICE_X60Y1          FDRE                                         r  tl_68/beat_count_reg[5]/C
                         clock pessimism             -0.501     1.491    
    SLICE_X60Y1          FDRE (Hold_fdre_C_D)         0.121     1.612    tl_68/beat_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 c1/prev_dec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/current_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.476    c1/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  c1/prev_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  c1/prev_dec_reg/Q
                         net (fo=2, routed)           0.072     1.696    c1/prev_dec
    SLICE_X60Y9          LUT6 (Prop_lut6_I3_O)        0.098     1.794 r  c1/current_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    c1/current_count[1]_i_1_n_0
    SLICE_X60Y9          FDRE                                         r  c1/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.863     1.990    c1/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  c1/current_count_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y9          FDRE (Hold_fdre_C_D)         0.121     1.597    c1/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 c1/prev_dec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/current_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.476    c1/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  c1/prev_dec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  c1/prev_dec_reg/Q
                         net (fo=2, routed)           0.074     1.698    c1/prev_dec
    SLICE_X60Y9          LUT5 (Prop_lut5_I1_O)        0.098     1.796 r  c1/current_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    c1/current_count[0]_i_1_n_0
    SLICE_X60Y9          FDRE                                         r  c1/current_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.863     1.990    c1/clk_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  c1/current_count_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y9          FDRE (Hold_fdre_C_D)         0.120     1.596    c1/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 tl_34/beat_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_34/beat_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.266%)  route 0.116ns (35.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.450    tl_34/clk_IBUF_BUFG
    SLICE_X54Y0          FDRE                                         r  tl_34/beat_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  tl_34/beat_count_reg[3]/Q
                         net (fo=5, routed)           0.116     1.730    tl_34/beat_count_reg_n_0_[3]
    SLICE_X55Y0          LUT6 (Prop_lut6_I4_O)        0.045     1.775 r  tl_34/beat_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.775    tl_34/beat_count[5]
    SLICE_X55Y0          FDRE                                         r  tl_34/beat_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.838     1.965    tl_34/clk_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  tl_34/beat_count_reg[5]/C
                         clock pessimism             -0.502     1.463    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.092     1.555    tl_34/beat_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 tl_34/beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_34/beat_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.189ns (50.595%)  route 0.185ns (49.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.450    tl_34/clk_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  tl_34/beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  tl_34/beat_count_reg[0]/Q
                         net (fo=8, routed)           0.185     1.776    tl_34/beat_count_reg_n_0_[0]
    SLICE_X54Y0          LUT5 (Prop_lut5_I2_O)        0.048     1.824 r  tl_34/beat_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.824    tl_34/beat_count[4]
    SLICE_X54Y0          FDRE                                         r  tl_34/beat_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.838     1.965    tl_34/clk_IBUF_BUFG
    SLICE_X54Y0          FDRE                                         r  tl_34/beat_count_reg[4]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.131     1.597    tl_34/beat_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 tl_24/beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_24/tick_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.532%)  route 0.155ns (45.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.476    tl_24/clk_IBUF_BUFG
    SLICE_X61Y9          FDRE                                         r  tl_24/beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  tl_24/beat_count_reg[0]/Q
                         net (fo=3, routed)           0.155     1.772    tl_24/beat_count_reg[0]_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  tl_24/tick[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    tl_24/tick[0]_i_1_n_0
    SLICE_X61Y8          FDRE                                         r  tl_24/tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.863     1.990    tl_24/clk_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  tl_24/tick_reg[0]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.091     1.583    tl_24/tick_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 tl_34/beat_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl_34/beat_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.195%)  route 0.185ns (49.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.450    tl_34/clk_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  tl_34/beat_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  tl_34/beat_count_reg[0]/Q
                         net (fo=8, routed)           0.185     1.776    tl_34/beat_count_reg_n_0_[0]
    SLICE_X54Y0          LUT4 (Prop_lut4_I1_O)        0.045     1.821 r  tl_34/beat_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.821    tl_34/beat_count[3]
    SLICE_X54Y0          FDRE                                         r  tl_34/beat_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.838     1.965    tl_34/clk_IBUF_BUFG
    SLICE_X54Y0          FDRE                                         r  tl_34/beat_count_reg[3]/C
                         clock pessimism             -0.499     1.466    
    SLICE_X54Y0          FDRE (Hold_fdre_C_D)         0.120     1.586    tl_34/beat_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bL/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bL/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.450    bL/clk_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  bL/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y1          FDRE (Prop_fdre_C_Q)         0.128     1.578 r  bL/button_ff1_reg/Q
                         net (fo=1, routed)           0.119     1.698    bL/button_ff1
    SLICE_X51Y1          FDRE                                         r  bL/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.838     1.965    bL/clk_IBUF_BUFG
    SLICE_X51Y1          FDRE                                         r  bL/button_ff2_reg/C
                         clock pessimism             -0.515     1.450    
    SLICE_X51Y1          FDRE (Hold_fdre_C_D)         0.012     1.462    bL/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 bU/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bU/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.591     1.474    bU/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  bU/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  bU/button_ff1_reg/Q
                         net (fo=1, routed)           0.119     1.722    bU/button_ff1_reg_n_0
    SLICE_X58Y12         FDRE                                         r  bU/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.860     1.987    bU/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  bU/button_ff2_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X58Y12         FDRE (Hold_fdre_C_D)         0.012     1.486    bU/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bR/dbsig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/prev_inc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.566%)  route 0.175ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.567     1.450    bR/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  bR/dbsig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  bR/dbsig_reg/Q
                         net (fo=5, routed)           0.175     1.767    c0/brR
    SLICE_X54Y2          FDRE                                         r  c0/prev_inc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.838     1.965    c0/clk_IBUF_BUFG
    SLICE_X54Y2          FDRE                                         r  c0/prev_inc_reg/C
                         clock pessimism             -0.502     1.463    
    SLICE_X54Y2          FDRE (Hold_fdre_C_D)         0.063     1.526    c0/prev_inc_reg
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   bC/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y13   bC/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y13   bC/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   bC/dbsig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y7    bD/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y7    bD/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y6    bD/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y7    bD/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y7    bD/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   bC/button_ff1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y13   bC/button_ff2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y13   bC/count_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   bC/dbsig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   bU/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y12   bU/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   bU/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   bU/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   bU/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y13   bU/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   bU/count_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y15   bU/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y2    sclk/period_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y2    sclk/period_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    sclk/period_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    sclk/period_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    sclk/period_count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y3    sclk/period_count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    sclk/period_count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y4    sclk/period_count_reg[9]/C



