# FPGA_BAU

## RISC-V FPGA System Project
This repository contains our final-year Electrical Engineering project, where we design and implement a full RISC-V‚Äìbased computing system, including a CPU, memory interface, I/O handling, UART communication, and video display output ‚Äî all running on an FPGA platform.

### Project Overview
The goal of the project is to build a complete working system based on a RISC-V pipelined CPU, capable of executing user-provided software and interacting with external peripherals through FPGA hardware interfaces.



### Start commands
FIXME - add command to compile simulate and debug components


### Project Stages
#### 1Ô∏è‚É£ RISC-V Pipelined CPU Design

Design and implementation of a 32-bit RISC-V processor.

Supports pipelining stages (IF, ID, EX, MEM, WB).

Fully synthesizable and developed in Verilog/SystemVerilog.


#### 2Ô∏è‚É£ FPGA Deployment & Basic I/O Integration 

Deploy the processor to an FPGA board.

Connect the CPU to the board‚Äôs peripherals (switches, LEDs, buttons).

Write test software in C, compiled to RISC-V machine code, to verify functionality (e.g., read switches and perform actions accordingly).


#### 3Ô∏è‚É£ UART Communication Layer

Integrate a UART-to-USB interface for external host communication.

Enable reading and writing to CPU memory from a computer.

Implement a communication protocol allowing the PC to send program instructions to be executed on the FPGA system.


#### 4Ô∏è‚É£ Display Engine (VGA Output)

Implement a VGA controller supporting standard video timing.

Generate pixel signals and synchronization pulses at the required frequency.

Map CPU-generated framebuffer data to live screen output.


### ‚å®Ô∏è Interpreter Functionality (Planned Feature)

A command-line interpreter will be developed to support standalone programming directly on the FPGA:

Connect a keyboard to the FPGA.

Type commands/code directly.

Interpreter parses and translates instructions into machine code.

The CPU executes the code in real time.


### Technologies and Tools

Hardware: FPGA board (specify model later)

HDL: SystemVerilog

ISA: RISC-V RV32I

Software: C programming for compiled test programs

Interfaces: UART, VGA, GPIO

### Repository Structure

/src                   ‚Üí RISC-V pipeline implementation

/verif                 ‚Üí Testbenches for individual hardware modules

/src/peripherals       ‚Üí UART, VGA controller, GPIO logic

/software              ‚Üí C test programs and interpreter

/docs                  ‚Üí Documentation and architecture diagrams

### Status
| Stage           | Progress       |
| --------------- | -------------- |
| CPU Design      | üü° In progress |
| FPGA Deployment | ‚è≥ Pending      |
| UART Interface  | ‚è≥ Pending      |
| VGA Engine      | ‚è≥ Pending      |


## Authors

Hila Mashiach

Keren Sharon
# FPGA_BAU - MIPS CPU Pipeline Project

A pipelined MIPS CPU implementation with modular RTL design and comprehensive testbenches.

## Quick Start

### Build System

The project includes automated build scripts for easy compilation and simulation.

**Using Makefile:**
```bash
make run        # Compile and run simulation (CLI mode)
make run-gui    # Compile and run simulation (GUI mode with waveforms)
make compile    # Compile only
make clean      # Clean generated files
```

**Using build script:**
```bash
./build/run_workflow.sh run        # Compile and run simulation (CLI mode)
./build/run_workflow.sh run-gui    # Compile and run simulation (GUI mode)
./build/run_workflow.sh compile    # Compile only
./build/run_workflow.sh clean      # Clean generated files
```

### Manual Commands

If you prefer manual control:
```bash
# Compile
vlog -f verif/alu/alu_list.f

# Run simulation (CLI)
vsim -c alu_tb -do "run -all; quit -f"

# Run simulation (GUI)
vsim alu_tb -do "add wave *; run -all"
```

## Project Structure

```
FPGA_BAU/
‚îú‚îÄ‚îÄ source/          # RTL source files
‚îÇ   ‚îú‚îÄ‚îÄ alu/         # ALU module
‚îÇ   ‚îî‚îÄ‚îÄ common/      # Common packages and macros
‚îú‚îÄ‚îÄ verif/           # Testbenches
‚îÇ   ‚îî‚îÄ‚îÄ alu/         # ALU testbench
‚îú‚îÄ‚îÄ target/          # Generated files (VCD, etc.)
‚îú‚îÄ‚îÄ docs/            # Documentation
‚îú‚îÄ‚îÄ build/           # Build scripts
‚îÇ   ‚îî‚îÄ‚îÄ run_workflow.sh  # Main build script
‚îú‚îÄ‚îÄ Makefile         # Build automation
```

## Documentation

See `docs/components/` for detailed component documentation.
