static int F_1 ( struct V_1 * V_2 )\r\n{\r\nswitch ( V_3 ) {\r\ncase V_4 :\r\nreturn 0 ;\r\ncase V_5 :\r\nreturn V_6 ;\r\ncase V_7 :\r\nreturn V_2 -> V_8 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_2 ( struct V_1 * V_2 )\r\n{\r\nswitch ( V_3 ) {\r\ncase V_4 :\r\nreturn 0 ;\r\ncase V_5 :\r\nreturn 1 ;\r\ncase V_7 :\r\nreturn V_2 -> V_9 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_3 ( struct V_1 * V_2 , int V_10 )\r\n{\r\nstruct V_11 * V_12 ;\r\nstruct V_13 * V_14 = V_2 -> V_15 -> V_16 ;\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nif ( V_10 )\r\nF_5 ( V_12 , V_17 ,\r\nV_18 ) ;\r\nelse\r\nF_6 ( V_12 , V_17 ,\r\nV_18 ) ;\r\n}\r\nV_2 -> V_19 = ! ! V_10 ;\r\n}\r\nstatic void F_7 ( struct V_1 * V_2 , int V_10 )\r\n{\r\nif ( ! V_2 -> V_20 && V_10 )\r\nV_10 = 0 ;\r\nif ( V_2 -> V_19 == V_10 )\r\nreturn;\r\nF_3 ( V_2 , V_10 ) ;\r\n}\r\nstatic void F_8 ( struct V_1 * V_2 , int V_21 )\r\n{\r\nint V_22 = 1 , V_23 = 1 ;\r\nT_1 V_24 ;\r\nT_2 V_25 ;\r\nstruct V_11 * V_12 ;\r\nstruct V_13 * V_14 = V_2 -> V_15 -> V_16 ;\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nF_9 ( V_12 , V_26 , & V_24 ) ;\r\nif ( ! ( V_24 & V_27 ) ) {\r\nV_22 = 0 ;\r\nV_23 = 0 ;\r\nbreak;\r\n}\r\nF_10 ( V_12 , V_17 , & V_25 ) ;\r\nif ( ! ( V_25 & V_18 ) )\r\nV_23 = 0 ;\r\n}\r\nV_2 -> V_19 = V_23 ;\r\nV_2 -> V_9 = V_23 ;\r\nV_2 -> V_20 = ( V_21 ) ? 0 : V_22 ;\r\n}\r\nstatic void F_11 ( struct V_1 * V_2 )\r\n{\r\nint V_28 = 1 ;\r\nT_2 V_25 , V_29 , V_30 [ 8 ] ;\r\nunsigned long V_31 ;\r\nstruct V_11 * V_12 , * V_32 = V_2 -> V_15 ;\r\nstruct V_13 * V_14 = V_32 -> V_16 ;\r\nV_12 = F_12 ( V_14 -> V_33 . V_34 , struct V_11 , V_35 ) ;\r\nF_13 ( ! F_14 ( V_12 ) ) ;\r\nF_10 ( V_12 , V_36 , & V_25 ) ;\r\nif ( ! ( V_25 & V_37 ) )\r\nV_28 = 0 ;\r\nF_10 ( V_32 , V_36 , & V_25 ) ;\r\nif ( ! ( V_25 & V_37 ) )\r\nV_28 = 0 ;\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nF_10 ( V_12 , V_17 , & V_25 ) ;\r\nV_30 [ F_15 ( V_12 -> V_38 ) ] = V_25 ;\r\nif ( V_28 )\r\nV_25 |= V_39 ;\r\nelse\r\nV_25 &= ~ V_39 ;\r\nF_16 ( V_12 , V_17 , V_25 ) ;\r\n}\r\nF_10 ( V_32 , V_17 , & V_25 ) ;\r\nV_29 = V_25 ;\r\nif ( V_28 )\r\nV_25 |= V_39 ;\r\nelse\r\nV_25 &= ~ V_39 ;\r\nF_16 ( V_32 , V_17 , V_25 ) ;\r\nV_25 |= V_40 ;\r\nF_16 ( V_32 , V_17 , V_25 ) ;\r\nV_31 = V_41 ;\r\nfor (; ; ) {\r\nF_10 ( V_32 , V_36 , & V_25 ) ;\r\nif ( ! ( V_25 & V_42 ) )\r\nbreak;\r\nif ( F_17 ( V_41 , V_31 + V_43 ) )\r\nbreak;\r\nF_18 ( 1 ) ;\r\n}\r\nif ( ! ( V_25 & V_42 ) )\r\nreturn;\r\nF_19 ( & V_32 -> V_44 , L_1 ) ;\r\nF_4 (child, &linkbus->devices, bus_list)\r\nF_16 ( V_12 , V_17 ,\r\nV_30 [ F_15 ( V_12 -> V_38 ) ] ) ;\r\nF_16 ( V_32 , V_17 , V_29 ) ;\r\n}\r\nstatic T_1 F_20 ( T_1 V_45 )\r\n{\r\nif ( V_45 == 0x7 )\r\nreturn ( 5 * 1000 ) ;\r\nreturn ( 64 << V_45 ) ;\r\n}\r\nstatic T_1 F_21 ( T_1 V_45 )\r\n{\r\nif ( V_45 == 0x7 )\r\nreturn - 1U ;\r\nreturn ( 64 << V_45 ) ;\r\n}\r\nstatic T_1 F_22 ( T_1 V_45 )\r\n{\r\nif ( V_45 == 0x7 )\r\nreturn ( 65 * 1000 ) ;\r\nreturn ( 1000 << V_45 ) ;\r\n}\r\nstatic T_1 F_23 ( T_1 V_45 )\r\n{\r\nif ( V_45 == 0x7 )\r\nreturn - 1U ;\r\nreturn ( 1000 << V_45 ) ;\r\n}\r\nstatic void F_24 ( struct V_11 * V_15 ,\r\nstruct V_46 * V_47 )\r\n{\r\nT_2 V_25 ;\r\nT_1 V_24 ;\r\nF_9 ( V_15 , V_26 , & V_24 ) ;\r\nV_47 -> V_48 = ( V_24 & V_49 ) >> 10 ;\r\nV_47 -> V_50 = ( V_24 & V_51 ) >> 12 ;\r\nV_47 -> V_52 = ( V_24 & V_53 ) >> 15 ;\r\nF_10 ( V_15 , V_17 , & V_25 ) ;\r\nV_47 -> V_23 = V_25 & V_54 ;\r\n}\r\nstatic void F_25 ( struct V_11 * V_55 )\r\n{\r\nT_1 V_56 , V_57 = 0 ;\r\nstruct V_58 * V_59 ;\r\nstruct V_1 * V_2 ;\r\nif ( ( V_55 -> V_60 != V_61 ) &&\r\n( V_55 -> V_60 != V_62 ) )\r\nreturn;\r\nV_2 = V_55 -> V_63 -> V_64 -> V_65 ;\r\nV_59 = & V_2 -> V_59 [ F_15 ( V_55 -> V_38 ) ] ;\r\nwhile ( V_2 ) {\r\nif ( ( V_2 -> V_66 & V_67 ) &&\r\n( V_2 -> V_68 . V_69 > V_59 -> V_69 ) )\r\nV_2 -> V_66 &= ~ V_67 ;\r\nif ( ( V_2 -> V_66 & V_70 ) &&\r\n( V_2 -> V_71 . V_69 > V_59 -> V_69 ) )\r\nV_2 -> V_66 &= ~ V_70 ;\r\nV_56 = F_26 ( T_1 , V_2 -> V_68 . V_72 , V_2 -> V_71 . V_72 ) ;\r\nif ( ( V_2 -> V_66 & V_73 ) &&\r\n( V_56 + V_57 > V_59 -> V_72 ) )\r\nV_2 -> V_66 &= ~ V_73 ;\r\nV_57 += 1000 ;\r\nV_2 = V_2 -> V_32 ;\r\n}\r\n}\r\nstatic void F_27 ( struct V_1 * V_2 , int V_21 )\r\n{\r\nstruct V_11 * V_12 , * V_32 = V_2 -> V_15 ;\r\nstruct V_13 * V_14 = V_32 -> V_16 ;\r\nstruct V_46 V_74 , V_75 ;\r\nif ( V_21 ) {\r\nV_2 -> V_76 = V_6 ;\r\nV_2 -> V_77 = V_6 ;\r\nreturn;\r\n}\r\nF_11 ( V_2 ) ;\r\nF_24 ( V_32 , & V_74 ) ;\r\nV_12 = F_12 ( V_14 -> V_33 . V_34 , struct V_11 , V_35 ) ;\r\nF_24 ( V_12 , & V_75 ) ;\r\nif ( V_75 . V_48 & V_74 . V_48 & V_78 )\r\nV_2 -> V_79 |= V_80 ;\r\nif ( V_75 . V_23 & V_78 )\r\nV_2 -> V_76 |= V_67 ;\r\nif ( V_74 . V_23 & V_78 )\r\nV_2 -> V_76 |= V_70 ;\r\nV_2 -> V_68 . V_69 = F_20 ( V_74 . V_50 ) ;\r\nV_2 -> V_71 . V_69 = F_20 ( V_75 . V_50 ) ;\r\nif ( V_74 . V_48 & V_75 . V_48 & V_81 )\r\nV_2 -> V_79 |= V_73 ;\r\nif ( V_74 . V_23 & V_75 . V_23 & V_81 )\r\nV_2 -> V_76 |= V_73 ;\r\nV_2 -> V_68 . V_72 = F_22 ( V_74 . V_52 ) ;\r\nV_2 -> V_71 . V_72 = F_22 ( V_75 . V_52 ) ;\r\nV_2 -> V_8 = V_2 -> V_76 ;\r\nV_2 -> V_66 = V_2 -> V_79 ;\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nif ( F_28 ( V_12 ) == V_82 ) {\r\nV_2 -> V_77 = V_6 ;\r\nbreak;\r\n}\r\n}\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nT_1 V_24 , V_45 ;\r\nstruct V_58 * V_59 =\r\n& V_2 -> V_59 [ F_15 ( V_12 -> V_38 ) ] ;\r\nif ( F_28 ( V_12 ) != V_83 &&\r\nF_28 ( V_12 ) != V_84 )\r\ncontinue;\r\nF_9 ( V_12 , V_85 , & V_24 ) ;\r\nV_45 = ( V_24 & V_86 ) >> 6 ;\r\nV_59 -> V_69 = F_21 ( V_45 ) ;\r\nV_45 = ( V_24 & V_87 ) >> 9 ;\r\nV_59 -> V_72 = F_23 ( V_45 ) ;\r\nF_25 ( V_12 ) ;\r\n}\r\n}\r\nstatic void F_29 ( struct V_11 * V_15 , T_1 V_88 )\r\n{\r\nF_30 ( V_15 , V_17 ,\r\nV_54 , V_88 ) ;\r\n}\r\nstatic void F_31 ( struct V_1 * V_2 , T_1 V_89 )\r\n{\r\nT_1 V_90 = 0 , V_91 = 0 ;\r\nstruct V_11 * V_12 , * V_32 = V_2 -> V_15 ;\r\nstruct V_13 * V_14 = V_32 -> V_16 ;\r\nV_89 &= ( V_2 -> V_66 & ~ V_2 -> V_77 ) ;\r\nif ( V_2 -> V_76 == V_89 )\r\nreturn;\r\nif ( V_89 & V_67 )\r\nV_91 |= V_92 ;\r\nif ( V_89 & V_70 )\r\nV_90 |= V_92 ;\r\nif ( V_89 & V_73 ) {\r\nV_90 |= V_93 ;\r\nV_91 |= V_93 ;\r\n}\r\nif ( V_89 & V_73 )\r\nF_29 ( V_32 , V_90 ) ;\r\nF_4 (child, &linkbus->devices, bus_list)\r\nF_29 ( V_12 , V_91 ) ;\r\nif ( ! ( V_89 & V_73 ) )\r\nF_29 ( V_32 , V_90 ) ;\r\nV_2 -> V_76 = V_89 ;\r\n}\r\nstatic void F_32 ( struct V_1 * V_2 )\r\n{\r\nwhile ( V_2 ) {\r\nF_31 ( V_2 , F_1 ( V_2 ) ) ;\r\nV_2 = V_2 -> V_32 ;\r\n}\r\n}\r\nstatic void F_33 ( struct V_1 * V_2 )\r\n{\r\nV_2 -> V_15 -> V_65 = NULL ;\r\nF_34 ( V_2 ) ;\r\n}\r\nstatic int F_35 ( struct V_11 * V_15 )\r\n{\r\nstruct V_11 * V_12 ;\r\nT_1 V_24 ;\r\nF_4 (child, &pdev->subordinate->devices, bus_list) {\r\nif ( ! F_14 ( V_12 ) )\r\nreturn - V_94 ;\r\nif ( V_95 )\r\ncontinue;\r\nF_9 ( V_12 , V_85 , & V_24 ) ;\r\nif ( ! ( V_24 & V_96 ) && ! V_97 ) {\r\nF_36 ( & V_12 -> V_44 , L_2 ) ;\r\nreturn - V_94 ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nstatic struct V_1 * F_37 ( struct V_11 * V_15 )\r\n{\r\nstruct V_1 * V_2 ;\r\nV_2 = F_38 ( sizeof( * V_2 ) , V_98 ) ;\r\nif ( ! V_2 )\r\nreturn NULL ;\r\nF_39 ( & V_2 -> V_99 ) ;\r\nF_39 ( & V_2 -> V_100 ) ;\r\nF_39 ( & V_2 -> V_2 ) ;\r\nV_2 -> V_15 = V_15 ;\r\nif ( F_28 ( V_15 ) == V_101 ) {\r\nstruct V_1 * V_32 ;\r\nV_32 = V_15 -> V_63 -> V_32 -> V_64 -> V_65 ;\r\nif ( ! V_32 ) {\r\nF_34 ( V_2 ) ;\r\nreturn NULL ;\r\n}\r\nV_2 -> V_32 = V_32 ;\r\nF_40 ( & V_2 -> V_2 , & V_32 -> V_100 ) ;\r\n}\r\nif ( ! V_2 -> V_32 )\r\nV_2 -> V_102 = V_2 ;\r\nelse\r\nV_2 -> V_102 = V_2 -> V_32 -> V_102 ;\r\nF_40 ( & V_2 -> V_99 , & V_103 ) ;\r\nV_15 -> V_65 = V_2 ;\r\nreturn V_2 ;\r\n}\r\nvoid F_41 ( struct V_11 * V_15 )\r\n{\r\nstruct V_1 * V_2 ;\r\nint V_21 = ! ! F_35 ( V_15 ) ;\r\nif ( ! V_104 )\r\nreturn;\r\nif ( ! F_14 ( V_15 ) || V_15 -> V_65 )\r\nreturn;\r\nif ( F_28 ( V_15 ) != V_105 &&\r\nF_28 ( V_15 ) != V_101 )\r\nreturn;\r\nif ( F_28 ( V_15 ) == V_105 &&\r\nV_15 -> V_63 -> V_64 )\r\nreturn;\r\nF_42 ( & V_106 ) ;\r\nif ( F_43 ( & V_15 -> V_16 -> V_33 ) )\r\ngoto V_107;\r\nF_44 ( & V_108 ) ;\r\nV_2 = F_37 ( V_15 ) ;\r\nif ( ! V_2 )\r\ngoto V_109;\r\nF_27 ( V_2 , V_21 ) ;\r\nF_8 ( V_2 , V_21 ) ;\r\nif ( V_3 != V_5 ) {\r\nF_32 ( V_2 ) ;\r\nF_7 ( V_2 , F_2 ( V_2 ) ) ;\r\n}\r\nV_109:\r\nF_45 ( & V_108 ) ;\r\nV_107:\r\nF_46 ( & V_106 ) ;\r\n}\r\nstatic void F_47 ( struct V_1 * V_102 )\r\n{\r\nstruct V_1 * V_2 ;\r\nF_13 ( V_102 -> V_32 ) ;\r\nF_4 (link, &link_list, sibling) {\r\nif ( V_2 -> V_102 != V_102 )\r\ncontinue;\r\nV_2 -> V_66 = V_2 -> V_79 ;\r\n}\r\nF_4 (link, &link_list, sibling) {\r\nstruct V_11 * V_12 ;\r\nstruct V_13 * V_14 = V_2 -> V_15 -> V_16 ;\r\nif ( V_2 -> V_102 != V_102 )\r\ncontinue;\r\nF_4 (child, &linkbus->devices, bus_list) {\r\nif ( ( F_28 ( V_12 ) != V_83 ) &&\r\n( F_28 ( V_12 ) != V_84 ) )\r\ncontinue;\r\nF_25 ( V_12 ) ;\r\n}\r\n}\r\n}\r\nvoid F_48 ( struct V_11 * V_15 )\r\n{\r\nstruct V_11 * V_32 = V_15 -> V_63 -> V_64 ;\r\nstruct V_1 * V_2 , * V_102 , * V_110 ;\r\nif ( ! V_32 || ! V_32 -> V_65 )\r\nreturn;\r\nF_42 ( & V_106 ) ;\r\nF_44 ( & V_108 ) ;\r\nif ( ! F_49 ( & V_15 -> V_35 , & V_32 -> V_16 -> V_33 ) )\r\ngoto V_107;\r\nV_2 = V_32 -> V_65 ;\r\nV_102 = V_2 -> V_102 ;\r\nV_110 = V_2 -> V_32 ;\r\nF_31 ( V_2 , 0 ) ;\r\nF_50 ( & V_2 -> V_99 ) ;\r\nF_50 ( & V_2 -> V_2 ) ;\r\nF_33 ( V_2 ) ;\r\nif ( V_110 ) {\r\nF_47 ( V_102 ) ;\r\nF_32 ( V_110 ) ;\r\n}\r\nV_107:\r\nF_45 ( & V_108 ) ;\r\nF_46 ( & V_106 ) ;\r\n}\r\nvoid F_51 ( struct V_11 * V_15 )\r\n{\r\nstruct V_1 * V_2 = V_15 -> V_65 ;\r\nif ( V_95 || ! F_14 ( V_15 ) || ! V_2 )\r\nreturn;\r\nif ( ( F_28 ( V_15 ) != V_105 ) &&\r\n( F_28 ( V_15 ) != V_101 ) )\r\nreturn;\r\nF_42 ( & V_106 ) ;\r\nF_44 ( & V_108 ) ;\r\nF_47 ( V_2 -> V_102 ) ;\r\nF_32 ( V_2 ) ;\r\nF_45 ( & V_108 ) ;\r\nF_46 ( & V_106 ) ;\r\n}\r\nvoid F_52 ( struct V_11 * V_15 )\r\n{\r\nstruct V_1 * V_2 = V_15 -> V_65 ;\r\nif ( V_95 || ! F_14 ( V_15 ) || ! V_2 )\r\nreturn;\r\nif ( V_3 != V_5 )\r\nreturn;\r\nif ( ( F_28 ( V_15 ) != V_105 ) &&\r\n( F_28 ( V_15 ) != V_101 ) )\r\nreturn;\r\nF_42 ( & V_106 ) ;\r\nF_44 ( & V_108 ) ;\r\nF_32 ( V_2 ) ;\r\nF_7 ( V_2 , F_2 ( V_2 ) ) ;\r\nF_45 ( & V_108 ) ;\r\nF_46 ( & V_106 ) ;\r\n}\r\nstatic void F_53 ( struct V_11 * V_15 , int V_89 , bool V_111 ,\r\nbool V_112 )\r\n{\r\nstruct V_11 * V_32 = V_15 -> V_63 -> V_64 ;\r\nstruct V_1 * V_2 ;\r\nif ( ! F_14 ( V_15 ) )\r\nreturn;\r\nif ( F_28 ( V_15 ) == V_105 ||\r\nF_28 ( V_15 ) == V_101 )\r\nV_32 = V_15 ;\r\nif ( ! V_32 || ! V_32 -> V_65 )\r\nreturn;\r\nif ( V_95 && ! V_112 ) {\r\nF_54 ( & V_15 -> V_44 , L_3 ) ;\r\nreturn;\r\n}\r\nif ( V_111 )\r\nF_42 ( & V_106 ) ;\r\nF_44 ( & V_108 ) ;\r\nV_2 = V_32 -> V_65 ;\r\nif ( V_89 & V_78 )\r\nV_2 -> V_77 |= V_80 ;\r\nif ( V_89 & V_81 )\r\nV_2 -> V_77 |= V_73 ;\r\nF_31 ( V_2 , F_1 ( V_2 ) ) ;\r\nif ( V_89 & V_113 ) {\r\nV_2 -> V_20 = 0 ;\r\nF_7 ( V_2 , 0 ) ;\r\n}\r\nF_45 ( & V_108 ) ;\r\nif ( V_111 )\r\nF_46 ( & V_106 ) ;\r\n}\r\nvoid F_55 ( struct V_11 * V_15 , int V_89 )\r\n{\r\nF_53 ( V_15 , V_89 , false , false ) ;\r\n}\r\nvoid F_56 ( struct V_11 * V_15 , int V_89 )\r\n{\r\nF_53 ( V_15 , V_89 , true , false ) ;\r\n}\r\nvoid F_57 ( struct V_13 * V_63 )\r\n{\r\nstruct V_11 * V_12 ;\r\nif ( V_97 )\r\nreturn;\r\nF_4 (child, &bus->devices, bus_list) {\r\nF_53 ( V_12 , V_78 |\r\nV_81 |\r\nV_113 ,\r\nfalse , true ) ;\r\n}\r\n}\r\nstatic int F_58 ( const char * V_88 , struct V_114 * V_115 )\r\n{\r\nint V_116 ;\r\nstruct V_1 * V_2 ;\r\nif ( V_95 )\r\nreturn - V_117 ;\r\nfor ( V_116 = 0 ; V_116 < F_59 ( V_118 ) ; V_116 ++ )\r\nif ( ! strncmp ( V_88 , V_118 [ V_116 ] , strlen ( V_118 [ V_116 ] ) ) )\r\nbreak;\r\nif ( V_116 >= F_59 ( V_118 ) )\r\nreturn - V_94 ;\r\nif ( V_116 == V_3 )\r\nreturn 0 ;\r\nF_42 ( & V_106 ) ;\r\nF_44 ( & V_108 ) ;\r\nV_3 = V_116 ;\r\nF_4 (link, &link_list, sibling) {\r\nF_31 ( V_2 , F_1 ( V_2 ) ) ;\r\nF_7 ( V_2 , F_2 ( V_2 ) ) ;\r\n}\r\nF_45 ( & V_108 ) ;\r\nF_46 ( & V_106 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_60 ( char * V_119 , struct V_114 * V_115 )\r\n{\r\nint V_116 , V_120 = 0 ;\r\nfor ( V_116 = 0 ; V_116 < F_59 ( V_118 ) ; V_116 ++ )\r\nif ( V_116 == V_3 )\r\nV_120 += sprintf ( V_119 + V_120 , L_4 , V_118 [ V_116 ] ) ;\r\nelse\r\nV_120 += sprintf ( V_119 + V_120 , L_5 , V_118 [ V_116 ] ) ;\r\nreturn V_120 ;\r\n}\r\nstatic T_3 F_61 ( struct V_121 * V_44 ,\r\nstruct V_122 * V_123 ,\r\nchar * V_124 )\r\n{\r\nstruct V_11 * V_125 = F_62 ( V_44 ) ;\r\nstruct V_1 * V_65 = V_125 -> V_65 ;\r\nreturn sprintf ( V_124 , L_6 , V_65 -> V_76 ) ;\r\n}\r\nstatic T_3 F_63 ( struct V_121 * V_44 ,\r\nstruct V_122 * V_123 ,\r\nconst char * V_124 ,\r\nT_4 V_126 )\r\n{\r\nstruct V_11 * V_15 = F_62 ( V_44 ) ;\r\nstruct V_1 * V_2 , * V_102 = V_15 -> V_65 -> V_102 ;\r\nT_1 V_88 = V_124 [ 0 ] - '0' , V_89 = 0 ;\r\nif ( V_95 )\r\nreturn - V_117 ;\r\nif ( V_126 < 1 || V_88 > 3 )\r\nreturn - V_94 ;\r\nif ( V_88 & V_78 )\r\nV_89 |= V_80 ;\r\nif ( V_88 & V_81 )\r\nV_89 |= V_73 ;\r\nF_42 ( & V_106 ) ;\r\nF_44 ( & V_108 ) ;\r\nF_4 (link, &link_list, sibling) {\r\nif ( V_2 -> V_102 != V_102 )\r\ncontinue;\r\nF_31 ( V_2 , V_89 ) ;\r\n}\r\nF_45 ( & V_108 ) ;\r\nF_46 ( & V_106 ) ;\r\nreturn V_126 ;\r\n}\r\nstatic T_3 F_64 ( struct V_121 * V_44 ,\r\nstruct V_122 * V_123 ,\r\nchar * V_124 )\r\n{\r\nstruct V_11 * V_125 = F_62 ( V_44 ) ;\r\nstruct V_1 * V_65 = V_125 -> V_65 ;\r\nreturn sprintf ( V_124 , L_6 , V_65 -> V_19 ) ;\r\n}\r\nstatic T_3 F_65 ( struct V_121 * V_44 ,\r\nstruct V_122 * V_123 ,\r\nconst char * V_124 ,\r\nT_4 V_126 )\r\n{\r\nstruct V_11 * V_15 = F_62 ( V_44 ) ;\r\nint V_89 ;\r\nif ( V_126 < 1 )\r\nreturn - V_94 ;\r\nV_89 = V_124 [ 0 ] - '0' ;\r\nF_42 ( & V_106 ) ;\r\nF_44 ( & V_108 ) ;\r\nF_3 ( V_15 -> V_65 , ! ! V_89 ) ;\r\nF_45 ( & V_108 ) ;\r\nF_46 ( & V_106 ) ;\r\nreturn V_126 ;\r\n}\r\nvoid F_66 ( struct V_11 * V_15 )\r\n{\r\nstruct V_1 * V_65 = V_15 -> V_65 ;\r\nif ( ! F_14 ( V_15 ) ||\r\n( F_28 ( V_15 ) != V_105 &&\r\nF_28 ( V_15 ) != V_101 ) || ! V_65 )\r\nreturn;\r\nif ( V_65 -> V_79 )\r\nF_67 ( & V_15 -> V_44 . V_127 ,\r\n& V_128 . V_123 , V_129 ) ;\r\nif ( V_65 -> V_20 )\r\nF_67 ( & V_15 -> V_44 . V_127 ,\r\n& V_130 . V_123 , V_129 ) ;\r\n}\r\nvoid F_68 ( struct V_11 * V_15 )\r\n{\r\nstruct V_1 * V_65 = V_15 -> V_65 ;\r\nif ( ! F_14 ( V_15 ) ||\r\n( F_28 ( V_15 ) != V_105 &&\r\nF_28 ( V_15 ) != V_101 ) || ! V_65 )\r\nreturn;\r\nif ( V_65 -> V_79 )\r\nF_69 ( & V_15 -> V_44 . V_127 ,\r\n& V_128 . V_123 , V_129 ) ;\r\nif ( V_65 -> V_20 )\r\nF_69 ( & V_15 -> V_44 . V_127 ,\r\n& V_130 . V_123 , V_129 ) ;\r\n}\r\nstatic int T_5 F_70 ( char * V_131 )\r\n{\r\nif ( ! strcmp ( V_131 , L_7 ) ) {\r\nV_3 = V_7 ;\r\nV_95 = 1 ;\r\nV_104 = false ;\r\nF_71 ( V_132 L_8 ) ;\r\n} else if ( ! strcmp ( V_131 , L_9 ) ) {\r\nV_97 = 1 ;\r\nF_71 ( V_132 L_10 ) ;\r\n}\r\nreturn 1 ;\r\n}\r\nvoid F_72 ( void )\r\n{\r\nif ( ! V_97 ) {\r\nV_3 = V_7 ;\r\nV_95 = 1 ;\r\n}\r\n}\r\nbool F_73 ( void )\r\n{\r\nreturn V_104 ;\r\n}
