// Seed: 370155415
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_2();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  id_4(
      .id_0(-1)
  ); module_0(
      id_3, id_3, id_2, id_3, id_3, id_2, id_3
  );
endmodule
module module_2;
  initial begin
    id_1 = 1;
  end
  wor   id_2;
  uwire id_4;
  assign id_2 = id_4;
  initial begin
    id_4 = 1;
  end
  wor id_5 = 1'b0;
endmodule
