Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 5b26520a14574c6ea78df8d7f3565bb4 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot UART_behav xil_defaultlib.UART -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(doa_reg=1,do...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(doa_reg=1,dob_reg=1,re...]
Compiling architecture structure of entity xil_defaultlib.uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper [uart_buffer_mem_blk_mem_gen_0_0_...]
Compiling architecture structure of entity xil_defaultlib.uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_prim_width [uart_buffer_mem_blk_mem_gen_0_0_...]
Compiling architecture structure of entity xil_defaultlib.uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_generic_cstr [uart_buffer_mem_blk_mem_gen_0_0_...]
Compiling architecture structure of entity xil_defaultlib.uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_top [uart_buffer_mem_blk_mem_gen_0_0_...]
Compiling architecture structure of entity xil_defaultlib.uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_v8_3_6_synth [uart_buffer_mem_blk_mem_gen_0_0_...]
Compiling architecture structure of entity xil_defaultlib.uart_buffer_mem_blk_mem_gen_0_0_blk_mem_gen_v8_3_6 [uart_buffer_mem_blk_mem_gen_0_0_...]
Compiling architecture structure of entity xil_defaultlib.uart_buffer_mem_blk_mem_gen_0_0 [uart_buffer_mem_blk_mem_gen_0_0_...]
Compiling architecture structure of entity xil_defaultlib.uart_buffer_mem [uart_buffer_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.uart
Built simulation snapshot UART_behav
