This directory contains the files necessary to build and run the test environments for the TTL implementation of the K12 processor.

Each test environment is a Verilog testbench module, which writes a comma-separated values (CSV) dump of the inputs and outputs tested to standard output.
