Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to C:\GIT\Chilipepper\Labs\Lab_4\EDK\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\GIT\Chilipepper\Labs\Lab_4\EDK\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" Line 1173: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" Line 1234: Net <axi_interconnect_1_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" Line 1245: Net <axi_interconnect_1_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <adc_driver_axiw_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
    Set property "BOX_TYPE = user_black_box" for instance <mcu_axiw_0>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_gpio_led>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_uartlite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <rx_axiw_0>.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA0_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA1_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <I2C0_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <I2C0_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <I2C0_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <I2C0_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA0_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA0_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA0_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA1_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA1_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA1_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <FCLK_CLK3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <FCLK_CLK1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <FCLK_RESET3_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 1360: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <M_AXI_AWQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <M_AXI_WID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <M_AXI_ARQOS> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2084: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT3> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2341: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2370: Output port <IP2INTC_Irpt> of the instance <axi_gpio_led> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\GIT\Chilipepper\Labs\Lab_4\EDK\hdl\system.vhd" line 2400: Output port <Interrupt> of the instance <axi_uartlite_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi_interconnect_1_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_adc_driver_axiw_0_wrapper.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <../implementation/system_mcu_axiw_0_wrapper.ngc>.
Reading core <../implementation/system_axi_uartlite_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/system_rx_axiw_0_wrapper.ngc>.
Reading core <../implementation/system_axi_gpio_led_wrapper.ngc>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_adc_driver_axiw_0_wrapper> for timing and area information for instance <adc_driver_axiw_0>.
Loading core <system_mcu_axiw_0_wrapper> for timing and area information for instance <mcu_axiw_0>.
Loading core <system_axi_uartlite_0_wrapper> for timing and area information for instance <axi_uartlite_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system_rx_axiw_0_wrapper> for timing and area information for instance <rx_axiw_0>.
Loading core <system_axi_gpio_led_wrapper> for timing and area information for instance <axi_gpio_led>.
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 in unit U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 of type RAMB36 has been replaced by RAMB36E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB_pin>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK_pin>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB_pin>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_uartlite_0> is equivalent to the following FF/Latch : <axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_1> is equivalent to the following 2 FFs/Latches : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 
INFO:Xst:2260 - The FF/Latch <axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_uartlite_0> is equivalent to the following FF/Latch : <axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_0_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi_interconnect_1> is equivalent to the following 2 FFs/Latches : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_2> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1437
#      GND                         : 23
#      INV                         : 123
#      LUT1                        : 91
#      LUT2                        : 121
#      LUT3                        : 110
#      LUT4                        : 218
#      LUT5                        : 101
#      LUT6                        : 237
#      MUXCY                       : 86
#      MUXCY_L                     : 93
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 62
#      MUXF8                       : 2
#      VCC                         : 21
#      XORCY                       : 146
# FlipFlops/Latches                : 806
#      FD                          : 117
#      FDC                         : 27
#      FDCE                        : 16
#      FDE                         : 138
#      FDP                         : 27
#      FDR                         : 176
#      FDRE                        : 270
#      FDS                         : 27
#      FDSE                        : 7
#      LDC                         : 1
# RAMS                             : 7
#      RAMB18E1                    : 1
#      RAMB36E1                    : 6
# Shift Registers                  : 86
#      SRL16                       : 24
#      SRL16E                      : 1
#      SRLC16E                     : 24
#      SRLC32E                     : 37
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 31
#      IBUF                        : 19
#      IOBUF                       : 2
#      OBUF                        : 10
# Others                           : 3
#      BSCANE2                     : 1
#      PLLE2_ADV                   : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:             806  out of  106400     0%  
 Number of Slice LUTs:                 1087  out of  53200     2%  
    Number used as Logic:              1001  out of  53200     1%  
    Number used as Memory:               86  out of  17400     0%  
       Number used as SRL:               86

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1449
   Number with an unused Flip Flop:     643  out of   1449    44%  
   Number with an unused LUT:           362  out of   1449    24%  
   Number of fully used LUT-FF pairs:   444  out of   1449    30%  
   Number of unique control sets:       133

IO Utilization: 
 Number of IOs:                         158
 Number of bonded IOBs:                  31  out of    200    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                7  out of    140     5%  
    Number using Block RAM only:          7
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                        | Clock buffer(FF name)                                                                                                                                                                                                                                                                                                                                                               | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0_pll_pin                                                                                                                                                                                           | PLLE2_ADV:CLKOUT1                                                                                                                                                                                                                                                                                                                                                                   | 111   |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>                                                                                                                                                    | BUFG                                                                                                                                                                                                                                                                                                                                                                                | 421   |
clock_generator_0_pll_pin                                                                                                                                                                                           | PLLE2_ADV:CLKOUT2                                                                                                                                                                                                                                                                                                                                                                   | 259   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                | BUFG                                                                                                                                                                                                                                                                                                                                                                                | 138   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT                                                                                                                                        | NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                                                                                                                                           | 1     |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/CONTROL0<13>(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                            | NONE(*)(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                                                                    | 1     |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 1     |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 1     |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 1     |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 1     |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)| 1     |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)| 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                                     | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N11(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 186   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N11(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 186   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N11(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 186   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N11(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 186   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N11(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)| 186   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N11(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_VCC:P)| NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)| 186   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/XST_GND:G) | NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36)| 108   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/XST_GND:G) | NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36)| 108   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/XST_GND:G) | NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36)| 108   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/XST_GND:G) | NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36)| 108   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/XST_GND:G) | NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36)| 108   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/XST_GND:G) | NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)| 108   |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_ECR_glue_set(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/XST_VCC:P)                                                                                                                                                                                                                                                                                        | NONE(rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36)| 36    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.793ns (Maximum Frequency: 208.624MHz)
   Minimum input arrival time before clock: 3.194ns
   Maximum output required time after clock: 3.612ns
   Maximum combinational path delay: 0.000ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0_pll_pin'
  Clock period: 1.715ns (frequency: 583.090MHz)
  Total number of paths / destination ports: 1500 / 581
-------------------------------------------------------------------------
Delay:               1.715ns (Levels of Logic = 26)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clock_generator_0_pll_pin rising
  Destination Clock: clock_generator_0_pll_pin rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            1   0.282   0.399  sec_inst (sec_net)
     SEC:in->out           1   0.067   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.291   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.015   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.320   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      1.715ns (1.316ns logic, 0.399ns route)
                                       (76.7% logic, 23.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 4.793ns (frequency: 208.624MHz)
  Total number of paths / destination ports: 8150 / 879
-------------------------------------------------------------------------
Delay:               4.793ns (Levels of Logic = 9)
  Source:            axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:       axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             63   0.282   0.794  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i)
     LUT4:I0->O            1   0.053   0.739  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid<1>1 (M_AXI_ARVALID<1>)
     end scope: 'axi_interconnect_1:M_AXI_ARVALID<1>'
     begin scope: 'mcu_axiw_0:s_axi_arvalid'
     LUT6:I0->O           25   0.053   0.786  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0653_inv1 (s_axi_arready)
     end scope: 'mcu_axiw_0:s_axi_arready'
     begin scope: 'axi_interconnect_1:M_AXI_ARREADY<1>'
     LUT4:I0->O            1   0.053   0.739  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l_SW0_SW3 (N29)
     LUT6:I0->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           2   0.214   0.419  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_arready_mux_inst/o_i)
     LUT6:I5->O            2   0.053   0.491  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/out1 (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_arready)
     LUT5:I3->O            2   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set)
     FDR:D                     0.011          axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ----------------------------------------
    Total                      4.793ns (0.825ns logic, 3.968ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 4.734ns (frequency: 211.238MHz)
  Total number of paths / destination ports: 2211 / 281
-------------------------------------------------------------------------
Delay:               4.734ns (Levels of Logic = 5)
  Source:            rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:       rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    1   2.454   0.485  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data(12))
     LUT3:I1->O            1   0.053   0.602  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_8 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_8)
     LUT6:I3->O            1   0.053   0.485  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly(3)1 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.053   0.485  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila:CONTROL<3>'
     begin scope: 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn:CONTROL0<3>'
     LUT6:I4->O            1   0.053   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.011          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      4.734ns (2.677ns logic, 2.057ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT'
  Clock period: 1.172ns (frequency: 853.242MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.172ns (Levels of Logic = 1)
  Source:            rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising
  Destination Clock: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising

  Data Path: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD to rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.282   0.413  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.067   0.399  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.011          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.172ns (0.360ns logic, 0.812ns route)
                                       (30.7% logic, 69.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0_pll_pin'
  Total number of paths / destination ports: 47 / 47
-------------------------------------------------------------------------
Offset:              2.558ns (Levels of Logic = 4)
  Source:            rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: clock_generator_0_pll_pin rising 0.5X

  Data Path: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.427  U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.053   0.788  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.053   0.440  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE (CONTROL0<5>)
     end scope: 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn:CONTROL0<5>'
     begin scope: 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila:CONTROL<5>'
     LUT2:I1->O            4   0.053   0.419  U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR (U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR)
     FDCE:CLR                  0.325          U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    ----------------------------------------
    Total                      2.558ns (0.484ns logic, 2.074ns route)
                                       (18.9% logic, 81.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 432 / 258
-------------------------------------------------------------------------
Offset:              2.663ns (Levels of Logic = 5)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RREADY (PAD)
  Destination:       mcu_axiw_0/mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_linear_addr_i_7 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RREADY to mcu_axiw_0/mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_linear_addr_i_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0RREADY     12   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_RREADY)
     end scope: 'processing_system7_0:M_AXI_GP0_RREADY'
     begin scope: 'axi_interconnect_1:S_AXI_RREADY<0>'
     LUT5:I4->O            6   0.053   0.635  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_rready<1>1 (M_AXI_RREADY<1>)
     end scope: 'axi_interconnect_1:M_AXI_RREADY<1>'
     begin scope: 'mcu_axiw_0:s_axi_rready'
     LUT3:I0->O            6   0.053   0.758  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv2 (mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv3)
     LUT6:I1->O            5   0.053   0.426  mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv4 (mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/_n0675_inv)
     FDRE:CE                   0.200          mcu_axiw_0/sysgen_dut/mcu_x0/edk_processor_017753ff76/memmap/read_linear_addr_i_7
    ----------------------------------------
    Total                      2.663ns (0.844ns logic, 1.819ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 161 / 151
-------------------------------------------------------------------------
Offset:              3.194ns (Levels of Logic = 5)
  Source:            rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE (FF)
  Destination Clock: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.427  U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.053   0.788  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           20   0.053   0.610  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (CONTROL0<14>)
     end scope: 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn:CONTROL0<14>'
     begin scope: 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila:CONTROL<14>'
     LUT2:I0->O            1   0.053   0.413  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_OR_RST_RD_ROW_WIDE (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide_rst)
     LUT2:I1->O            4   0.053   0.419  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst)
     FDRE:R                    0.325          U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE
    ----------------------------------------
    Total                      3.194ns (0.537ns logic, 2.657ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.196ns (Levels of Logic = 1)
  Source:            rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT rising

  Data Path: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SEL            2   0.000   0.405  U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.067   0.399  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.325          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.196ns (0.392ns logic, 0.804ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0_pll_pin'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 3)
  Source:            sec_inst (FF)
  Destination:       adc_driver_axiw_0_blinky_adc_driver_pin (PAD)
  Source Clock:      clock_generator_0_pll_pin rising

  Data Path: sec_inst to adc_driver_axiw_0_blinky_adc_driver_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            1   0.282   0.399  sec_inst (sec_net)
     end scope: 'adc_driver_axiw_0/adc_driver_axiw_0/sysgen_dut/adc_driver_x0/blinky_fab3b312e2/led_counter/comp0.core_instance0/blk00000001:Q(24)'
     end scope: 'adc_driver_axiw_0/adc_driver_axiw_0/sysgen_dut/adc_driver_x0/blinky_fab3b312e2/led_counter/comp0.core_instance0:q<24>'
     end scope: 'adc_driver_axiw_0:blinky_adc_driver'
     OBUF:I->O                 0.000          adc_driver_axiw_0_blinky_adc_driver_pin_OBUF (adc_driver_axiw_0_blinky_adc_driver_pin)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 258 / 74
-------------------------------------------------------------------------
Offset:              3.612ns (Levels of Logic = 7)
  Source:            axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_uartlite_0/axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0WREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              22   0.282   0.861  axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (axi_uartlite_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg)
     LUT5:I0->O            6   0.053   0.518  axi_uartlite_0/UARTLITE_CORE_I/ip2bus_wrack<0>1 (S_AXI_WREADY)
     end scope: 'axi_uartlite_0:S_AXI_WREADY'
     begin scope: 'axi_interconnect_1:M_AXI_WREADY<3>'
     LUT3:I1->O            1   0.053   0.635  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3_SW1 (N51)
     LUT6:I2->O            1   0.053   0.000  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l3 (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF7:I0->O           2   0.214   0.491  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst (axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I3->O            1   0.053   0.399  axi_interconnect_1/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1 (DEBUG_SF_CB_WDATACONTROL<1>)
     end scope: 'axi_interconnect_1:S_AXI_WREADY<0>'
     begin scope: 'processing_system7_0:M_AXI_GP0_WREADY'
    PS7:MAXIGP0WREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      3.612ns (0.708ns logic, 2.904ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 0)
  Source:            rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg (FF)
  Destination:       rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/U_TDO_reg to rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.282   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCANE2:TDO                0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_ZQ.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock_generator_0_pll_pin
----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0_pll_pin                                                                           |    2.179|         |         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.010|         |         |         |
----------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0_pll_pin                                       |    0.948|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    4.793|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/CONTROL0<13>
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clock_generator_0_pll_pin|         |         |    1.142|         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0_pll_pin                                                                                                                                                                                           |    2.658|         |         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/CONTROL0<13>                                                                                                                                          |         |    2.728|         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                                                |    4.734|         |         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT                                                                                                                                        |    1.532|         |         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/N0|    4.695|         |         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/N0|    4.662|         |         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/N0|    4.917|         |         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/N0|    4.884|         |         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/N0|    4.767|         |         |         |
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_ila/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/N0|    4.734|         |         |         |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT
----------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------+---------+---------+---------+---------+
rx_axiw_0/rx_axiw_0/sysgen_dut/rx_x0/chipscope/i_icon_for_syn/U0/iUPDATE_OUT|    1.172|         |         |         |
----------------------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 16.00 secs
Total CPU time to Xst completion: 15.45 secs
 
--> 

Total memory usage is 488596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :  433 (   0 filtered)

