

================================================================
== Synthesis Summary Report of 'vector_add'
================================================================
+ General Information: 
    * Date:           Mon Mar  8 19:44:22 2021
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        vector_add
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |       Modules      |  Issue |       | Latency | Latency | Iteration|         | Trip |          |        |    |           |            |     |
    |       & Loops      |  Type  | Slack | (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |     LUT    | URAM|
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |+ vector_add        |  Timing|   0.00|       25|  250.000|         -|       26|     -|        no|  6 (5%)|   -|  1923 (5%)|  2147 (12%)|    -|
    | o VITIS_LOOP_10_1  |       -|  -7.30|        3|   30.000|         2|        1|     3|       yes|       -|   -|          -|           -|    -|
    | o VITIS_LOOP_16_2  |       -|  -7.30|        3|   30.000|         1|        1|     3|       yes|       -|   -|          -|           -|    -|
    | o VITIS_LOOP_21_3  |       -|  -7.30|        3|   30.000|         2|        1|     3|       yes|       -|   -|          -|           -|    -|
    +--------------------+--------+-------+---------+---------+----------+---------+------+----------+--------+----+-----------+------------+-----+

