{
  "module_name": "debug.h",
  "hash_id": "2106d1cac5ce90a0e58c69f34477a4b4b4154b030ba9aa2bde0c2735760ddd58",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/fw/api/debug.h",
  "human_readable_source": " \n \n#ifndef __iwl_fw_api_debug_h__\n#define __iwl_fw_api_debug_h__\n\n \nenum iwl_debug_cmds {\n\t \n\tLMAC_RD_WR = 0x0,\n\t \n\tUMAC_RD_WR = 0x1,\n\t \n\tHOST_EVENT_CFG = 0x3,\n\t \n\tINVALID_WR_PTR_CMD = 0x6,\n\t \n\tDBGC_SUSPEND_RESUME = 0x7,\n\t \n\tBUFFER_ALLOCATION = 0x8,\n\t \n\tGET_TAS_STATUS = 0xA,\n\t \n\tFW_DUMP_COMPLETE_CMD = 0xB,\n\t \n\tMFU_ASSERT_DUMP_NTF = 0xFE,\n};\n\n \nenum {\n\tFW_ERR_UNKNOWN_CMD = 0x0,\n\tFW_ERR_INVALID_CMD_PARAM = 0x1,\n\tFW_ERR_SERVICE = 0x2,\n\tFW_ERR_ARC_MEMORY = 0x3,\n\tFW_ERR_ARC_CODE = 0x4,\n\tFW_ERR_WATCH_DOG = 0x5,\n\tFW_ERR_WEP_GRP_KEY_INDX = 0x10,\n\tFW_ERR_WEP_KEY_SIZE = 0x11,\n\tFW_ERR_OBSOLETE_FUNC = 0x12,\n\tFW_ERR_UNEXPECTED = 0xFE,\n\tFW_ERR_FATAL = 0xFF\n};\n\n \nenum iwl_dbg_suspend_resume_cmds {\n\tDBGC_RESUME_CMD,\n\tDBGC_SUSPEND_CMD,\n};\n\n \nstruct iwl_error_resp {\n\t__le32 error_type;\n\tu8 cmd_id;\n\tu8 reserved1;\n\t__le16 bad_cmd_seq_num;\n\t__le32 error_service;\n\t__le64 timestamp;\n} __packed;\n\n#define TX_FIFO_MAX_NUM_9000\t\t8\n#define TX_FIFO_MAX_NUM\t\t\t15\n#define RX_FIFO_MAX_NUM\t\t\t2\n#define TX_FIFO_INTERNAL_MAX_NUM\t6\n\n \nstruct iwl_shared_mem_cfg_v2 {\n\t__le32 shared_mem_addr;\n\t__le32 shared_mem_size;\n\t__le32 sample_buff_addr;\n\t__le32 sample_buff_size;\n\t__le32 txfifo_addr;\n\t__le32 txfifo_size[TX_FIFO_MAX_NUM_9000];\n\t__le32 rxfifo_size[RX_FIFO_MAX_NUM];\n\t__le32 page_buff_addr;\n\t__le32 page_buff_size;\n\t__le32 rxfifo_addr;\n\t__le32 internal_txfifo_addr;\n\t__le32 internal_txfifo_size[TX_FIFO_INTERNAL_MAX_NUM];\n} __packed;  \n\n \nstruct iwl_shared_mem_lmac_cfg {\n\t__le32 txfifo_addr;\n\t__le32 txfifo_size[TX_FIFO_MAX_NUM];\n\t__le32 rxfifo1_addr;\n\t__le32 rxfifo1_size;\n\n} __packed;  \n\n \nstruct iwl_shared_mem_cfg {\n\t__le32 shared_mem_addr;\n\t__le32 shared_mem_size;\n\t__le32 sample_buff_addr;\n\t__le32 sample_buff_size;\n\t__le32 rxfifo2_addr;\n\t__le32 rxfifo2_size;\n\t__le32 page_buff_addr;\n\t__le32 page_buff_size;\n\t__le32 lmac_num;\n\tstruct iwl_shared_mem_lmac_cfg lmac_smem[3];\n\t__le32 rxfifo2_control_addr;\n\t__le32 rxfifo2_control_size;\n} __packed;  \n\n \nstruct iwl_mfuart_load_notif_v1 {\n\t__le32 installed_ver;\n\t__le32 external_ver;\n\t__le32 status;\n\t__le32 duration;\n} __packed;  \n\n \nstruct iwl_mfuart_load_notif {\n\t__le32 installed_ver;\n\t__le32 external_ver;\n\t__le32 status;\n\t__le32 duration;\n\t \n\t__le32 image_size;\n} __packed;  \n\n \nstruct iwl_mfu_assert_dump_notif {\n\t__le32   assert_id;\n\t__le32   curr_reset_num;\n\t__le16   index_num;\n\t__le16   parts_num;\n\t__le32   data_size;\n\t__le32   data[];\n} __packed;  \n\n \nenum iwl_mvm_marker_id {\n\tMARKER_ID_TX_FRAME_LATENCY = 1,\n\tMARKER_ID_SYNC_CLOCK = 2,\n};  \n\n \nstruct iwl_mvm_marker {\n\tu8 dw_len;\n\tu8 marker_id;\n\t__le16 reserved;\n\t__le64 timestamp;\n\t__le32 metadata[];\n} __packed;  \n\n \nstruct iwl_mvm_marker_rsp {\n\t__le32 gp2;\n} __packed;\n\n \nenum {\n\tDEBUG_MEM_OP_READ = 0,\n\tDEBUG_MEM_OP_WRITE = 1,\n\tDEBUG_MEM_OP_WRITE_BYTES = 2,\n};\n\n#define DEBUG_MEM_MAX_SIZE_DWORDS 32\n\n \nstruct iwl_dbg_mem_access_cmd {\n\t__le32 op;\n\t__le32 addr;\n\t__le32 len;\n\t__le32 data[];\n} __packed;  \n\n \nenum {\n\tDEBUG_MEM_STATUS_SUCCESS = 0x0,\n\tDEBUG_MEM_STATUS_FAILED = 0x1,\n\tDEBUG_MEM_STATUS_LOCKED = 0x2,\n\tDEBUG_MEM_STATUS_HIDDEN = 0x3,\n\tDEBUG_MEM_STATUS_LENGTH = 0x4,\n};\n\n \nstruct iwl_dbg_mem_access_rsp {\n\t__le32 status;\n\t__le32 len;\n\t__le32 data[];\n} __packed;  \n\n \nstruct iwl_dbg_suspend_resume_cmd {\n\t__le32 operation;\n} __packed;\n\n#define BUF_ALLOC_MAX_NUM_FRAGS 16\n\n \nstruct iwl_buf_alloc_frag {\n\t__le64 addr;\n\t__le32 size;\n} __packed;  \n\n \nstruct iwl_buf_alloc_cmd {\n\t__le32 alloc_id;\n\t__le32 buf_location;\n\t__le32 num_frags;\n\tstruct iwl_buf_alloc_frag frags[BUF_ALLOC_MAX_NUM_FRAGS];\n} __packed;  \n\n#define DRAM_INFO_FIRST_MAGIC_WORD 0x76543210\n#define DRAM_INFO_SECOND_MAGIC_WORD 0x89ABCDEF\n\n \nstruct iwl_dram_info {\n\t__le32 first_word;\n\t__le32 second_word;\n\tstruct iwl_buf_alloc_cmd dram_frags[IWL_FW_INI_ALLOCATION_NUM - 1];\n} __packed;  \n\n \nstruct iwl_dbgc1_info {\n\t__le32 first_word;\n\t__le32 dbgc1_add_lsb;\n\t__le32 dbgc1_add_msb;\n\t__le32 dbgc1_size;\n} __packed;  \n\n \nstruct iwl_dbg_host_event_cfg_cmd {\n\t__le32 enabled_severities;\n} __packed;  \n\n \nstruct iwl_dbg_dump_complete_cmd {\n\t__le32 tp;\n\t__le32 tp_data;\n} __packed;  \n\n#define TAS_LMAC_BAND_HB       0\n#define TAS_LMAC_BAND_LB       1\n#define TAS_LMAC_BAND_UHB      2\n#define TAS_LMAC_BAND_INVALID  3\n\n \nstruct iwl_mvm_tas_status_per_mac {\n\tu8 static_status;\n\tu8 static_dis_reason;\n\tu8 dynamic_status;\n\tu8 near_disconnection;\n\t__le16 max_reg_pwr_limit;\n\t__le16 sar_limit;\n\tu8 band;\n\tu8 reserved[3];\n} __packed;  \n\n \nstruct iwl_mvm_tas_status_resp {\n\tu8 tas_fw_version;\n\tu8 is_uhb_for_usa_enable;\n\t__le16 curr_mcc;\n\t__le16 block_list[16];\n\tstruct iwl_mvm_tas_status_per_mac tas_status_mac[2];\n\tu8 in_dual_radio;\n\tu8 reserved[3];\n} __packed;  \n\n \nenum iwl_mvm_tas_dyna_status {\n\tTAS_DYNA_INACTIVE,\n\tTAS_DYNA_INACTIVE_MVM_MODE,\n\tTAS_DYNA_INACTIVE_TRIGGER_MODE,\n\tTAS_DYNA_INACTIVE_BLOCK_LISTED,\n\tTAS_DYNA_INACTIVE_UHB_NON_US,\n\tTAS_DYNA_ACTIVE,\n\n\tTAS_DYNA_STATUS_MAX,\n};  \n\n \nenum iwl_mvm_tas_statically_disabled_reason {\n\tTAS_DISABLED_DUE_TO_BIOS,\n\tTAS_DISABLED_DUE_TO_SAR_6DBM,\n\tTAS_DISABLED_REASON_INVALID,\n\n\tTAS_DISABLED_REASON_MAX,\n};  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}