Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun  7 20:47:38 2020
| Host         : DESKTOP-4Q5DVQS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Game_timing_summary_routed.rpt -pb Game_timing_summary_routed.pb -rpx Game_timing_summary_routed.rpx -warn_on_violation
| Design       : Game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: display/FSM/state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: display/FSM/video_attack_on_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/atk_FSM/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/is_collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/is_collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/is_collision_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_x_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOADO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel/DOBDO[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: display/attack_screen/dodge_screen/sel__0/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/change_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/attack_screen/flame_monster_unit/sel/DOADO[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/vsync_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 11 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.411    -1083.900                    119                  652        0.143        0.000                      0                  652        4.500        0.000                       0                   369  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.411    -1083.900                    119                  652        0.143        0.000                      0                  652        4.500        0.000                       0                   369  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          119  Failing Endpoints,  Worst Slack      -10.411ns,  Total Violation    -1083.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.411ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/move_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.377ns  (logic 10.757ns (52.790%)  route 9.620ns (47.210%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.552     5.073    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X33Y58         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/Q
                         net (fo=2, routed)           0.622     6.114    display/attack_screen/dodge_screen/bullet_unit_1/move[4]
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     6.812 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.812    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 f  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_11/O[1]
                         net (fo=8, routed)           0.652     7.798    display/attack_screen/dodge_screen/bullet_unit_1/p_1_in[6]
    SLICE_X29Y60         LUT1 (Prop_lut1_I0_O)        0.303     8.101 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     8.101    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.651 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.879    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.192 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_10/O[3]
                         net (fo=5, routed)           0.856    10.049    display/attack_screen/dodge_screen/bullet_unit_1/move4[20]
    SLICE_X40Y61         LUT3 (Prop_lut3_I0_O)        0.306    10.355 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_9/O
                         net (fo=15, routed)          1.044    11.399    display/attack_screen/dodge_screen/bullet_unit_1/move3[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.523 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_1/O
                         net (fo=1, routed)           0.505    12.027    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.412 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.412    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.526 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.526    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.640 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.640    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.953 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__6/O[3]
                         net (fo=3, routed)           0.581    13.534    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__6_n_4
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.306    13.840 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_10/O
                         net (fo=2, routed)           0.301    14.141    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_10_n_0
    SLICE_X37Y65         LUT5 (Prop_lut5_I4_O)        0.124    14.265 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_2/O
                         net (fo=2, routed)           0.776    15.041    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_2_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.445 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.445    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.664 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__7/O[0]
                         net (fo=14, routed)          0.719    16.383    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__7_n_7
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.295    16.678 r  display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_4/O
                         net (fo=1, routed)           0.623    17.301    display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.827 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.827    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.140 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1/O[3]
                         net (fo=2, routed)           0.829    18.969    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1_n_4
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.306    19.275 r  display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_6/O
                         net (fo=1, routed)           0.000    19.275    display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_6_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.855 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1/O[2]
                         net (fo=1, routed)           0.560    20.415    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1_n_5
    SLICE_X33Y64         LUT4 (Prop_lut4_I3_O)        0.302    20.717 r  display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_6/O
                         net (fo=1, routed)           0.000    20.717    display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.297 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4/O[2]
                         net (fo=3, routed)           0.464    21.760    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4_n_5
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    22.519 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.800    23.320    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.329    23.649 r  display/attack_screen/dodge_screen/bullet_unit_1/move[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.649    display/attack_screen/dodge_screen/bullet_unit_1/move[8]_i_5__0_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.182 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.182    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.299 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.299    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.416 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.416    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.533 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.533    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.856 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[23]_i_3__0/O[1]
                         net (fo=1, routed)           0.288    25.144    display/attack_screen/dodge_screen/bullet_unit_1/move1_1[22]
    SLICE_X33Y65         LUT5 (Prop_lut5_I0_O)        0.306    25.450 r  display/attack_screen/dodge_screen/bullet_unit_1/move[22]_i_1/O
                         net (fo=1, routed)           0.000    25.450    display/attack_screen/dodge_screen/bullet_unit_1/move[22]_i_1_n_0
    SLICE_X33Y65         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.429    14.770    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[22]/C
                         clock pessimism              0.273    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X33Y65         FDRE (Setup_fdre_C_D)        0.031    15.039    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[22]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -25.450    
  -------------------------------------------------------------------
                         slack                                -10.411    

Slack (VIOLATED) :        -10.399ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/move_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.368ns  (logic 10.406ns (51.091%)  route 9.962ns (48.909%))
  Logic Levels:           29  (CARRY4=19 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.552     5.073    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X33Y58         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/Q
                         net (fo=2, routed)           0.622     6.114    display/attack_screen/dodge_screen/bullet_unit_1/move[4]
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     6.812 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.812    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 f  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_11/O[1]
                         net (fo=8, routed)           0.652     7.798    display/attack_screen/dodge_screen/bullet_unit_1/p_1_in[6]
    SLICE_X29Y60         LUT1 (Prop_lut1_I0_O)        0.303     8.101 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     8.101    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.651 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.879    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.192 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_10/O[3]
                         net (fo=5, routed)           0.856    10.049    display/attack_screen/dodge_screen/bullet_unit_1/move4[20]
    SLICE_X40Y61         LUT3 (Prop_lut3_I0_O)        0.306    10.355 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_9/O
                         net (fo=15, routed)          1.044    11.399    display/attack_screen/dodge_screen/bullet_unit_1/move3[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.523 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_1/O
                         net (fo=1, routed)           0.505    12.027    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.412 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.412    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.526 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.526    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.640 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.640    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.953 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__6/O[3]
                         net (fo=3, routed)           0.581    13.534    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__6_n_4
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.306    13.840 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_10/O
                         net (fo=2, routed)           0.301    14.141    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_10_n_0
    SLICE_X37Y65         LUT5 (Prop_lut5_I4_O)        0.124    14.265 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_2/O
                         net (fo=2, routed)           0.776    15.041    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_2_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.445 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.445    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.664 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__7/O[0]
                         net (fo=14, routed)          0.719    16.383    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__7_n_7
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.295    16.678 r  display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_4/O
                         net (fo=1, routed)           0.623    17.301    display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.827 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.827    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.140 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1/O[3]
                         net (fo=2, routed)           0.829    18.969    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1_n_4
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.306    19.275 r  display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_6/O
                         net (fo=1, routed)           0.000    19.275    display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_6_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.855 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1/O[2]
                         net (fo=1, routed)           0.560    20.415    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1_n_5
    SLICE_X33Y64         LUT4 (Prop_lut4_I3_O)        0.302    20.717 r  display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_6/O
                         net (fo=1, routed)           0.000    20.717    display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.297 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4/O[2]
                         net (fo=3, routed)           0.464    21.760    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4_n_5
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    22.519 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.800    23.320    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.329    23.649 r  display/attack_screen/dodge_screen/bullet_unit_1/move[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.649    display/attack_screen/dodge_screen/bullet_unit_1/move[8]_i_5__0_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.182 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.182    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.505 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0/O[1]
                         net (fo=1, routed)           0.630    25.135    display/attack_screen/dodge_screen/bullet_unit_1/move1_1[10]
    SLICE_X31Y58         LUT5 (Prop_lut5_I0_O)        0.306    25.441 r  display/attack_screen/dodge_screen/bullet_unit_1/move[10]_i_1__0/O
                         net (fo=1, routed)           0.000    25.441    display/attack_screen/dodge_screen/bullet_unit_1/move[10]_i_1__0_n_0
    SLICE_X31Y58         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.434    14.775    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X31Y58         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[10]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)        0.029    15.042    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[10]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -25.441    
  -------------------------------------------------------------------
                         slack                                -10.399    

Slack (VIOLATED) :        -10.379ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/move_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.345ns  (logic 10.667ns (52.430%)  route 9.678ns (47.570%))
  Logic Levels:           32  (CARRY4=22 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.552     5.073    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X33Y58         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/Q
                         net (fo=2, routed)           0.622     6.114    display/attack_screen/dodge_screen/bullet_unit_1/move[4]
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     6.812 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.812    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 f  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_11/O[1]
                         net (fo=8, routed)           0.652     7.798    display/attack_screen/dodge_screen/bullet_unit_1/p_1_in[6]
    SLICE_X29Y60         LUT1 (Prop_lut1_I0_O)        0.303     8.101 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     8.101    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.651 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.879    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.192 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_10/O[3]
                         net (fo=5, routed)           0.856    10.049    display/attack_screen/dodge_screen/bullet_unit_1/move4[20]
    SLICE_X40Y61         LUT3 (Prop_lut3_I0_O)        0.306    10.355 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_9/O
                         net (fo=15, routed)          1.044    11.399    display/attack_screen/dodge_screen/bullet_unit_1/move3[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.523 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_1/O
                         net (fo=1, routed)           0.505    12.027    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.412 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.412    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.526 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.526    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.640 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.640    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.953 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__6/O[3]
                         net (fo=3, routed)           0.581    13.534    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__6_n_4
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.306    13.840 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_10/O
                         net (fo=2, routed)           0.301    14.141    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_10_n_0
    SLICE_X37Y65         LUT5 (Prop_lut5_I4_O)        0.124    14.265 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_2/O
                         net (fo=2, routed)           0.776    15.041    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_2_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.445 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.445    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.664 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__7/O[0]
                         net (fo=14, routed)          0.719    16.383    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__7_n_7
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.295    16.678 r  display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_4/O
                         net (fo=1, routed)           0.623    17.301    display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.827 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.827    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.140 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1/O[3]
                         net (fo=2, routed)           0.829    18.969    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1_n_4
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.306    19.275 r  display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_6/O
                         net (fo=1, routed)           0.000    19.275    display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_6_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.855 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1/O[2]
                         net (fo=1, routed)           0.560    20.415    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1_n_5
    SLICE_X33Y64         LUT4 (Prop_lut4_I3_O)        0.302    20.717 r  display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_6/O
                         net (fo=1, routed)           0.000    20.717    display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.297 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4/O[2]
                         net (fo=3, routed)           0.464    21.760    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4_n_5
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    22.519 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.800    23.320    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.329    23.649 r  display/attack_screen/dodge_screen/bullet_unit_1/move[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.649    display/attack_screen/dodge_screen/bullet_unit_1/move[8]_i_5__0_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.182 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.182    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.299 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.299    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.416 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.416    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0_n_0
    SLICE_X30Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.533 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.533    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[20]_i_2__0_n_0
    SLICE_X30Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.762 f  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[23]_i_3__0/CO[2]
                         net (fo=1, routed)           0.346    25.108    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[23]_i_3__0_n_1
    SLICE_X31Y65         LUT2 (Prop_lut2_I1_O)        0.310    25.418 r  display/attack_screen/dodge_screen/bullet_unit_1/move[23]_i_1__0/O
                         net (fo=1, routed)           0.000    25.418    display/attack_screen/dodge_screen/bullet_unit_1/move[23]_i_1__0_n_0
    SLICE_X31Y65         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.429    14.770    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X31Y65         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[23]/C
                         clock pessimism              0.273    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X31Y65         FDRE (Setup_fdre_C_D)        0.032    15.040    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[23]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -25.418    
  -------------------------------------------------------------------
                         slack                                -10.379    

Slack (VIOLATED) :        -10.367ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.351ns  (logic 10.561ns (51.895%)  route 9.790ns (48.105%))
  Logic Levels:           31  (CARRY4=20 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.618     5.139    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  display/FSM/state_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  display/FSM/state_divider_reg[3]/Q
                         net (fo=2, routed)           0.660     6.278    display/FSM/state_divider[3]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.693     6.971 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    display/FSM/state_divider3_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.193 f  display/FSM/state_divider3_carry__0/O[0]
                         net (fo=10, routed)          0.570     7.762    display/FSM/state_divider3_carry__0_n_7
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.299     8.061 r  display/FSM/i__carry__0_i_20/O
                         net (fo=1, routed)           0.000     8.061    display/FSM/i__carry__0_i_20_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.593 r  display/FSM/i__carry__0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    display/FSM/i__carry__0_i_10__2_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.927 r  display/FSM/i__carry__1_i_10__2/O[1]
                         net (fo=11, routed)          1.074    10.001    display/FSM/state_divider4[10]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.303    10.304 r  display/FSM/i__carry__2_i_13__2/O
                         net (fo=1, routed)           0.264    10.569    display/FSM/i__carry__2_i_13__2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    10.693 r  display/FSM/i__carry__2_i_4__3/O
                         net (fo=4, routed)           0.848    11.541    display/FSM/i__carry__2_i_4__3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.665 r  display/FSM/i__carry__2_i_8__1/O
                         net (fo=1, routed)           0.000    11.665    display/FSM/i__carry__2_i_8__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.178 r  display/FSM/state_divider2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.178    display/FSM/state_divider2_inferred__0/i__carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.295 r  display/FSM/state_divider2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.295    display/FSM/state_divider2_inferred__0/i__carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.412 r  display/FSM/state_divider2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.412    display/FSM/state_divider2_inferred__0/i__carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.727 r  display/FSM/state_divider2_inferred__0/i__carry__5/O[3]
                         net (fo=3, routed)           0.627    13.354    display/FSM/state_divider2_inferred__0/i__carry__5_n_4
    SLICE_X9Y32          LUT5 (Prop_lut5_I3_O)        0.307    13.661 r  display/FSM/i___171_carry__5_i_4__0/O
                         net (fo=1, routed)           0.706    14.367    display/FSM/i___171_carry__5_i_4__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.893    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.115 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[0]
                         net (fo=17, routed)          0.943    16.058    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_7
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.299    16.357 r  display/FSM/i___257_carry__0_i_4__0/O
                         net (fo=1, routed)           0.757    17.114    display/FSM/i___257_carry__0_i_4__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.640 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.640    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.754    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.976 r  display/FSM/state_divider2_inferred__0/i___257_carry__2/O[0]
                         net (fo=4, routed)           0.721    18.697    display/FSM/state_divider2_inferred__0/i___257_carry__2_n_7
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.299    18.996 r  display/FSM/i___332_carry__1_i_2__0/O
                         net (fo=1, routed)           0.607    19.603    display/FSM/i___332_carry__1_i_2__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.050 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.543    20.592    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.307    20.899 r  display/FSM/i___368_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.899    display/FSM/i___368_carry__4_i_4_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.479 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.453    21.932    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X2Y32          LUT1 (Prop_lut1_I0_O)        0.302    22.234 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.234    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.726 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.713    23.440    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.332    23.772 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.772    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.322 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.322    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.436 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.436    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.550 r  display/FSM/state_divider_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.550    display/FSM/state_divider_reg[16]_i_2__0_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.884 r  display/FSM/state_divider_reg[20]_i_2__0/O[1]
                         net (fo=1, routed)           0.303    25.187    display/FSM/state_divider1[18]
    SLICE_X0Y33          LUT5 (Prop_lut5_I4_O)        0.303    25.490 r  display/FSM/state_divider[18]_i_1__0/O
                         net (fo=1, routed)           0.000    25.490    display/FSM/state_divider[18]_i_1__0_n_0
    SLICE_X0Y33          FDRE                                         r  display/FSM/state_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.512    14.853    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  display/FSM/state_divider_reg[18]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)        0.031    15.123    display/FSM/state_divider_reg[18]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -25.490    
  -------------------------------------------------------------------
                         slack                                -10.367    

Slack (VIOLATED) :        -10.360ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.308ns  (logic 10.298ns (50.709%)  route 10.010ns (49.291%))
  Logic Levels:           33  (CARRY4=21 LUT1=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.630     5.151    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  display/attack_screen/atk_FSM/state_divider_reg[3]/Q
                         net (fo=2, routed)           0.465     6.036    display/attack_screen/atk_FSM/state_divider[3]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.731 r  display/attack_screen/atk_FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.731    display/attack_screen/atk_FSM/state_divider3_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.953 f  display/attack_screen/atk_FSM/state_divider3_carry__0/O[0]
                         net (fo=8, routed)           0.529     7.482    display/attack_screen/atk_FSM/p_1_in[5]
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.299     7.781 r  display/attack_screen/atk_FSM/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     7.781    display/attack_screen/atk_FSM/i__carry__0_i_19_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.313 r  display/attack_screen/atk_FSM/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.313    display/attack_screen/atk_FSM/i__carry__0_i_9_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.427 r  display/attack_screen/atk_FSM/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.427    display/attack_screen/atk_FSM/i__carry__1_i_9_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.541 r  display/attack_screen/atk_FSM/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.541    display/attack_screen/atk_FSM/i__carry__2_i_9_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.763 r  display/attack_screen/atk_FSM/i__carry__3_i_9/O[0]
                         net (fo=7, routed)           0.876     9.638    display/attack_screen/atk_FSM/state_divider4[17]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.299     9.937 r  display/attack_screen/atk_FSM/i__carry__3_i_10/O
                         net (fo=8, routed)           0.494    10.432    display/attack_screen/atk_FSM/state_divider3[17]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.556 r  display/attack_screen/atk_FSM/i__carry__3_i_1__0/O
                         net (fo=4, routed)           0.894    11.450    display/attack_screen/atk_FSM/i__carry__3_i_1__0_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.124    11.574 r  display/attack_screen/atk_FSM/i___71_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    11.574    display/attack_screen/atk_FSM/i___71_carry__3_i_1__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.975 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.288 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__4/O[3]
                         net (fo=3, routed)           0.824    13.112    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__4_n_4
    SLICE_X8Y20          LUT5 (Prop_lut5_I0_O)        0.306    13.418 r  display/attack_screen/atk_FSM/i___171_carry__5_i_3/O
                         net (fo=1, routed)           0.615    14.033    display/attack_screen/atk_FSM/i___171_carry__5_i_3_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.540 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.540    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.853 f  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[3]
                         net (fo=19, routed)          0.817    15.670    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_4
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.306    15.976 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.621    16.597    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.117 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.117    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.234 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.234    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.463 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__2/CO[2]
                         net (fo=3, routed)           0.682    18.145    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__2_n_1
    SLICE_X14Y18         LUT4 (Prop_lut4_I1_O)        0.310    18.455 r  display/attack_screen/atk_FSM/i___332_carry__1_i_1/O
                         net (fo=2, routed)           0.620    19.075    display/attack_screen/atk_FSM/i___332_carry__1_i_1_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I0_O)        0.124    19.199 r  display/attack_screen/atk_FSM/i___332_carry__1_i_4/O
                         net (fo=1, routed)           0.000    19.199    display/attack_screen/atk_FSM/i___332_carry__1_i_4_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.600 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.600    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.822 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2/O[0]
                         net (fo=1, routed)           0.679    20.501    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2_n_7
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.299    20.800 r  display/attack_screen/atk_FSM/i___368_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    20.800    display/attack_screen/atk_FSM/i___368_carry__4_i_3__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.048 f  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.564    21.612    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.302    21.914 r  display/attack_screen/atk_FSM/i___430_carry__3_i_1/O
                         net (fo=1, routed)           0.000    21.914    display/attack_screen/atk_FSM/i___430_carry__3_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.405 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.756    23.161    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    23.490 r  display/attack_screen/atk_FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.490    display/attack_screen/atk_FSM/state_divider[8]_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.023 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.023    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.140 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.140    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.257 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.257    display/attack_screen/atk_FSM/state_divider_reg[16]_i_2_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.580 r  display/attack_screen/atk_FSM/state_divider_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.574    25.153    display/attack_screen/atk_FSM/state_divider1[18]
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.306    25.459 r  display/attack_screen/atk_FSM/state_divider[18]_i_1/O
                         net (fo=1, routed)           0.000    25.459    display/attack_screen/atk_FSM/p_0_in[18]
    SLICE_X4Y22          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.503    14.844    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[18]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)        0.031    15.100    display/attack_screen/atk_FSM/state_divider_reg[18]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -25.459    
  -------------------------------------------------------------------
                         slack                                -10.360    

Slack (VIOLATED) :        -10.353ns  (required time - arrival time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/move_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.323ns  (logic 10.434ns (51.341%)  route 9.889ns (48.659%))
  Logic Levels:           30  (CARRY4=20 LUT1=1 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.552     5.073    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X33Y58         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     5.492 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[4]/Q
                         net (fo=2, routed)           0.622     6.114    display/attack_screen/dodge_screen/bullet_unit_1/move[4]
    SLICE_X32Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.698     6.812 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.812    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry_i_9_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.146 f  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_11/O[1]
                         net (fo=8, routed)           0.652     7.798    display/attack_screen/dodge_screen/bullet_unit_1/p_1_in[6]
    SLICE_X29Y60         LUT1 (Prop_lut1_I0_O)        0.303     8.101 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_19/O
                         net (fo=1, routed)           0.000     8.101    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_19_n_0
    SLICE_X29Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.651 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.651    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__0_i_10_n_0
    SLICE_X29Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.765    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__1_i_10_n_0
    SLICE_X29Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     8.879    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__2_i_10_n_0
    SLICE_X29Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.192 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_10/O[3]
                         net (fo=5, routed)           0.856    10.049    display/attack_screen/dodge_screen/bullet_unit_1/move4[20]
    SLICE_X40Y61         LUT3 (Prop_lut3_I0_O)        0.306    10.355 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_9/O
                         net (fo=15, routed)          1.044    11.399    display/attack_screen/dodge_screen/bullet_unit_1/move3[20]
    SLICE_X40Y61         LUT6 (Prop_lut6_I3_O)        0.124    11.523 r  display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_1/O
                         net (fo=1, routed)           0.505    12.027    display/attack_screen/dodge_screen/bullet_unit_1/i___0_carry__3_i_1_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.412 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.412    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__3_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.526 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.526    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__4_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.640 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.640    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__5_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.953 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__6/O[3]
                         net (fo=3, routed)           0.581    13.534    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___0_carry__6_n_4
    SLICE_X38Y65         LUT6 (Prop_lut6_I1_O)        0.306    13.840 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_10/O
                         net (fo=2, routed)           0.301    14.141    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_10_n_0
    SLICE_X37Y65         LUT5 (Prop_lut5_I4_O)        0.124    14.265 r  display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_2/O
                         net (fo=2, routed)           0.776    15.041    display/attack_screen/dodge_screen/bullet_unit_1/i___104_carry__6_i_2_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    15.445 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6/CO[3]
                         net (fo=1, routed)           0.000    15.445    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__6_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.664 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__7/O[0]
                         net (fo=14, routed)          0.719    16.383    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___104_carry__7_n_7
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.295    16.678 r  display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_4/O
                         net (fo=1, routed)           0.623    17.301    display/attack_screen/dodge_screen/bullet_unit_1/i___186_carry__0_i_4_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.827 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.827    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.140 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1/O[3]
                         net (fo=2, routed)           0.829    18.969    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___186_carry__1_n_4
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.306    19.275 r  display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_6/O
                         net (fo=1, routed)           0.000    19.275    display/attack_screen/dodge_screen/bullet_unit_1/i___258_carry__1_i_6_n_0
    SLICE_X35Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    19.855 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1/O[2]
                         net (fo=1, routed)           0.560    20.415    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___258_carry__1_n_5
    SLICE_X33Y64         LUT4 (Prop_lut4_I3_O)        0.302    20.717 r  display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_6/O
                         net (fo=1, routed)           0.000    20.717    display/attack_screen/dodge_screen/bullet_unit_1/i___294_carry__4_i_6_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.297 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4/O[2]
                         net (fo=3, routed)           0.464    21.760    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___294_carry__4_n_5
    SLICE_X31Y64         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.759    22.519 r  display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3/CO[1]
                         net (fo=34, routed)          0.800    23.320    display/attack_screen/dodge_screen/bullet_unit_1/move2_inferred__0/i___358_carry__3_n_2
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.329    23.649 r  display/attack_screen/dodge_screen/bullet_unit_1/move[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.649    display/attack_screen/dodge_screen/bullet_unit_1/move[8]_i_5__0_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.182 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.182    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[8]_i_2__0_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.299 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.299    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[12]_i_2__0_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.538 r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[16]_i_2__0/O[2]
                         net (fo=1, routed)           0.557    25.095    display/attack_screen/dodge_screen/bullet_unit_1/move1_1[15]
    SLICE_X31Y59         LUT5 (Prop_lut5_I0_O)        0.301    25.396 r  display/attack_screen/dodge_screen/bullet_unit_1/move[15]_i_1__0/O
                         net (fo=1, routed)           0.000    25.396    display/attack_screen/dodge_screen/bullet_unit_1/move[15]_i_1__0_n_0
    SLICE_X31Y59         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.433    14.774    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X31Y59         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/move_reg[15]/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y59         FDRE (Setup_fdre_C_D)        0.031    15.043    display/attack_screen/dodge_screen/bullet_unit_1/move_reg[15]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -25.396    
  -------------------------------------------------------------------
                         slack                                -10.353    

Slack (VIOLATED) :        -10.351ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.332ns  (logic 10.543ns (51.854%)  route 9.789ns (48.146%))
  Logic Levels:           31  (CARRY4=20 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.618     5.139    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  display/FSM/state_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  display/FSM/state_divider_reg[3]/Q
                         net (fo=2, routed)           0.660     6.278    display/FSM/state_divider[3]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.693     6.971 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    display/FSM/state_divider3_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.193 f  display/FSM/state_divider3_carry__0/O[0]
                         net (fo=10, routed)          0.570     7.762    display/FSM/state_divider3_carry__0_n_7
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.299     8.061 r  display/FSM/i__carry__0_i_20/O
                         net (fo=1, routed)           0.000     8.061    display/FSM/i__carry__0_i_20_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.593 r  display/FSM/i__carry__0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    display/FSM/i__carry__0_i_10__2_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.927 r  display/FSM/i__carry__1_i_10__2/O[1]
                         net (fo=11, routed)          1.074    10.001    display/FSM/state_divider4[10]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.303    10.304 r  display/FSM/i__carry__2_i_13__2/O
                         net (fo=1, routed)           0.264    10.569    display/FSM/i__carry__2_i_13__2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    10.693 r  display/FSM/i__carry__2_i_4__3/O
                         net (fo=4, routed)           0.848    11.541    display/FSM/i__carry__2_i_4__3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.665 r  display/FSM/i__carry__2_i_8__1/O
                         net (fo=1, routed)           0.000    11.665    display/FSM/i__carry__2_i_8__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.178 r  display/FSM/state_divider2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.178    display/FSM/state_divider2_inferred__0/i__carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.295 r  display/FSM/state_divider2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.295    display/FSM/state_divider2_inferred__0/i__carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.412 r  display/FSM/state_divider2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.412    display/FSM/state_divider2_inferred__0/i__carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.727 r  display/FSM/state_divider2_inferred__0/i__carry__5/O[3]
                         net (fo=3, routed)           0.627    13.354    display/FSM/state_divider2_inferred__0/i__carry__5_n_4
    SLICE_X9Y32          LUT5 (Prop_lut5_I3_O)        0.307    13.661 r  display/FSM/i___171_carry__5_i_4__0/O
                         net (fo=1, routed)           0.706    14.367    display/FSM/i___171_carry__5_i_4__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.893    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.115 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[0]
                         net (fo=17, routed)          0.943    16.058    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_7
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.299    16.357 r  display/FSM/i___257_carry__0_i_4__0/O
                         net (fo=1, routed)           0.757    17.114    display/FSM/i___257_carry__0_i_4__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.640 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.640    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.754    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.976 r  display/FSM/state_divider2_inferred__0/i___257_carry__2/O[0]
                         net (fo=4, routed)           0.721    18.697    display/FSM/state_divider2_inferred__0/i___257_carry__2_n_7
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.299    18.996 r  display/FSM/i___332_carry__1_i_2__0/O
                         net (fo=1, routed)           0.607    19.603    display/FSM/i___332_carry__1_i_2__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.050 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.543    20.592    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.307    20.899 r  display/FSM/i___368_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.899    display/FSM/i___368_carry__4_i_4_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.479 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.453    21.932    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X2Y32          LUT1 (Prop_lut1_I0_O)        0.302    22.234 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.234    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.726 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.713    23.440    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.332    23.772 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.772    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.322 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.322    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.436 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.436    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.550 r  display/FSM/state_divider_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.550    display/FSM/state_divider_reg[16]_i_2__0_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.863 r  display/FSM/state_divider_reg[20]_i_2__0/O[3]
                         net (fo=1, routed)           0.303    25.165    display/FSM/state_divider1[20]
    SLICE_X0Y31          LUT5 (Prop_lut5_I4_O)        0.306    25.471 r  display/FSM/state_divider[20]_i_1__0/O
                         net (fo=1, routed)           0.000    25.471    display/FSM/state_divider[20]_i_1__0_n_0
    SLICE_X0Y31          FDRE                                         r  display/FSM/state_divider_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.509    14.850    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  display/FSM/state_divider_reg[20]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.031    15.120    display/FSM/state_divider_reg[20]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -25.471    
  -------------------------------------------------------------------
                         slack                                -10.351    

Slack (VIOLATED) :        -10.348ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.332ns  (logic 10.559ns (51.933%)  route 9.773ns (48.067%))
  Logic Levels:           32  (CARRY4=21 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.618     5.139    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  display/FSM/state_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  display/FSM/state_divider_reg[3]/Q
                         net (fo=2, routed)           0.660     6.278    display/FSM/state_divider[3]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.693     6.971 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    display/FSM/state_divider3_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.193 f  display/FSM/state_divider3_carry__0/O[0]
                         net (fo=10, routed)          0.570     7.762    display/FSM/state_divider3_carry__0_n_7
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.299     8.061 r  display/FSM/i__carry__0_i_20/O
                         net (fo=1, routed)           0.000     8.061    display/FSM/i__carry__0_i_20_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.593 r  display/FSM/i__carry__0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    display/FSM/i__carry__0_i_10__2_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.927 r  display/FSM/i__carry__1_i_10__2/O[1]
                         net (fo=11, routed)          1.074    10.001    display/FSM/state_divider4[10]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.303    10.304 r  display/FSM/i__carry__2_i_13__2/O
                         net (fo=1, routed)           0.264    10.569    display/FSM/i__carry__2_i_13__2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    10.693 r  display/FSM/i__carry__2_i_4__3/O
                         net (fo=4, routed)           0.848    11.541    display/FSM/i__carry__2_i_4__3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.665 r  display/FSM/i__carry__2_i_8__1/O
                         net (fo=1, routed)           0.000    11.665    display/FSM/i__carry__2_i_8__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.178 r  display/FSM/state_divider2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.178    display/FSM/state_divider2_inferred__0/i__carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.295 r  display/FSM/state_divider2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.295    display/FSM/state_divider2_inferred__0/i__carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.412 r  display/FSM/state_divider2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.412    display/FSM/state_divider2_inferred__0/i__carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.727 r  display/FSM/state_divider2_inferred__0/i__carry__5/O[3]
                         net (fo=3, routed)           0.627    13.354    display/FSM/state_divider2_inferred__0/i__carry__5_n_4
    SLICE_X9Y32          LUT5 (Prop_lut5_I3_O)        0.307    13.661 r  display/FSM/i___171_carry__5_i_4__0/O
                         net (fo=1, routed)           0.706    14.367    display/FSM/i___171_carry__5_i_4__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.893    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.115 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[0]
                         net (fo=17, routed)          0.943    16.058    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_7
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.299    16.357 r  display/FSM/i___257_carry__0_i_4__0/O
                         net (fo=1, routed)           0.757    17.114    display/FSM/i___257_carry__0_i_4__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.640 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.640    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.754    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.976 r  display/FSM/state_divider2_inferred__0/i___257_carry__2/O[0]
                         net (fo=4, routed)           0.721    18.697    display/FSM/state_divider2_inferred__0/i___257_carry__2_n_7
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.299    18.996 r  display/FSM/i___332_carry__1_i_2__0/O
                         net (fo=1, routed)           0.607    19.603    display/FSM/i___332_carry__1_i_2__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.050 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.543    20.592    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.307    20.899 r  display/FSM/i___368_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.899    display/FSM/i___368_carry__4_i_4_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.479 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.453    21.932    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X2Y32          LUT1 (Prop_lut1_I0_O)        0.302    22.234 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.234    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.726 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.713    23.440    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.332    23.772 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.772    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.322 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.322    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.436 r  display/FSM/state_divider_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.436    display/FSM/state_divider_reg[12]_i_2__0_n_0
    SLICE_X1Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.550 r  display/FSM/state_divider_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.550    display/FSM/state_divider_reg[16]_i_2__0_n_0
    SLICE_X1Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.664 r  display/FSM/state_divider_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.664    display/FSM/state_divider_reg[20]_i_2__0_n_0
    SLICE_X1Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.886 r  display/FSM/state_divider_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.287    25.172    display/FSM/state_divider1[21]
    SLICE_X3Y33          LUT5 (Prop_lut5_I4_O)        0.299    25.471 r  display/FSM/state_divider[21]_i_1__0/O
                         net (fo=1, routed)           0.000    25.471    display/FSM/state_divider[21]_i_1__0_n_0
    SLICE_X3Y33          FDRE                                         r  display/FSM/state_divider_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.512    14.853    display/FSM/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  display/FSM/state_divider_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y33          FDRE (Setup_fdre_C_D)        0.031    15.123    display/FSM/state_divider_reg[21]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -25.471    
  -------------------------------------------------------------------
                         slack                                -10.348    

Slack (VIOLATED) :        -10.319ns  (required time - arrival time)
  Source:                 display/FSM/state_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/FSM/state_divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.297ns  (logic 10.315ns (50.821%)  route 9.982ns (49.179%))
  Logic Levels:           29  (CARRY4=18 LUT1=2 LUT3=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.618     5.139    display/FSM/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  display/FSM/state_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.478     5.617 r  display/FSM/state_divider_reg[3]/Q
                         net (fo=2, routed)           0.660     6.278    display/FSM/state_divider[3]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.693     6.971 r  display/FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.971    display/FSM/state_divider3_carry_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.193 f  display/FSM/state_divider3_carry__0/O[0]
                         net (fo=10, routed)          0.570     7.762    display/FSM/state_divider3_carry__0_n_7
    SLICE_X4Y26          LUT1 (Prop_lut1_I0_O)        0.299     8.061 r  display/FSM/i__carry__0_i_20/O
                         net (fo=1, routed)           0.000     8.061    display/FSM/i__carry__0_i_20_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.593 r  display/FSM/i__carry__0_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    display/FSM/i__carry__0_i_10__2_n_0
    SLICE_X4Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.927 r  display/FSM/i__carry__1_i_10__2/O[1]
                         net (fo=11, routed)          1.074    10.001    display/FSM/state_divider4[10]
    SLICE_X5Y25          LUT6 (Prop_lut6_I5_O)        0.303    10.304 r  display/FSM/i__carry__2_i_13__2/O
                         net (fo=1, routed)           0.264    10.569    display/FSM/i__carry__2_i_13__2_n_0
    SLICE_X5Y25          LUT5 (Prop_lut5_I0_O)        0.124    10.693 r  display/FSM/i__carry__2_i_4__3/O
                         net (fo=4, routed)           0.848    11.541    display/FSM/i__carry__2_i_4__3_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.665 r  display/FSM/i__carry__2_i_8__1/O
                         net (fo=1, routed)           0.000    11.665    display/FSM/i__carry__2_i_8__1_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.178 r  display/FSM/state_divider2_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.178    display/FSM/state_divider2_inferred__0/i__carry__2_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.295 r  display/FSM/state_divider2_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.295    display/FSM/state_divider2_inferred__0/i__carry__3_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.412 r  display/FSM/state_divider2_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.412    display/FSM/state_divider2_inferred__0/i__carry__4_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.727 r  display/FSM/state_divider2_inferred__0/i__carry__5/O[3]
                         net (fo=3, routed)           0.627    13.354    display/FSM/state_divider2_inferred__0/i__carry__5_n_4
    SLICE_X9Y32          LUT5 (Prop_lut5_I3_O)        0.307    13.661 r  display/FSM/i___171_carry__5_i_4__0/O
                         net (fo=1, routed)           0.706    14.367    display/FSM/i___171_carry__5_i_4__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.893 r  display/FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.893    display/FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.115 r  display/FSM/state_divider2_inferred__0/i___171_carry__6/O[0]
                         net (fo=17, routed)          0.943    16.058    display/FSM/state_divider2_inferred__0/i___171_carry__6_n_7
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.299    16.357 r  display/FSM/i___257_carry__0_i_4__0/O
                         net (fo=1, routed)           0.757    17.114    display/FSM/i___257_carry__0_i_4__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.640 r  display/FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.640    display/FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.754 r  display/FSM/state_divider2_inferred__0/i___257_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.754    display/FSM/state_divider2_inferred__0/i___257_carry__1_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.976 r  display/FSM/state_divider2_inferred__0/i___257_carry__2/O[0]
                         net (fo=4, routed)           0.721    18.697    display/FSM/state_divider2_inferred__0/i___257_carry__2_n_7
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.299    18.996 r  display/FSM/i___332_carry__1_i_2__0/O
                         net (fo=1, routed)           0.607    19.603    display/FSM/i___332_carry__1_i_2__0_n_0
    SLICE_X6Y33          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447    20.050 r  display/FSM/state_divider2_inferred__0/i___332_carry__1/O[3]
                         net (fo=1, routed)           0.543    20.592    display/FSM/state_divider2_inferred__0/i___332_carry__1_n_4
    SLICE_X5Y32          LUT4 (Prop_lut4_I3_O)        0.307    20.899 r  display/FSM/i___368_carry__4_i_4/O
                         net (fo=1, routed)           0.000    20.899    display/FSM/i___368_carry__4_i_4_n_0
    SLICE_X5Y32          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    21.479 f  display/FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.453    21.932    display/FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X2Y32          LUT1 (Prop_lut1_I0_O)        0.302    22.234 r  display/FSM/i___430_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    22.234    display/FSM/i___430_carry__3_i_1__0_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    22.726 r  display/FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.713    23.440    display/FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X1Y29          LUT3 (Prop_lut3_I1_O)        0.332    23.772 r  display/FSM/state_divider[8]_i_5__0/O
                         net (fo=1, routed)           0.000    23.772    display/FSM/state_divider[8]_i_5__0_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.322 r  display/FSM/state_divider_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    24.322    display/FSM/state_divider_reg[8]_i_2__0_n_0
    SLICE_X1Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.635 r  display/FSM/state_divider_reg[12]_i_2__0/O[3]
                         net (fo=1, routed)           0.495    25.130    display/FSM/state_divider1[12]
    SLICE_X0Y29          LUT5 (Prop_lut5_I4_O)        0.306    25.436 r  display/FSM/state_divider[12]_i_1__0/O
                         net (fo=1, routed)           0.000    25.436    display/FSM/state_divider[12]_i_1__0_n_0
    SLICE_X0Y29          FDRE                                         r  display/FSM/state_divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.508    14.849    display/FSM/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  display/FSM/state_divider_reg[12]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.029    15.117    display/FSM/state_divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -25.436    
  -------------------------------------------------------------------
                         slack                                -10.319    

Slack (VIOLATED) :        -10.313ns  (required time - arrival time)
  Source:                 display/attack_screen/atk_FSM/state_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/atk_FSM/state_divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.259ns  (logic 10.181ns (50.254%)  route 10.078ns (49.746%))
  Logic Levels:           32  (CARRY4=20 LUT1=2 LUT3=3 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.630     5.151    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  display/attack_screen/atk_FSM/state_divider_reg[3]/Q
                         net (fo=2, routed)           0.465     6.036    display/attack_screen/atk_FSM/state_divider[3]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.695     6.731 r  display/attack_screen/atk_FSM/state_divider3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.731    display/attack_screen/atk_FSM/state_divider3_carry_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.953 f  display/attack_screen/atk_FSM/state_divider3_carry__0/O[0]
                         net (fo=8, routed)           0.529     7.482    display/attack_screen/atk_FSM/p_1_in[5]
    SLICE_X5Y17          LUT1 (Prop_lut1_I0_O)        0.299     7.781 r  display/attack_screen/atk_FSM/i__carry__0_i_19/O
                         net (fo=1, routed)           0.000     7.781    display/attack_screen/atk_FSM/i__carry__0_i_19_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.313 r  display/attack_screen/atk_FSM/i__carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.313    display/attack_screen/atk_FSM/i__carry__0_i_9_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.427 r  display/attack_screen/atk_FSM/i__carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.427    display/attack_screen/atk_FSM/i__carry__1_i_9_n_0
    SLICE_X5Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.541 r  display/attack_screen/atk_FSM/i__carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.541    display/attack_screen/atk_FSM/i__carry__2_i_9_n_0
    SLICE_X5Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.763 r  display/attack_screen/atk_FSM/i__carry__3_i_9/O[0]
                         net (fo=7, routed)           0.876     9.638    display/attack_screen/atk_FSM/state_divider4[17]
    SLICE_X8Y19          LUT3 (Prop_lut3_I0_O)        0.299     9.937 r  display/attack_screen/atk_FSM/i__carry__3_i_10/O
                         net (fo=8, routed)           0.494    10.432    display/attack_screen/atk_FSM/state_divider3[17]
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.124    10.556 r  display/attack_screen/atk_FSM/i__carry__3_i_1__0/O
                         net (fo=4, routed)           0.894    11.450    display/attack_screen/atk_FSM/i__carry__3_i_1__0_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I1_O)        0.124    11.574 r  display/attack_screen/atk_FSM/i___71_carry__3_i_1__0/O
                         net (fo=1, routed)           0.000    11.574    display/attack_screen/atk_FSM/i___71_carry__3_i_1__0_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.975 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.975    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__3_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.288 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__4/O[3]
                         net (fo=3, routed)           0.824    13.112    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___71_carry__4_n_4
    SLICE_X8Y20          LUT5 (Prop_lut5_I0_O)        0.306    13.418 r  display/attack_screen/atk_FSM/i___171_carry__5_i_3/O
                         net (fo=1, routed)           0.615    14.033    display/attack_screen/atk_FSM/i___171_carry__5_i_3_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    14.540 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.540    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__5_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.853 f  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6/O[3]
                         net (fo=19, routed)          0.817    15.670    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___171_carry__6_n_4
    SLICE_X11Y23         LUT3 (Prop_lut3_I1_O)        0.306    15.976 r  display/attack_screen/atk_FSM/i___257_carry__0_i_3/O
                         net (fo=1, routed)           0.621    16.597    display/attack_screen/atk_FSM/i___257_carry__0_i_3_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.117 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.117    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__0_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.234 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1/CO[3]
                         net (fo=1, routed)           0.000    17.234    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.463 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__2/CO[2]
                         net (fo=3, routed)           0.682    18.145    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___257_carry__2_n_1
    SLICE_X14Y18         LUT4 (Prop_lut4_I1_O)        0.310    18.455 r  display/attack_screen/atk_FSM/i___332_carry__1_i_1/O
                         net (fo=2, routed)           0.620    19.075    display/attack_screen/atk_FSM/i___332_carry__1_i_1_n_0
    SLICE_X11Y19         LUT4 (Prop_lut4_I0_O)        0.124    19.199 r  display/attack_screen/atk_FSM/i___332_carry__1_i_4/O
                         net (fo=1, routed)           0.000    19.199    display/attack_screen/atk_FSM/i___332_carry__1_i_4_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.600 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.600    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__1_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.822 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2/O[0]
                         net (fo=1, routed)           0.679    20.501    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___332_carry__2_n_7
    SLICE_X4Y20          LUT4 (Prop_lut4_I0_O)        0.299    20.800 r  display/attack_screen/atk_FSM/i___368_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    20.800    display/attack_screen/atk_FSM/i___368_carry__4_i_3__0_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    21.048 f  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4/O[2]
                         net (fo=1, routed)           0.564    21.612    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___368_carry__4_n_5
    SLICE_X1Y22          LUT1 (Prop_lut1_I0_O)        0.302    21.914 r  display/attack_screen/atk_FSM/i___430_carry__3_i_1/O
                         net (fo=1, routed)           0.000    21.914    display/attack_screen/atk_FSM/i___430_carry__3_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    22.405 r  display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3/CO[1]
                         net (fo=34, routed)          0.756    23.161    display/attack_screen/atk_FSM/state_divider2_inferred__0/i___430_carry__3_n_2
    SLICE_X2Y19          LUT3 (Prop_lut3_I1_O)        0.329    23.490 r  display/attack_screen/atk_FSM/state_divider[8]_i_5/O
                         net (fo=1, routed)           0.000    23.490    display/attack_screen/atk_FSM/state_divider[8]_i_5_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.023 r  display/attack_screen/atk_FSM/state_divider_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.023    display/attack_screen/atk_FSM/state_divider_reg[8]_i_2_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.140 r  display/attack_screen/atk_FSM/state_divider_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.140    display/attack_screen/atk_FSM/state_divider_reg[12]_i_2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    24.463 r  display/attack_screen/atk_FSM/state_divider_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.642    25.105    display/attack_screen/atk_FSM/state_divider1[14]
    SLICE_X4Y22          LUT5 (Prop_lut5_I0_O)        0.306    25.411 r  display/attack_screen/atk_FSM/state_divider[14]_i_1/O
                         net (fo=1, routed)           0.000    25.411    display/attack_screen/atk_FSM/p_0_in[14]
    SLICE_X4Y22          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         1.503    14.844    display/attack_screen/atk_FSM/clk_IBUF_BUFG
    SLICE_X4Y22          FDRE                                         r  display/attack_screen/atk_FSM/state_divider_reg[14]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X4Y22          FDRE (Setup_fdre_C_D)        0.029    15.098    display/attack_screen/atk_FSM/state_divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -25.411    
  -------------------------------------------------------------------
                         slack                                -10.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 display/vsync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.250ns (46.307%)  route 0.290ns (53.694%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.567     1.450    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  display/vsync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  display/vsync_unit/v_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.290     1.881    display/vsync_unit/v_count_reg_reg[9]_0[6]
    SLICE_X10Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.926 r  display/vsync_unit/row_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     1.926    display/vsync_unit/row_reg[7]_i_4_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.990 r  display/vsync_unit/row_reg_reg[7]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.990    display/attack_screen/flame_monster_unit/flame_monster/row0[7]
    SLICE_X10Y55         FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.833     1.961    display/attack_screen/flame_monster_unit/flame_monster/clk_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[7]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.130     1.847    display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.566     1.449    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X11Y43         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  display/attack_screen/dodge_screen/bullet_unit_1/top_left_x_reg[7]/Q
                         net (fo=18, routed)          0.101     1.691    display/attack_screen/dodge_screen/bullet_unit_1/Q[7]
    SLICE_X10Y43         LUT6 (Prop_lut6_I2_O)        0.045     1.736 r  display/attack_screen/dodge_screen/bullet_unit_1/direction_i_1/O
                         net (fo=1, routed)           0.000     1.736    display/attack_screen/dodge_screen/bullet_unit_1/direction_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.836     1.963    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/direction_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.121     1.583    display/attack_screen/dodge_screen/bullet_unit_1/direction_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 display/vsync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.209ns (38.212%)  route 0.338ns (61.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.567     1.450    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X8Y47          FDRE                                         r  display/vsync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  display/vsync_unit/h_count_reg_reg[5]/Q
                         net (fo=34, routed)          0.338     1.952    display/vsync_unit/Q[5]
    SLICE_X9Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.997 r  display/vsync_unit/col_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.997    display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[5]_1
    SLICE_X9Y50          FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.834     1.962    display/attack_screen/flame_monster_unit/flame_monster/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[5]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.091     1.809    display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 display/vsync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.279ns (47.589%)  route 0.307ns (52.411%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.567     1.450    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X10Y48         FDRE                                         r  display/vsync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  display/vsync_unit/v_count_reg_reg[4]/Q
                         net (fo=34, routed)          0.307     1.921    display/vsync_unit/v_count_reg_reg[9]_0[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.966 r  display/vsync_unit/row_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     1.966    display/vsync_unit/row_reg[7]_i_7_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.036 r  display/vsync_unit/row_reg_reg[7]_i_1/O[0]
                         net (fo=5, routed)           0.000     2.036    display/attack_screen/flame_monster_unit/flame_monster/row0[4]
    SLICE_X10Y55         FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.833     1.961    display/attack_screen/flame_monster_unit/flame_monster/clk_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[4]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.130     1.847    display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  tx_data_reg[1]/Q
                         net (fo=1, routed)           0.141     1.747    uart_transmitter/Q[1]
    SLICE_X2Y26          LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  uart_transmitter/tx_i_2/O
                         net (fo=1, routed)           0.000     1.792    uart_transmitter/tx_i_2_n_0
    SLICE_X2Y26          FDRE                                         r  uart_transmitter/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.851     1.978    uart_transmitter/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  uart_transmitter/tx_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.120     1.599    uart_transmitter/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.991%)  route 0.114ns (38.009%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.565     1.448    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/Q
                         net (fo=3, routed)           0.114     1.703    display/attack_screen/dodge_screen/bullet_unit_1/collision_reg_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I0_O)        0.045     1.748 r  display/attack_screen/dodge_screen/bullet_unit_1/collision_i_1/O
                         net (fo=1, routed)           0.000     1.748    display/attack_screen/dodge_screen/bullet_unit_1/collision_i_1_n_0
    SLICE_X11Y41         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.835     1.962    display/attack_screen/dodge_screen/bullet_unit_1/clk_IBUF_BUFG
    SLICE_X11Y41         FDRE                                         r  display/attack_screen/dodge_screen/bullet_unit_1/collision_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.091     1.539    display/attack_screen/dodge_screen/bullet_unit_1/collision_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 display/vsync_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.314ns (50.542%)  route 0.307ns (49.458%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.567     1.450    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X10Y48         FDRE                                         r  display/vsync_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  display/vsync_unit/v_count_reg_reg[4]/Q
                         net (fo=34, routed)          0.307     1.921    display/vsync_unit/v_count_reg_reg[9]_0[4]
    SLICE_X10Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.966 r  display/vsync_unit/row_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     1.966    display/vsync_unit/row_reg[7]_i_7_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.071 r  display/vsync_unit/row_reg_reg[7]_i_1/O[1]
                         net (fo=2, routed)           0.000     2.071    display/attack_screen/flame_monster_unit/flame_monster/row0[5]
    SLICE_X10Y55         FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.833     1.961    display/attack_screen/flame_monster_unit/flame_monster/clk_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[5]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.130     1.847    display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 display/vsync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.251ns (40.039%)  route 0.376ns (59.960%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.567     1.450    display/vsync_unit/clk_IBUF_BUFG
    SLICE_X11Y48         FDRE                                         r  display/vsync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  display/vsync_unit/v_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.376     1.967    display/vsync_unit/v_count_reg_reg[9]_0[6]
    SLICE_X10Y55         LUT3 (Prop_lut3_I0_O)        0.045     2.012 r  display/vsync_unit/row_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     2.012    display/vsync_unit/row_reg[7]_i_5_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.077 r  display/vsync_unit/row_reg_reg[7]_i_1/O[2]
                         net (fo=6, routed)           0.000     2.077    display/attack_screen/flame_monster_unit/flame_monster/row0[6]
    SLICE_X10Y55         FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.833     1.961    display/attack_screen/flame_monster_unit/flame_monster/clk_IBUF_BUFG
    SLICE_X10Y55         FDRE                                         r  display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[6]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.130     1.847    display/attack_screen/flame_monster_unit/flame_monster/row_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.711%)  route 0.130ns (38.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.566     1.449    display/attack_screen/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X12Y44         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[0]/Q
                         net (fo=12, routed)          0.130     1.743    display/attack_screen/dodge_screen/heart_unit/Q[0]
    SLICE_X13Y44         LUT5 (Prop_lut5_I2_O)        0.045     1.788 r  display/attack_screen/dodge_screen/heart_unit/top_left_y[1]_i_1/O
                         net (fo=2, routed)           0.000     1.788    display/attack_screen/dodge_screen/heart_unit/top_left_y[1]_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.836     1.963    display/attack_screen/dodge_screen/heart_unit/clk_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[1]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.091     1.553    display/attack_screen/dodge_screen/heart_unit/top_left_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart_transmitter/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transmitter/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.583     1.466    uart_transmitter/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  uart_transmitter/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.128     1.594 r  uart_transmitter/state_reg[2]/Q
                         net (fo=11, routed)          0.107     1.701    uart_transmitter/state_reg_n_0_[2]
    SLICE_X0Y23          LUT6 (Prop_lut6_I4_O)        0.099     1.800 r  uart_transmitter/state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.800    uart_transmitter/state[3]_i_1__0_n_0
    SLICE_X0Y23          FDRE                                         r  uart_transmitter/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=368, routed)         0.851     1.978    uart_transmitter/clk_IBUF_BUFG
    SLICE_X0Y23          FDRE                                         r  uart_transmitter/state_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.092     1.558    uart_transmitter/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13   display/attack_screen/dodge_screen/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13   display/attack_screen/dodge_screen/sel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12   display/attack_screen/dodge_screen/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   display/attack_screen/flame_monster_unit/sel/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y39   display/attack_screen/dodge_screen/bullet_unit_2/move_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y32   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y25   display/attack_screen/dodge_screen/heart_unit/move_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y25   display/attack_screen/dodge_screen/heart_unit/move_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y60    display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[0]_rep__2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y38   display/attack_screen/dodge_screen/bullet_unit_2/top_left_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36    display/attack_screen/dodge_screen/heart_unit/heart_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y36    display/attack_screen/dodge_screen/heart_unit/heart_x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35   display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35   display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35   display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35   display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36   display/attack_screen/dodge_screen/bullet_unit_3/top_left_x_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y43   display/attack_screen/dodge_screen/bullet_unit_2/move_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y57    display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y51    display/attack_screen/flame_monster_unit/flame_monster/col_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y31   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y33   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y35   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y33   display/attack_screen/dodge_screen/bullet_unit_3/top_left_y_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y26   display/attack_screen/dodge_screen/heart_unit/move_reg[20]/C



