#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b396f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b39880 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1b67600 .functor NOT 1, L_0x1b680f0, C4<0>, C4<0>, C4<0>;
L_0x1b67e20 .functor XOR 1, L_0x1b67c30, L_0x1b67d80, C4<0>, C4<0>;
L_0x1b67fe0 .functor XOR 1, L_0x1b67e20, L_0x1b67f10, C4<0>, C4<0>;
v0x1b66a90_0 .net *"_ivl_10", 0 0, L_0x1b67f10;  1 drivers
v0x1b66b90_0 .net *"_ivl_12", 0 0, L_0x1b67fe0;  1 drivers
v0x1b66c70_0 .net *"_ivl_2", 0 0, L_0x1b67b70;  1 drivers
v0x1b66d30_0 .net *"_ivl_4", 0 0, L_0x1b67c30;  1 drivers
v0x1b66e10_0 .net *"_ivl_6", 0 0, L_0x1b67d80;  1 drivers
v0x1b66f40_0 .net *"_ivl_8", 0 0, L_0x1b67e20;  1 drivers
v0x1b67020_0 .var "clk", 0 0;
v0x1b670c0_0 .net "in1", 0 0, v0x1b66030_0;  1 drivers
v0x1b67160_0 .net "in2", 0 0, v0x1b660f0_0;  1 drivers
v0x1b67200_0 .net "out_dut", 0 0, L_0x1b67a60;  1 drivers
v0x1b672a0_0 .net "out_ref", 0 0, L_0x1b67820;  1 drivers
v0x1b67340_0 .var/2u "stats1", 159 0;
v0x1b673e0_0 .var/2u "strobe", 0 0;
v0x1b67480_0 .net "tb_match", 0 0, L_0x1b680f0;  1 drivers
v0x1b67540_0 .net "tb_mismatch", 0 0, L_0x1b67600;  1 drivers
L_0x1b67b70 .concat [ 1 0 0 0], L_0x1b67820;
L_0x1b67c30 .concat [ 1 0 0 0], L_0x1b67820;
L_0x1b67d80 .concat [ 1 0 0 0], L_0x1b67a60;
L_0x1b67f10 .concat [ 1 0 0 0], L_0x1b67820;
L_0x1b680f0 .cmp/eeq 1, L_0x1b67b70, L_0x1b67fe0;
S_0x1b18a40 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1b39880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x1b676f0 .functor NOT 1, v0x1b660f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b67820 .functor AND 1, v0x1b66030_0, L_0x1b676f0, C4<1>, C4<1>;
v0x1b37ad0_0 .net *"_ivl_0", 0 0, L_0x1b676f0;  1 drivers
v0x1b37b70_0 .net "in1", 0 0, v0x1b66030_0;  alias, 1 drivers
v0x1b65b50_0 .net "in2", 0 0, v0x1b660f0_0;  alias, 1 drivers
v0x1b65bf0_0 .net "out", 0 0, L_0x1b67820;  alias, 1 drivers
S_0x1b65d30 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1b39880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in1";
    .port_info 2 /OUTPUT 1 "in2";
v0x1b65f50_0 .net "clk", 0 0, v0x1b67020_0;  1 drivers
v0x1b66030_0 .var "in1", 0 0;
v0x1b660f0_0 .var "in2", 0 0;
E_0x1b41a70/0 .event negedge, v0x1b65f50_0;
E_0x1b41a70/1 .event posedge, v0x1b65f50_0;
E_0x1b41a70 .event/or E_0x1b41a70/0, E_0x1b41a70/1;
S_0x1b66190 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1b39880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x1b67940 .functor NOT 1, v0x1b660f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b679d0 .functor AND 1, v0x1b66030_0, L_0x1b67940, C4<1>, C4<1>;
L_0x1b67a60 .functor BUFZ 1, L_0x1b679d0, C4<0>, C4<0>, C4<0>;
v0x1b66370_0 .net *"_ivl_0", 0 0, L_0x1b67940;  1 drivers
v0x1b66450_0 .net "andgate", 0 0, L_0x1b679d0;  1 drivers
v0x1b66510_0 .net "in1", 0 0, v0x1b66030_0;  alias, 1 drivers
v0x1b66630_0 .net "in2", 0 0, v0x1b660f0_0;  alias, 1 drivers
v0x1b66720_0 .net "out", 0 0, L_0x1b67a60;  alias, 1 drivers
S_0x1b66890 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1b39880;
 .timescale -12 -12;
E_0x1b41c90 .event anyedge, v0x1b673e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b673e0_0;
    %nor/r;
    %assign/vec4 v0x1b673e0_0, 0;
    %wait E_0x1b41c90;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b65d30;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b41a70;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b660f0_0, 0;
    %assign/vec4 v0x1b66030_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1b39880;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b67020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b673e0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1b39880;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b67020_0;
    %inv;
    %store/vec4 v0x1b67020_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1b39880;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b65f50_0, v0x1b67540_0, v0x1b670c0_0, v0x1b67160_0, v0x1b672a0_0, v0x1b67200_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1b39880;
T_5 ;
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1b39880;
T_6 ;
    %wait E_0x1b41a70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b67340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67340_0, 4, 32;
    %load/vec4 v0x1b67480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67340_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b67340_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67340_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1b672a0_0;
    %load/vec4 v0x1b672a0_0;
    %load/vec4 v0x1b67200_0;
    %xor;
    %load/vec4 v0x1b672a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67340_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1b67340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b67340_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4f/m2014_q4f_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q4f/iter0/response26/top_module.sv";
