
{
    
    "DESIGN_NAME": "first_system",
    "VERILOG_FILES": "dir::src/*.v",
    "CLOCK_TREE_SYNTH": false,
    "CLOCK_PORT": null,
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_TARGET_DENSITY": 0.60,
    "FP_CORE_UTIL": 45,
    "FP_ASPECT_RATIO": 1.0,
    "FP_CORE_MARGIN": 2,
    "ROUTING_STRATEGY": 0,
    "FP_PDN_AUTO_ADJUST": true

}
