<p align="center">
    <h2 align="center">TreeCore IP: A series of HDL IP with Accurate-cycle, Event-driven Simulation Model and UVM Verification</h2>
</p>
<p align="center">
    <a href="https://github.com/microdynamics-cpu/tree-core-ip/actions">
      <img src="https://img.shields.io/github/actions/workflow/status/microdynamics-cpu/tree-core-ip/unit-test.yml?branch=main&logo=github&style=flat-square">
    </a>
    <a href="./LICENSE">
      <img src="https://img.shields.io/github/license/microdynamics-cpu/tree-core-ip?color=brightgreen&logo=github&style=flat-square">
    </a>
    <a href="https://github.com/microdynamics-cpu/tree-core-ip">
      <img alt="stars" src="https://img.shields.io/github/stars/microdynamics-cpu/tree-core-ip?color=blue&style=flat-square" />
    </a>
    <a href="https://github.com/microdynamics-cpu/tree-core-ip">
      <img src="https://img.shields.io/badge/total%20lines-0k-red?style=flat-square">
    </a>
    <a href="https://github.com/cocotb/cocotb">
      <img src="https://img.shields.io/badge/toolchain-cocotb-red?style=flat-square">
  </a>
    <a href="./CONTRIBUTING.md">
      <img src="https://img.shields.io/badge/contribution-welcome-brightgreen?style=flat-square">
    </a>
</p>

## Overview
### Core
1. RV32
2. RV64

### System
1. UART
2. SPI FLASH
3. AMBA BUS
3. TRACE
4. JTAG

### Peripheral
1. TIMER
2. GPIO
3. PS/2
4. SPI
5. I2C
6. I2S
7. USB
8. SDIO

### Memory System
1. ChipLink
2. SDRAM
3. DDR1

### Graphics Interface:
1. VGA
2. HDMI
3. MIPI
4. GPU

## Motivation
## Feature
## Usage



## License
All of the TreeCore IP codes are release under the [GPL-3.0 License](LICENSE).

## Acknowledgement
1. [Free Books, Why Not?](https://www.greenteapress.com/free_books.html)
2. [IP Cores Design from Specifications to Production]()
3. [Open Hardware Verification](https://github.com/ben-marshall/awesome-open-hardware-verification)
## Reference
