2:I[168,["671","static/chunks/671-870bf4da9bc73117.js","242","static/chunks/app/knowledge-hub/%5Bslug%5D/page-f17a1fa9deeef7f1.js"],"default"]
3:I[2972,["671","static/chunks/671-870bf4da9bc73117.js","242","static/chunks/app/knowledge-hub/%5Bslug%5D/page-f17a1fa9deeef7f1.js"],""]
5:I[4707,[],""]
7:I[6423,[],""]
8:I[2798,["185","static/chunks/app/layout-dcf2fed02f629d0b.js"],"ThemeProvider"]
4:T8ee,/****** STM32 specific Interrupt Numbers *********************************************************/
WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
TAMPER_IRQn = 2, /*!< Tamper Interrupt */
RTC_IRQn = 3, /*!< RTC global Interrupt */
FLASH_IRQn = 4, /*!< FLASH global Interrupt */
RCC_IRQn = 5, /*!< RCC global Interrupt */
EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
.. DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 global Interrupt */
.. DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 global Interrupt */
ADC_IRQn = 18, /*!< ADC global Interrupt */
CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupts */
CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupts */
CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */
.. TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
..I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
USART1_IRQn = 37, /*!< USART1 global Interrupt */
USART2_IRQn = 38, /*!< USART2 global Interrupt */
USART3_IRQn = 39, /*!< USART3 global Interrupt */
EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
RTCAlarm_IRQn = 41, /*!< RTC Alarm through EXTI Line Interrupt */
OTG_FS_WKUP_IRQn = 42, /*!< USB On-The-Go FS Wakeup through EXTI Line Interrupt */
TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
UART4_IRQn = 52, /*!< UART4 global Interrupt */
UART5_IRQn = 53, /*!< UART5 global Interrupt */
TIM6_IRQn = 54, /*!< TIM6 global Interrupt */
TIM7_IRQn = 55, /*!< TIM7 global Interrupt */
DMA2_Channel1_IRQn = 56, /*!< DMA2 Channel1 global Interrupt */
..DMA2_Channel5_IRQn = 60, /*!< DMA2 Channel5 global Interrupts */
ETH_IRQn = 61, /*!< Ethernet global interrupt */
ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line interrupt */
CAN2_TX_IRQn = 63, /*!< CAN2 TX interrupts */
CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 interrupts */
CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 interrupt */
CAN2_SCE_IRQn = 66, /*!< CAN2 SCE interrupt */
OTG_FS_IRQn = 67, /*!< USB On The Go FS global interrupt */
6:["slug","stm32f10x-cl-h-md","d"]
0:["iU9oURWGdCS2TpEAt4Xzl",[[["",{"children":["knowledge-hub",{"children":[["slug","stm32f10x-cl-h-md","d"],{"children":["__PAGE__?{\"slug\":\"stm32f10x-cl-h-md\"}",{}]}]}]},"$undefined","$undefined",true],["",{"children":["knowledge-hub",{"children":[["slug","stm32f10x-cl-h-md","d"],{"children":["__PAGE__",{},[["$L1",["$","main",null,{"className":"min-h-screen bg-background","children":[["$","$L2",null,{}],["$","article",null,{"className":"py-20 pt-32","children":["$","div",null,{"className":"container mx-auto px-4 max-w-4xl","children":[["$","div",null,{"className":"mb-8","children":["$","$L3",null,{"href":"/knowledge-hub/","children":["$","button",null,{"className":"inline-flex items-center justify-center whitespace-nowrap rounded-md text-sm font-medium ring-offset-background transition-colors focus-visible:outline-none focus-visible:ring-2 focus-visible:ring-ring focus-visible:ring-offset-2 disabled:pointer-events-none disabled:opacity-50 [&_svg]:pointer-events-none [&_svg]:size-4 [&_svg]:shrink-0 hover:bg-accent hover:text-accent-foreground h-10 px-4 py-2 gap-2","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-arrow-left h-4 w-4","children":[["$","path","1l729n",{"d":"m12 19-7-7 7-7"}],["$","path","x3x0zl",{"d":"M19 12H5"}],"$undefined"]}],"Back to Knowledge Hub"]}]}]}],["$","div",null,{"className":"bg-card p-8 rounded-lg shadow-sm","children":[["$","div",null,{"className":"mb-6","children":[["$","h1",null,{"className":"text-3xl font-bold mb-4","children":"Documentation smt32"}],["$","div",null,{"className":"flex items-center gap-2 text-muted-foreground mb-4","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-calendar h-4 w-4","children":[["$","path","1cmpym",{"d":"M8 2v4"}],["$","path","4m81vk",{"d":"M16 2v4"}],["$","rect","1hopcy",{"width":"18","height":"18","x":"3","y":"4","rx":"2"}],["$","path","8toen8",{"d":"M3 10h18"}],"$undefined"]}],["$","span",null,{"children":"2025-07-29"}]]}],["$","div",null,{"className":"flex flex-wrap gap-2 mb-6","children":[["$","$L3","Electronics",{"href":"/tags/Electronics/","children":["$","div",null,{"className":"rounded-full border px-2.5 py-0.5 text-xs font-semibold transition-colors focus:outline-none focus:ring-2 focus:ring-ring focus:ring-offset-2 text-foreground flex items-center gap-1 hover:bg-primary/10 cursor-pointer","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-tag h-3 w-3","children":[["$","path","vktsd0",{"d":"M12.586 2.586A2 2 0 0 0 11.172 2H4a2 2 0 0 0-2 2v7.172a2 2 0 0 0 .586 1.414l8.704 8.704a2.426 2.426 0 0 0 3.42 0l6.58-6.58a2.426 2.426 0 0 0 0-3.42z"}],["$","circle","kqv944",{"cx":"7.5","cy":"7.5","r":".5","fill":"currentColor"}],"$undefined"]}],"Electronics"]}]}],["$","$L3","Communication",{"href":"/tags/Communication/","children":["$","div",null,{"className":"rounded-full border px-2.5 py-0.5 text-xs font-semibold transition-colors focus:outline-none focus:ring-2 focus:ring-ring focus:ring-offset-2 text-foreground flex items-center gap-1 hover:bg-primary/10 cursor-pointer","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-tag h-3 w-3","children":[["$","path","vktsd0",{"d":"M12.586 2.586A2 2 0 0 0 11.172 2H4a2 2 0 0 0-2 2v7.172a2 2 0 0 0 .586 1.414l8.704 8.704a2.426 2.426 0 0 0 3.42 0l6.58-6.58a2.426 2.426 0 0 0 0-3.42z"}],["$","circle","kqv944",{"cx":"7.5","cy":"7.5","r":".5","fill":"currentColor"}],"$undefined"]}],"Communication"]}]}],["$","$L3","Interfaces",{"href":"/tags/Interfaces/","children":["$","div",null,{"className":"rounded-full border px-2.5 py-0.5 text-xs font-semibold transition-colors focus:outline-none focus:ring-2 focus:ring-ring focus:ring-offset-2 text-foreground flex items-center gap-1 hover:bg-primary/10 cursor-pointer","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-tag h-3 w-3","children":[["$","path","vktsd0",{"d":"M12.586 2.586A2 2 0 0 0 11.172 2H4a2 2 0 0 0-2 2v7.172a2 2 0 0 0 .586 1.414l8.704 8.704a2.426 2.426 0 0 0 3.42 0l6.58-6.58a2.426 2.426 0 0 0 0-3.42z"}],["$","circle","kqv944",{"cx":"7.5","cy":"7.5","r":".5","fill":"currentColor"}],"$undefined"]}],"Interfaces"]}]}],["$","$L3","Tutorial",{"href":"/tags/Tutorial/","children":["$","div",null,{"className":"rounded-full border px-2.5 py-0.5 text-xs font-semibold transition-colors focus:outline-none focus:ring-2 focus:ring-ring focus:ring-offset-2 text-foreground flex items-center gap-1 hover:bg-primary/10 cursor-pointer","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-tag h-3 w-3","children":[["$","path","vktsd0",{"d":"M12.586 2.586A2 2 0 0 0 11.172 2H4a2 2 0 0 0-2 2v7.172a2 2 0 0 0 .586 1.414l8.704 8.704a2.426 2.426 0 0 0 3.42 0l6.58-6.58a2.426 2.426 0 0 0 0-3.42z"}],["$","circle","kqv944",{"cx":"7.5","cy":"7.5","r":".5","fill":"currentColor"}],"$undefined"]}],"Tutorial"]}]}],["$","$L3","DigitalSystems",{"href":"/tags/DigitalSystems/","children":["$","div",null,{"className":"rounded-full border px-2.5 py-0.5 text-xs font-semibold transition-colors focus:outline-none focus:ring-2 focus:ring-ring focus:ring-offset-2 text-foreground flex items-center gap-1 hover:bg-primary/10 cursor-pointer","children":[["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-tag h-3 w-3","children":[["$","path","vktsd0",{"d":"M12.586 2.586A2 2 0 0 0 11.172 2H4a2 2 0 0 0-2 2v7.172a2 2 0 0 0 .586 1.414l8.704 8.704a2.426 2.426 0 0 0 3.42 0l6.58-6.58a2.426 2.426 0 0 0 0-3.42z"}],["$","circle","kqv944",{"cx":"7.5","cy":"7.5","r":".5","fill":"currentColor"}],"$undefined"]}],"DigitalSystems"]}]}]]}],["$","div",null,{"className":"bg-muted/30 p-4 rounded-lg mb-6","children":["$","p",null,{"className":"italic","children":"A technical documentation of communication interfaces, covering logical and physical adaptations for data exchange in digital and analog systems."}]}]]}],["$","div",null,{"className":"markdown max-w-none","children":[["$","hr","hr-0",{}],"\n",["$","ul","ul-0",{"children":["\n",["$","li","li-0",{"children":"@file: stm32f10x_cl.h"}],"\n",["$","li","li-1",{"children":"@purpose: CMSIS Cortex-M3 Core Peripheral Access Layer Header File for the"}],"\n",["$","li","li-2",{"children":"ST STM32F10x Connectivity Line Device Series"}],"\n",["$","li","li-3",{"children":"@version: V1.02"}],"\n",["$","li","li-4",{"children":["@date: 22. December 2009",["$","br","br-0",{}],"\n*----------------------------------------------------------------------------"]}],"\n",["$","li","li-5",{}],"\n",["$","li","li-6",{"children":"Copyright (C) 2009 ARM Limited. All rights reserved."}],"\n",["$","li","li-7",{}],"\n",["$","li","li-8",{"children":"ARM Limited (ARM) is supplying this software for use with Cortex-Mx"}],"\n",["$","li","li-9",{"children":"processor based microcontrollers. This file can be freely distributed"}],"\n",["$","li","li-10",{"children":"within development tools that are supporting such ARM based processors."}],"\n",["$","li","li-11",{}],"\n",["$","li","li-12",{"children":"THIS SOFTWARE IS PROVIDED \"AS IS\". NO WARRANTIES, WHETHER EXPRESS, IMPLIED"}],"\n",["$","li","li-13",{"children":"OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF"}],"\n",["$","li","li-14",{"children":"MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE."}],"\n",["$","li","li-15",{"children":"ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR"}],"\n",["$","li","li-16",{"children":"CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER."}],"\n",["$","li","li-17",{}],"\n"]}],"\n",["$","p","p-0",{"children":"******************************************************************************/"}],"\n",["$","p","p-1",{"children":["#ifndef ",["$","strong","strong-0",{"children":"STM32F10x_CL_H"}],["$","br","br-0",{}],"\n#define ",["$","strong","strong-1",{"children":"STM32F10x_CL_H"}]]}],"\n",["$","p","p-2",{"children":"/*"}],"\n",["$","ul","ul-1",{"children":["\n",["$","li","li-0",{"children":"=========================================================================="}],"\n",["$","li","li-1",{"children":"---------- Interrupt Number Definition -----------------------------------"}],"\n",["$","li","li-2",{"children":["==========================================================================",["$","br","br-0",{}],"\n*/"]}],"\n"]}],"\n",["$","p","p-3",{"children":["typedef enum IRQn",["$","br","br-0",{}],"\n{",["$","br","br-1",{}],"\n/****** Cortex-M3 Processor Exceptions Numbers **************************************************",["$","em","em-0",{"children":["/",["$","br","br-0",{}],"\nNonMaskableInt_IRQn = -14, /"]}],"!< 2 Non Maskable Interrupt ",["$","em","em-1",{"children":["/",["$","br","br-0",{}],"\nMemoryManagement_IRQn = -12, /"]}],"!< 4 Cortex-M3 Memory Management Interrupt ",["$","em","em-2",{"children":["/",["$","br","br-0",{}],"\nBusFault_IRQn = -11, /"]}],"!< 5 Cortex-M3 Bus Fault Interrupt ",["$","em","em-3",{"children":["/",["$","br","br-0",{}],"\nUsageFault_IRQn = -10, /"]}],"!< 6 Cortex-M3 Usage Fault Interrupt ",["$","em","em-4",{"children":["/",["$","br","br-0",{}],"\nSVCall_IRQn = -5, /"]}],"!< 11 Cortex-M3 SV Call Interrupt ",["$","em","em-5",{"children":["/",["$","br","br-0",{}],"\nDebugMonitor_IRQn = -4, /"]}],"!< 12 Cortex-M3 Debug Monitor Interrupt ",["$","em","em-6",{"children":["/",["$","br","br-0",{}],"\nPendSV_IRQn = -2, /"]}],"!< 14 Cortex-M3 Pend SV Interrupt ",["$","em","em-7",{"children":["/",["$","br","br-0",{}],"\nSysTick_IRQn = -1, /"]}],"!< 15 Cortex-M3 System Tick Interrupt */"]}],"\n",["$","pre","pre-0",{"children":["$","code","code-0",{"children":"$4"}]}],"\n",["$","p","p-4",{"children":"} IRQn_Type;"}],"\n",["$","p","p-5",{"children":"/*"}],"\n",["$","ul","ul-2",{"children":["\n",["$","li","li-0",{"children":"=========================================================================="}],"\n",["$","li","li-1",{"children":"----------- Processor and Core Peripheral Section ------------------------"}],"\n",["$","li","li-2",{"children":["==========================================================================",["$","br","br-0",{}],"\n",["$","em","em-0",{"children":["/",["$","br","br-0",{}],"\n/"]}]," Configuration of the Cortex-M3 Processor and Core Peripherals ",["$","em","em-1",{"children":["/",["$","br","br-0",{}],"\n#define __MPU_PRESENT 0 /"]}],"!< STM32 does not provide a MPU present or not ",["$","em","em-2",{"children":["/",["$","br","br-0",{}],"\n#define __NVIC_PRIO_BITS 4 /"]}],"!< STM32 uses 4 Bits for the Priority Levels ",["$","em","em-3",{"children":["/",["$","br","br-0",{}],"\n#define __Vendor_SysTickConfig 0 /"]}],"!< Set to 1 if different SysTick Config is used */"]}],"\n"]}],"\n",["$","p","p-6",{"children":["#include <core_cm3.h> /* Cortex-M3 processor and core peripherals ",["$","em","em-0",{"children":["/",["$","br","br-0",{}],"\n#include \"system_stm32f10x_cl.h\" /"]}]," STM32 System */"]}],"\n",["$","p","p-7",{"children":["/",["$","em","em-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":[["$","em","em-0",{"children":["/",["$","br","br-0",{}],"\n/"]}]," Device Specific Peripheral registers structures ",["$","em","em-1",{"children":["/",["$","br","br-0",{}],"\n/"]}]]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}],"/",["$","br","br-0",{}],"\n/",["$","em","em-1",{"children":"------------------------ Analog to Digital Converter -----------------------"}],"/",["$","br","br-1",{}],"\ntypedef struct",["$","br","br-2",{}],"\n{",["$","br","br-3",{}],"\n__IO uint32_t SR;",["$","br","br-4",{}],"\n__IO uint32_t CR1;",["$","br","br-5",{}],"\n__IO uint32_t CR2;",["$","br","br-6",{}],"\n__IO uint32_t SMPR1;",["$","br","br-7",{}],"\n__IO uint32_t SMPR2;",["$","br","br-8",{}],"\n__IO uint32_t JOFR1;",["$","br","br-9",{}],"\n__IO uint32_t JOFR2;",["$","br","br-10",{}],"\n__IO uint32_t JOFR3;",["$","br","br-11",{}],"\n__IO uint32_t JOFR4;",["$","br","br-12",{}],"\n__IO uint32_t HTR;",["$","br","br-13",{}],"\n__IO uint32_t LTR;",["$","br","br-14",{}],"\n__IO uint32_t SQR1;",["$","br","br-15",{}],"\n__IO uint32_t SQR2;",["$","br","br-16",{}],"\n__IO uint32_t SQR3;",["$","br","br-17",{}],"\n__IO uint32_t JSQR;",["$","br","br-18",{}],"\n__IO uint32_t JDR1;",["$","br","br-19",{}],"\n__IO uint32_t JDR2;",["$","br","br-20",{}],"\n__IO uint32_t JDR3;",["$","br","br-21",{}],"\n__IO uint32_t JDR4;",["$","br","br-22",{}],"\n__IO uint32_t DR;",["$","br","br-23",{}],"\n} ADC_TypeDef;"]}],"\n",["$","p","p-8",{"children":["/",["$","em","em-0",{"children":"------------------------ Digital to Analog Converter -----------------------"}],"/",["$","br","br-0",{}],"\ntypedef struct",["$","br","br-1",{}],"\n{",["$","br","br-2",{}],"\n__IO uint32_t CR;",["$","br","br-3",{}],"\n__IO uint32_t SWTRIGR;",["$","br","br-4",{}],"\n__IO uint32_t DHR12R1;",["$","br","br-5",{}],"\n__IO uint32_t DHR12L1;",["$","br","br-6",{}],"\n__IO uint32_t DHR8R1;",["$","br","br-7",{}],"\n__IO uint32_t DHR12R2;",["$","br","br-8",{}],"\n__IO uint32_t DHR12L2;",["$","br","br-9",{}],"\n__IO uint32_t DHR8R2;",["$","br","br-10",{}],"\n__IO uint32_t DHR12RD;",["$","br","br-11",{}],"\n__IO uint32_t DHR12LD;",["$","br","br-12",{}],"\n__IO uint32_t DHR8RD;",["$","br","br-13",{}],"\n__IO uint32_t DOR1;",["$","br","br-14",{}],"\n__IO uint32_t DOR2;",["$","br","br-15",{}],"\n} DAC_TypeDef;"]}],"\n",["$","p","p-9",{"children":["/",["$","em","em-0",{"children":"------------------------ Backup Registers ----------------------------------"}],"/",["$","br","br-0",{}],"\ntypedef struct",["$","br","br-1",{}],"\n{ ..} BKP_TypeDef;"]}],"\n",["$","p","p-10",{"children":["/",["$","em","em-0",{"children":"------------------------ Controller Area Network ---------------------------"}],"/",["$","br","br-0",{}],"\ntypedef struct",["$","br","br-1",{}],"\n{",["$","br","br-2",{}],"\n__IO uint32_t TIR;",["$","br","br-3",{}],"\n__IO uint32_t TDTR;",["$","br","br-4",{}],"\n__IO uint32_t TDLR;",["$","br","br-5",{}],"\n__IO uint32_t TDHR;",["$","br","br-6",{}],"\n} CAN_TxMailBox_TypeDef;"]}],"\n",["$","p","p-11",{"children":["typedef struct",["$","br","br-0",{}],"\n{",["$","br","br-1",{}],"\n__IO uint32_t RIR;",["$","br","br-2",{}],"\n__IO uint32_t RDTR;",["$","br","br-3",{}],"\n__IO uint32_t RDLR;",["$","br","br-4",{}],"\n__IO uint32_t RDHR;",["$","br","br-5",{}],"\n} CAN_FIFOMailBox_TypeDef;"]}],"\n",["$","p","p-12",{"children":["typedef struct",["$","br","br-0",{}],"\n{",["$","br","br-1",{}],"\n__IO uint32_t FR1;",["$","br","br-2",{}],"\n__IO uint32_t FR2;",["$","br","br-3",{}],"\n} CAN_FilterRegister_TypeDef;"]}],"\n",["$","p","p-13",{"children":["typedef struct",["$","br","br-0",{}],"\n{",["$","br","br-1",{}],"\n__IO uint32_t MCR;",["$","br","br-2",{}],"\n__IO uint32_t MSR;",["$","br","br-3",{}],"\n__IO uint32_t TSR;",["$","br","br-4",{}],"\n__IO uint32_t RF0R;",["$","br","br-5",{}],"\n__IO uint32_t RF1R;",["$","br","br-6",{}],"\n__IO uint32_t IER;",["$","br","br-7",{}],"\n__IO uint32_t ESR;",["$","br","br-8",{}],"\n__IO uint32_t BTR;",["$","br","br-9",{}],"\nuint32_t RESERVED0[88];",["$","br","br-10",{}],"\nCAN_TxMailBox_TypeDef sTxMailBox[3];",["$","br","br-11",{}],"\nCAN_FIFOMailBox_TypeDef sFIFOMailBox[2];",["$","br","br-12",{}],"\nuint32_t RESERVED1[12];",["$","br","br-13",{}],"\n__IO uint32_t FMR;",["$","br","br-14",{}],"\n__IO uint32_t FM1R;",["$","br","br-15",{}],"\nuint32_t RESERVED2;",["$","br","br-16",{}],"\n__IO uint32_t FS1R;",["$","br","br-17",{}],"\nuint32_t RESERVED3;",["$","br","br-18",{}],"\n__IO uint32_t FFA1R;",["$","br","br-19",{}],"\nuint32_t RESERVED4;",["$","br","br-20",{}],"\n__IO uint32_t FA1R;",["$","br","br-21",{}],"\nuint32_t RESERVED5[8];",["$","br","br-22",{}],"\nCAN_FilterRegister_TypeDef sFilterRegister[28];",["$","br","br-23",{}],"\n} CAN_TypeDef;"]}],"\n",["$","p","p-14",{"children":["/",["$","em","em-0",{"children":"------------------------ DMA Controller ------------------------------------"}],"/",["$","br","br-0",{}],"\ntypedef struct",["$","br","br-1",{}],"\n{",["$","br","br-2",{}],"\n__IO uint32_t CCR;",["$","br","br-3",{}],"\n__IO uint32_t CNDTR;",["$","br","br-4",{}],"\n__IO uint32_t CPAR;",["$","br","br-5",{}],"\n__IO uint32_t CMAR;",["$","br","br-6",{}],"\n} DMA_CH_TypeDef;"]}],"\n",["$","p","p-15",{"children":["typedef struct",["$","br","br-0",{}],"\n{",["$","br","br-1",{}],"\n__IO uint32_t ISR;",["$","br","br-2",{}],"\n__IO uint32_t IFCR;",["$","br","br-3",{}],"\n} DMA_TypeDef;"]}],"\n",["$","p","p-16",{"children":["/",["$","em","em-0",{"children":"------------------------ External Interrupt/Event Controller ---------------"}],"/",["$","br","br-0",{}],"\ntypedef struct",["$","br","br-1",{}],"\n{",["$","br","br-2",{}],"\n__IO uint32_t IMR;",["$","br","br-3",{}],"\n__IO uint32_t EMR;",["$","br","br-4",{}],"\n__IO uint32_t RTSR;",["$","br","br-5",{}],"\n__IO uint32_t FTSR;",["$","br","br-6",{}],"\n__IO uint32_t SWIER;",["$","br","br-7",{}],"\n__IO uint32_t PR;",["$","br","br-8",{}],"\n} EXTI_TypeDef;"]}],"\n",["$","p","p-17",{"children":["/",["$","em","em-0",{"children":"------------------------ Flash Memory Interface and Option Bytes Registers -"}],"/",["$","br","br-0",{}],"\ntypedef struct",["$","br","br-1",{}],"\n{ ..} FLASH_TypeDef;"]}],"\n",["$","p","p-18",{"children":["typedef struct",["$","br","br-0",{}],"\n{ ..} OB_TypeDef;"]}],"\n",["$","p","p-19",{"children":["/",["$","em","em-0",{"children":"------------------------ General Purpose and Alternate Function IO ---------"}],"/",["$","br","br-0",{}],"\ntypedef struct",["$","br","br-1",{}],"\n{",["$","br","br-2",{}],"\n__IO uint32_t CRL;",["$","br","br-3",{}],"\n__IO uint32_t CRH;",["$","br","br-4",{}],"\n__IO uint32_t IDR;",["$","br","br-5",{}],"\n__IO uint32_t ODR;",["$","br","br-6",{}],"\n__IO uint32_t BSRR;",["$","br","br-7",{}],"\n__IO uint32_t BRR;",["$","br","br-8",{}],"\n__IO uint32_t LCKR;",["$","br","br-9",{}],"\n} GPIO_TypeDef;"]}],"\n",["$","p","p-20",{"children":["typedef struct",["$","br","br-0",{}],"\n{",["$","br","br-1",{}],"\n__IO uint32_t EVCR;",["$","br","br-2",{}],"\n__IO uint32_t MAPR;",["$","br","br-3",{}],"\n__IO uint32_t EXTICR[4];",["$","br","br-4",{}],"\n} AFIO_TypeDef;",["$","br","br-5",{}],"\n/",["$","em","em-0",{"children":"------------------------ Inter-integrated Circuit Interface ----------------"}],"/",["$","br","br-6",{}],"\ntypedef struct",["$","br","br-7",{}],"\n{ ..} I2C_TypeDef;",["$","br","br-8",{}],"\n/",["$","em","em-1",{"children":"------------------------ Independent Watchdog ------------------------------"}],"/",["$","br","br-9",{}],"\ntypedef struct",["$","br","br-10",{}],"\n{ ..} IWDG_TypeDef;",["$","br","br-11",{}],"\n/",["$","em","em-2",{"children":"------------------------ Power Control -------------------------------------"}],"/",["$","br","br-12",{}],"\ntypedef struct",["$","br","br-13",{}],"\n{..} PWR_TypeDef;",["$","br","br-14",{}],"\n/",["$","em","em-3",{"children":"------------------------ Reset and Clock Control ---------------------------"}],"/",["$","br","br-15",{}],"\ntypedef struct",["$","br","br-16",{}],"\n{",["$","br","br-17",{}],"\n__IO uint32_t CR;",["$","br","br-18",{}],"\n__IO uint32_t CFGR;",["$","br","br-19",{}],"\n__IO uint32_t CIR;",["$","br","br-20",{}],"\n__IO uint32_t APB2RSTR;",["$","br","br-21",{}],"\n__IO uint32_t APB1RSTR;",["$","br","br-22",{}],"\n__IO uint32_t AHBENR;",["$","br","br-23",{}],"\n__IO uint32_t APB2ENR;",["$","br","br-24",{}],"\n__IO uint32_t APB1ENR;",["$","br","br-25",{}],"\n__IO uint32_t BDCR;",["$","br","br-26",{}],"\n__IO uint32_t CSR;",["$","br","br-27",{}],"\n__IO uint32_t AHBSTR;",["$","br","br-28",{}],"\n__IO uint32_t CFGR2;",["$","br","br-29",{}],"\n} RCC_TypeDef;"]}],"\n",["$","p","p-21",{"children":["/",["$","em","em-0",{"children":"------------------------ Real-Time Clock -----------------------------------"}],"/",["$","br","br-0",{}],"\ntypedef struct",["$","br","br-1",{}],"\n{..} RTC_TypeDef;",["$","br","br-2",{}],"\n/",["$","em","em-1",{"children":"------------------------ Serial Peripheral Interface -----------------------"}],"/",["$","br","br-3",{}],"\ntypedef struct",["$","br","br-4",{}],"\n{ ..} SPI_TypeDef;",["$","br","br-5",{}],"\n/",["$","em","em-2",{"children":"------------------------ Advanced Control Timer ----------------------------"}],"/",["$","br","br-6",{}],"\ntypedef struct",["$","br","br-7",{}],"\n{..} TIM_AC_TypeDef;",["$","br","br-8",{}],"\n/",["$","em","em-3",{"children":"------------------------ General Purpose Timer -----------------------------"}],"/",["$","br","br-9",{}],"\ntypedef struct",["$","br","br-10",{}],"\n{..} TIM_GP_TypeDef;",["$","br","br-11",{}],"\n/",["$","em","em-4",{"children":"------------------------ Basic Timer ---------------------------------------"}],"/",["$","br","br-12",{}],"\ntypedef struct",["$","br","br-13",{}],"\n{..} TIM_B_TypeDef;",["$","br","br-14",{}],"\n/",["$","em","em-5",{"children":"----------------- Universal Synchronous Asynchronous Receiver Transmitter --"}],"/",["$","br","br-15",{}],"\ntypedef struct",["$","br","br-16",{}],"\n{",["$","br","br-17",{}],"\n__IO uint16_t SR;",["$","br","br-18",{}],"\nuint16_t RESERVED0;",["$","br","br-19",{}],"\n__IO uint16_t DR;",["$","br","br-20",{}],"\nuint16_t RESERVED1;",["$","br","br-21",{}],"\n__IO uint16_t BRR;",["$","br","br-22",{}],"\nuint16_t RESERVED2;",["$","br","br-23",{}],"\n__IO uint16_t CR1;",["$","br","br-24",{}],"\nuint16_t RESERVED3;",["$","br","br-25",{}],"\n__IO uint16_t CR2;",["$","br","br-26",{}],"\nuint16_t RESERVED4;",["$","br","br-27",{}],"\n__IO uint16_t CR3;",["$","br","br-28",{}],"\nuint16_t RESERVED5;",["$","br","br-29",{}],"\n__IO uint16_t GTPR;",["$","br","br-30",{}],"\nuint16_t RESERVED6;",["$","br","br-31",{}],"\n} USART_TypeDef;",["$","br","br-32",{}],"\n/",["$","em","em-6",{"children":"------------------------ Window Watchdog -----------------------------------"}],"/",["$","br","br-33",{}],"\ntypedef struct",["$","br","br-34",{}],"\n{ ..} WWDG_TypeDef;",["$","br","br-35",{}],"\n/",["$","em","em-7",{"children":"------------------------ CRC Calculation Unit ------------------------------"}],"/",["$","br","br-36",{}],"\ntypedef struct",["$","br","br-37",{}],"\n{",["$","br","br-38",{}],"\n__IO uint32_t DR;",["$","br","br-39",{}],"\n__IO uint32_t IDR;",["$","br","br-40",{}],"\n__IO uint32_t CR;",["$","br","br-41",{}],"\n} CRC_TypeDef;"]}],"\n",["$","p","p-22",{"children":["/",["$","em","em-0",{"children":"------------------------ USB Full Speed Device Interface (USB_FS) ----------"}],"/",["$","br","br-0",{}],"\ntypedef struct",["$","br","br-1",{}],"\n{",["$","br","br-2",{}],"\n__IO uint32_t EP0R;",["$","br","br-3",{}],"\n__IO uint32_t EP1R;",["$","br","br-4",{}],"\n__IO uint32_t EP2R;",["$","br","br-5",{}],"\n__IO uint32_t EP3R;",["$","br","br-6",{}],"\n__IO uint32_t EP4R;",["$","br","br-7",{}],"\n__IO uint32_t EP5R;",["$","br","br-8",{}],"\n__IO uint32_t EP6R;",["$","br","br-9",{}],"\n__IO uint32_t EP7R;",["$","br","br-10",{}],"\nuint32_t RESERVED0[8];",["$","br","br-11",{}],"\n__IO uint32_t CNTR;",["$","br","br-12",{}],"\n__IO uint32_t ISTR;",["$","br","br-13",{}],"\n__IO uint32_t FNR;",["$","br","br-14",{}],"\n__IO uint32_t DADDR;",["$","br","br-15",{}],"\n__IO uint32_t BTABLE;",["$","br","br-16",{}],"\n} USB_FS_TypeDef;",["$","br","br-17",{}],"\n/",["$","em","em-1",{"children":"------ Ethernet (ETH): media access control (MAC) with DMA controller ------"}],"/",["$","br","br-18",{}],"\ntypedef struct",["$","br","br-19",{}],"\n{..} ETH_TypeDef;",["$","br","br-20",{}],"\n/",["$","em","em-2",{"children":"------ USB On-The-Go Full Speed (OTG_FS) Controller ------------------------"}],"/",["$","br","br-21",{}],"\ntypedef struct",["$","br","br-22",{}],"\n{..} OTG_FS_TypeDef;",["$","br","br-23",{}],"\n/",["$","em","em-3",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":[["$","em","em-0",{"children":["/",["$","br","br-0",{}],"\n/"]}]," Peripheral memory map ",["$","em","em-1",{"children":["/",["$","br","br-0",{}],"\n/"]}]]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}],"/",["$","br","br-24",{}],"\n/* Peripheral and SRAM base address in the alias region ",["$","em","em-4",{"children":["/",["$","br","br-0",{}],"\n#define PERIPH_BB_BASE (( uint32_t)0x42000000)",["$","br","br-1",{}],"\n#define SRAM_BB_BASE (( uint32_t)0x22000000)",["$","br","br-2",{}],"\n/"]}]," Peripheral and SRAM base address in the bit-band region ",["$","em","em-5",{"children":["/",["$","br","br-0",{}],"\n#define SRAM_BASE (( uint32_t)0x20000000)",["$","br","br-1",{}],"\n¤ #define PERIPH_BASE (( uint32_t)0x40000000)",["$","br","br-2",{}],"\n/"]}]," Flash Option Bytes base address */",["$","br","br-25",{}],"\n#define OB_BASE (( uint32_t)0x1FFFF800)"]}],"\n",["$","p","p-23",{"children":["/* Peripheral memory map */",["$","br","br-0",{}],"\n¤ #define APB1PERIPH_BASE PERIPH_BASE",["$","br","br-1",{}],"\n¤ #define APB2PERIPH_BASE (PERIPH_BASE + 0x10000)",["$","br","br-2",{}],"\n#define AHBPERIPH_BASE (PERIPH_BASE + 0x20000)"]}],"\n",["$","p","p-24",{"children":["#define TIM2_BASE (APB1PERIPH_BASE + 0x0000)",["$","br","br-0",{}],"\n..#define TIM7_BASE (APB1PERIPH_BASE + 0x1400)",["$","br","br-1",{}],"\n#define RTC_BASE (APB1PERIPH_BASE + 0x2800)",["$","br","br-2",{}],"\n#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00)",["$","br","br-3",{}],"\n#define IWDG_BASE (APB1PERIPH_BASE + 0x3000)",["$","br","br-4",{}],"\n#define SPI2_BASE (APB1PERIPH_BASE + 0x3800)",["$","br","br-5",{}],"\n#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00)",["$","br","br-6",{}],"\n¤ #define USART2_BASE (APB1PERIPH_BASE + 0x4400)",["$","br","br-7",{}],"\n#define USART3_BASE (APB1PERIPH_BASE + 0x4800)",["$","br","br-8",{}],"\n..#define USART5_BASE (APB1PERIPH_BASE + 0x5000)",["$","br","br-9",{}],"\n#define I2C1_BASE (APB1PERIPH_BASE + 0x5400)",["$","br","br-10",{}],"\n#define I2C2_BASE (APB1PERIPH_BASE + 0x5800)",["$","br","br-11",{}],"\n#define USB_FS_BASE (APB1PERIPH_BASE + 0x5C00)",["$","br","br-12",{}],"\n#define CAN1_BASE (APB1PERIPH_BASE + 0x6400)",["$","br","br-13",{}],"\n#define CAN2_BASE (APB1PERIPH_BASE + 0x6800)",["$","br","br-14",{}],"\n#define BKP_BASE (APB1PERIPH_BASE + 0x6C00)",["$","br","br-15",{}],"\n#define PWR_BASE (APB1PERIPH_BASE + 0x7000)",["$","br","br-16",{}],"\n#define DAC_BASE (APB1PERIPH_BASE + 0x7400)"]}],"\n",["$","p","p-25",{"children":["#define AFIO_BASE (APB2PERIPH_BASE + 0x0000)",["$","br","br-0",{}],"\n#define EXTI_BASE (APB2PERIPH_BASE + 0x0400)",["$","br","br-1",{}],"\n#define GPIOA_BASE (APB2PERIPH_BASE + 0x0800)",["$","br","br-2",{}],"\n..#define GPIOE_BASE (APB2PERIPH_BASE + 0x1800)",["$","br","br-3",{}],"\n#define ADC1_BASE (APB2PERIPH_BASE + 0x2400)",["$","br","br-4",{}],"\n#define ADC2_BASE (APB2PERIPH_BASE + 0x2800)",["$","br","br-5",{}],"\n#define TIM1_BASE (APB2PERIPH_BASE + 0x2C00)",["$","br","br-6",{}],"\n#define SPI1_BASE (APB2PERIPH_BASE + 0x3000)",["$","br","br-7",{}],"\n#define USART1_BASE (APB2PERIPH_BASE + 0x3800)"]}],"\n",["$","p","p-26",{"children":["#define DMA1_BASE (AHBPERIPH_BASE + 0x0000)",["$","br","br-0",{}],"\n#define DMA1_CH1_BASE (AHBPERIPH_BASE + 0x0008)",["$","br","br-1",{}],"\n..#define DMA1_CH7_BASE (AHBPERIPH_BASE + 0x0080)",["$","br","br-2",{}],"\n#define DMA2_BASE (AHBPERIPH_BASE + 0x0400)",["$","br","br-3",{}],"\n#define DMA2_CH1_BASE (AHBPERIPH_BASE + 0x0408)",["$","br","br-4",{}],"\n..#define DMA2_CH7_BASE (AHBPERIPH_BASE + 0x0480)",["$","br","br-5",{}],"\n#define RCC_BASE (AHBPERIPH_BASE + 0x1000)",["$","br","br-6",{}],"\n#define FLASH_BASE (AHBPERIPH_BASE + 0x2000)",["$","br","br-7",{}],"\n#define CRC_BASE (AHBPERIPH_BASE + 0x3000)",["$","br","br-8",{}],"\n#define ETH_BASE (AHBPERIPH_BASE + 0x8000)",["$","br","br-9",{}],"\n#define OTG_FS_BASE (APB1PERIPH_BASE + 0x10000000)"]}],"\n",["$","p","p-27",{"children":["/",["$","em","em-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":["$","strong","strong-0",{"children":[["$","em","em-0",{"children":["/",["$","br","br-0",{}],"\n/"]}]," Peripheral declaration ",["$","em","em-1",{"children":["/",["$","br","br-0",{}],"\n/"]}]]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}]}],"/",["$","br","br-0",{}],"\n#define TIM2 ((TIM_GP_TypeDef *) TIM2_BASE )",["$","br","br-1",{}],"\n..#define TIM7 ((TIM_B_TypeDef *) TIM7_BASE )",["$","br","br-2",{}],"\n#define RTC ((RTC_TypeDef *) RTC_BASE )",["$","br","br-3",{}],"\n#define WWDG ((WWDG_TypeDef *) WWDG_BASE )",["$","br","br-4",{}],"\n#define IWDG ((IWDG_TypeDef *) IWDG_BASE )",["$","br","br-5",{}],"\n#define SPI2 ((SPI_TypeDef *) SPI2_BASE )",["$","br","br-6",{}],"\n#define SPI3 ((SPI_TypeDef *) SPI3_BASE )",["$","br","br-7",{}],"\n¤ #define USART2 ((USART_TypeDef *) USART2_BASE )",["$","br","br-8",{}],"\n#define USART3 ((USART_TypeDef *) USART3_BASE )",["$","br","br-9",{}],"\n#define USART4 ((USART_TypeDef *) USART4_BASE )",["$","br","br-10",{}],"\n#define USART5 ((USART_TypeDef *) USART5_BASE )",["$","br","br-11",{}],"\n#define I2C1 ((I2C_TypeDef *) I2C1_BASE )",["$","br","br-12",{}],"\n#define I2C2 ((I2C_TypeDef *) I2C2_BASE )",["$","br","br-13",{}],"\n#define USB_FS ((USB_FS_TypeDef *) USB_FS_BASE )",["$","br","br-14",{}],"\n#define CAN1 ((CAN_TypeDef *) CAN1_BASE )",["$","br","br-15",{}],"\n#define CAN2 ((CAN_TypeDef *) CAN2_BASE )",["$","br","br-16",{}],"\n#define BKP ((BKP_TypeDef *) BKP_BASE )",["$","br","br-17",{}],"\n#define PWR ((PWR_TypeDef *) PWR_BASE )",["$","br","br-18",{}],"\n#define DAC ((DAC_TypeDef *) DAC_BASE )",["$","br","br-19",{}],"\n#define AFIO ((AFIO_TypeDef *) AFIO_BASE )",["$","br","br-20",{}],"\n#define EXTI ((EXTI_TypeDef *) EXTI_BASE )",["$","br","br-21",{}],"\n#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE )",["$","br","br-22",{}],"\n..#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE )",["$","br","br-23",{}],"\n#define ADC1 ((ADC_TypeDef *) ADC1_BASE )",["$","br","br-24",{}],"\n#define ADC2 ((ADC_TypeDef *) ADC2_BASE )",["$","br","br-25",{}],"\n#define TIM1 ((TIM_AC_TypeDef *) TIM1_BASE )",["$","br","br-26",{}],"\n#define SPI1 ((SPI_TypeDef *) SPI1_BASE )",["$","br","br-27",{}],"\n#define USART1 ((USART_TypeDef *) USART1_BASE )",["$","br","br-28",{}],"\n#define DMA1 ((DMA_TypeDef *) DMA1_BASE )",["$","br","br-29",{}],"\n#define DMA1_CH1 ((DMA_CH_TypeDef *) DMA1_CH1_BASE)",["$","br","br-30",{}],"\n..#define DMA1_CH7 ((DMA_CH_TypeDef *) DMA1_CH7_BASE)",["$","br","br-31",{}],"\n#define DMA2 ((DMA_TypeDef *) DMA2_BASE )",["$","br","br-32",{}],"\n#define DMA2_CH1 ((DMA_CH_TypeDef *) DMA2_CH1_BASE)",["$","br","br-33",{}],"\n..#define DMA2_CH7 ((DMA_CH_TypeDef *) DMA2_CH7_BASE)",["$","br","br-34",{}],"\n#define RCC ((RCC_TypeDef *) RCC_BASE )",["$","br","br-35",{}],"\n#define FLASH ((FLASH_TypeDef *) FLASH_BASE )",["$","br","br-36",{}],"\n#define CRC ((CRC_TypeDef *) CRC_BASE )",["$","br","br-37",{}],"\n#define ETH ((ETH_TypeDef *) ETH_BASE )",["$","br","br-38",{}],"\n#define OTG_FS ((OTG_FS_TypeDef *) OTG_FS_BASE )",["$","br","br-39",{}],"\n#define OB ((OB_TypeDef *) OB_BASE )"]}],"\n",["$","p","p-28",{"children":"#endif"}]]}]]}]]}]}],["$","footer",null,{"className":"bg-muted/50 py-12","children":["$","div",null,{"className":"container mx-auto px-4","children":["$","div",null,{"className":"flex flex-col md:flex-row justify-between items-center","children":[["$","div",null,{"className":"mb-6 md:mb-0","children":[["$","$L3",null,{"href":"/","className":"text-xl font-bold tracking-tight","children":"Matthieu GUYOT"}],["$","p",null,{"className":"text-muted-foreground mt-2 max-w-md","children":"Building the future with code and security. Passionate about technology, cybersecurity, and knowledge sharing."}]]}],["$","div",null,{"className":"flex flex-col items-center md:items-end","children":[["$","div",null,{"className":"flex space-x-4 mb-4","children":[["$","a",null,{"href":"https://github.com/","target":"_blank","rel":"noopener noreferrer","aria-label":"GitHub","children":["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-github h-5 w-5","children":[["$","path","tonef",{"d":"M15 22v-4a4.8 4.8 0 0 0-1-3.5c3 0 6-2 6-5.5.08-1.25-.27-2.48-1-3.5.28-1.15.28-2.35 0-3.5 0 0-1 0-3 1.5-2.64-.5-5.36-.5-8 0C6 2 5 2 5 2c-.3 1.15-.3 2.35 0 3.5A5.403 5.403 0 0 0 4 9c0 3.5 3 5.5 6 5.5-.39.49-.68 1.05-.85 1.65-.17.6-.22 1.23-.15 1.85v4"}],["$","path","9comsn",{"d":"M9 18c-4.51 2-5-2-7-2"}],"$undefined"]}],"className":"inline-flex items-center justify-center gap-2 whitespace-nowrap text-sm font-medium ring-offset-background transition-colors focus-visible:outline-none focus-visible:ring-2 focus-visible:ring-ring focus-visible:ring-offset-2 disabled:pointer-events-none disabled:opacity-50 [&_svg]:pointer-events-none [&_svg]:size-4 [&_svg]:shrink-0 h-10 w-10 rounded-full hover:bg-primary/10 hover:text-primary"}],["$","a",null,{"href":"https://linkedin.com/","target":"_blank","rel":"noopener noreferrer","aria-label":"LinkedIn","children":["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-linkedin h-5 w-5","children":[["$","path","c2jq9f",{"d":"M16 8a6 6 0 0 1 6 6v7h-4v-7a2 2 0 0 0-2-2 2 2 0 0 0-2 2v7h-4v-7a6 6 0 0 1 6-6z"}],["$","rect","mk3on5",{"width":"4","height":"12","x":"2","y":"9"}],["$","circle","bt5ra8",{"cx":"4","cy":"4","r":"2"}],"$undefined"]}],"className":"inline-flex items-center justify-center gap-2 whitespace-nowrap text-sm font-medium ring-offset-background transition-colors focus-visible:outline-none focus-visible:ring-2 focus-visible:ring-ring focus-visible:ring-offset-2 disabled:pointer-events-none disabled:opacity-50 [&_svg]:pointer-events-none [&_svg]:size-4 [&_svg]:shrink-0 h-10 w-10 rounded-full hover:bg-primary/10 hover:text-primary"}],["$","a",null,{"href":"https://twitter.com/","target":"_blank","rel":"noopener noreferrer","aria-label":"Twitter","children":["$","svg",null,{"xmlns":"http://www.w3.org/2000/svg","width":24,"height":24,"viewBox":"0 0 24 24","fill":"none","stroke":"currentColor","strokeWidth":2,"strokeLinecap":"round","strokeLinejoin":"round","className":"lucide lucide-twitter h-5 w-5","children":[["$","path","pff0z6",{"d":"M22 4s-.7 2.1-2 3.4c1.6 10-9.4 17.3-18 11.6 2.2.1 4.4-.6 6-2C3 15.5.5 9.6 3 5c2.2 2.6 5.6 4.1 9 4-.9-4.2 4-6.6 7-3.8 1.1 0 3-1.2 3-1.2z"}],"$undefined"]}],"className":"inline-flex items-center justify-center gap-2 whitespace-nowrap text-sm font-medium ring-offset-background transition-colors focus-visible:outline-none focus-visible:ring-2 focus-visible:ring-ring focus-visible:ring-offset-2 disabled:pointer-events-none disabled:opacity-50 [&_svg]:pointer-events-none [&_svg]:size-4 [&_svg]:shrink-0 h-10 w-10 rounded-full hover:bg-primary/10 hover:text-primary"}]]}],["$","p",null,{"className":"text-sm text-muted-foreground","children":["© ",2025," Matthieu GUYOT. All rights reserved."]}]]}]]}]}]}]]}],null],null],null]},[null,["$","$L5",null,{"parallelRouterKey":"children","segmentPath":["children","knowledge-hub","children","$6","children"],"error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L7",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":"$undefined","notFoundStyles":"$undefined"}]],null]},[null,["$","$L5",null,{"parallelRouterKey":"children","segmentPath":["children","knowledge-hub","children"],"error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L7",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":"$undefined","notFoundStyles":"$undefined"}]],null]},[[[["$","link","0",{"rel":"stylesheet","href":"/_next/static/css/45f8aa93ae81327e.css","precedence":"next","crossOrigin":"$undefined"}]],["$","html",null,{"lang":"en","suppressHydrationWarning":true,"children":["$","body",null,{"className":"__className_e8ce0c","children":["$","$L8",null,{"attribute":"class","defaultTheme":"system","enableSystem":true,"disableTransitionOnChange":true,"children":["$","$L5",null,{"parallelRouterKey":"children","segmentPath":["children"],"error":"$undefined","errorStyles":"$undefined","errorScripts":"$undefined","template":["$","$L7",null,{}],"templateStyles":"$undefined","templateScripts":"$undefined","notFound":[["$","title",null,{"children":"404: This page could not be found."}],["$","div",null,{"style":{"fontFamily":"system-ui,\"Segoe UI\",Roboto,Helvetica,Arial,sans-serif,\"Apple Color Emoji\",\"Segoe UI Emoji\"","height":"100vh","textAlign":"center","display":"flex","flexDirection":"column","alignItems":"center","justifyContent":"center"},"children":["$","div",null,{"children":[["$","style",null,{"dangerouslySetInnerHTML":{"__html":"body{color:#000;background:#fff;margin:0}.next-error-h1{border-right:1px solid rgba(0,0,0,.3)}@media (prefers-color-scheme:dark){body{color:#fff;background:#000}.next-error-h1{border-right:1px solid rgba(255,255,255,.3)}}"}}],["$","h1",null,{"className":"next-error-h1","style":{"display":"inline-block","margin":"0 20px 0 0","padding":"0 23px 0 0","fontSize":24,"fontWeight":500,"verticalAlign":"top","lineHeight":"49px"},"children":"404"}],["$","div",null,{"style":{"display":"inline-block"},"children":["$","h2",null,{"style":{"fontSize":14,"fontWeight":400,"lineHeight":"49px","margin":0},"children":"This page could not be found."}]}]]}]}]],"notFoundStyles":[]}]}]}]}]],null],null],["$L9",null]]]]
9:[["$","meta","0",{"name":"viewport","content":"width=device-width, initial-scale=1"}],["$","meta","1",{"charSet":"utf-8"}],["$","title","2",{"children":"Documentation smt32 | Matthieu GUYOT"}],["$","meta","3",{"name":"description","content":"A technical documentation of communication interfaces, covering logical and physical adaptations for data exchange in digital and analog systems."}],["$","meta","4",{"name":"generator","content":"v0.dev"}],["$","meta","5",{"name":"next-size-adjust"}]]
1:null
