// Seed: 3972727156
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  logic id_2, id_3;
  assign id_2 = 1;
  assign id_1 = id_2;
endmodule
`default_nettype wire `timescale 1 ps / 1ps
`define pp_12 0
module module_1 (
    output id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input id_4,
    input logic id_5,
    output sample,
    output id_7,
    input logic id_8,
    input id_9,
    input id_10,
    output id_11
);
  logic id_12;
  always begin
    id_7 <= 1;
  end
  assign id_7 = 1;
endmodule
