{
  "design": {
    "design_info": {
      "boundary_crc": "0xE8D9EBCC1369E1BA",
      "device": "xc7z007sclg400-1",
      "gen_directory": "../../../../project_8.3.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.1",
      "validated": "true"
    },
    "design_tree": {
      "clock_divider_0": "",
      "clock_divider_divider_0": ""
    },
    "ports": {
      "rst": {
        "direction": "I"
      },
      "clk": {
        "direction": "I"
      },
      "Y": {
        "direction": "O"
      }
    },
    "components": {
      "clock_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_clock_divider_0_0",
        "xci_path": "ip\\design_1_clock_divider_0_0\\design_1_clock_divider_0_0.xci",
        "inst_hier_path": "clock_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "clock_divider_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider_divider:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_clock_divider_divider_0_0",
        "xci_path": "ip\\design_1_clock_divider_divider_0_0\\design_1_clock_divider_divider_0_0.xci",
        "inst_hier_path": "clock_divider_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "clock_divider_0/clk"
        ]
      },
      "clock_divider_0_clk_div": {
        "ports": [
          "clock_divider_0/clk_div",
          "clock_divider_divider_0/clk"
        ]
      },
      "clock_divider_divider_0_clk_div": {
        "ports": [
          "clock_divider_divider_0/clk_div",
          "Y"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "clock_divider_divider_0/rst",
          "clock_divider_0/rst"
        ]
      }
    }
  }
}