
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/vivado/RV5/RV5/RV5.srcs/sources_1/ip/imem/imem.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21312
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Environment/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1230.094 ; gain = 408.453
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [E:/vivado/RV5/RV5/RV5.runs/synth_1/.Xil/Vivado-11204-LAPTOP-7D1D3GGC/realtime/imem_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [E:/vivado/RV5/RV5/RV5.runs/synth_1/.Xil/Vivado-11204-LAPTOP-7D1D3GGC/realtime/imem_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Controller' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:23]
WARNING: [Synth 8-7071] port 'ALUControl' of module 'Controller' is unconnected for instance 'U_controller' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:54]
WARNING: [Synth 8-7023] instance 'U_controller' of module 'Controller' has 8 connections declared, but only 7 given [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:54]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-689] width (64) of port connection 'A' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
WARNING: [Synth 8-689] width (64) of port connection 'B' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
WARNING: [Synth 8-689] width (64) of port connection 'C' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
INFO: [Synth 8-6157] synthesizing module 'RAM' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-7137] Register RD1_reg in module RegFile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:48]
WARNING: [Synth 8-7137] Register RD2_reg in module RegFile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:49]
WARNING: [Synth 8-3848] Net ALUControl in module/entity CPU does not have driver. [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:53]
WARNING: [Synth 8-7129] Port instr[24] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[14] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[13] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[12] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[7] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[6] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[5] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[4] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[3] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[2] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[1] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[0] in module CPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 3989.688 ; gain = 3168.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 3989.688 ; gain = 3168.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 3989.688 ; gain = 3168.047
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3989.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/RV5/RV5/RV5.gen/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'U_imem'
Finished Parsing XDC File [e:/vivado/RV5/RV5/RV5.gen/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'U_imem'
Parsing XDC File [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[15]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[0]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[1]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[2]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[3]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[4]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[5]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[6]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[7]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[0]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[1]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[2]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[3]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[4]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[5]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[6]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[7]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:60]
Finished Parsing XDC File [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 4330.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 4330.027 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Environment/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:59 ; elapsed = 00:02:52 . Memory (MB): peak = 4331.129 ; gain = 3509.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:59 ; elapsed = 00:02:52 . Memory (MB): peak = 4331.129 ; gain = 3509.488
---------------------------------------------------------------------------------

*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/vivado/RV5/RV5/RV5.srcs/sources_1/ip/imem/imem.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13304
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Environment/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'ALU_Control', assumed default net type 'wire' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:107]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1229.797 ; gain = 408.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [E:/vivado/RV5/RV5/RV5.runs/synth_1/.Xil/Vivado-2876-LAPTOP-7D1D3GGC/realtime/imem_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [E:/vivado/RV5/RV5/RV5.runs/synth_1/.Xil/Vivado-2876-LAPTOP-7D1D3GGC/realtime/imem_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Controller' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:23]
WARNING: [Synth 8-7071] port 'ALUControl' of module 'Controller' is unconnected for instance 'U_controller' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:54]
WARNING: [Synth 8-7023] instance 'U_controller' of module 'Controller' has 8 connections declared, but only 7 given [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:54]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-689] width (64) of port connection 'A' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
WARNING: [Synth 8-689] width (64) of port connection 'B' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
WARNING: [Synth 8-689] width (64) of port connection 'C' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
INFO: [Synth 8-6157] synthesizing module 'RAM' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-3848] Net ALUControl in module/entity Controller does not have driver. [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:27]
WARNING: [Synth 8-7137] Register RD1_reg in module RegFile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:48]
WARNING: [Synth 8-7137] Register RD2_reg in module RegFile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:49]
WARNING: [Synth 8-3848] Net ALUControl in module/entity CPU does not have driver. [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:53]
WARNING: [Synth 8-7129] Port ALUControl[3] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUControl[2] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUControl[1] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALUControl[0] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[30] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[29] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[28] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[27] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[26] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[25] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[24] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[14] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[13] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[12] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[7] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[6] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[5] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[4] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[3] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[2] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[1] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[0] in module CPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 3988.113 ; gain = 3166.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 3988.113 ; gain = 3166.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:27 . Memory (MB): peak = 3988.113 ; gain = 3166.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3988.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/RV5/RV5/RV5.gen/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'U_imem'
Finished Parsing XDC File [e:/vivado/RV5/RV5/RV5.gen/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'U_imem'
Parsing XDC File [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[15]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[0]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[1]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[2]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[3]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[4]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[5]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[6]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[7]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[0]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[1]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[2]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[3]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[4]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[5]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[6]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[7]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:60]
Finished Parsing XDC File [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4349.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.541 . Memory (MB): peak = 4349.949 ; gain = 0.000

*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/vivado/RV5/RV5/RV5.srcs/sources_1/ip/imem/imem.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17328
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Environment/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.465 ; gain = 407.355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [E:/vivado/RV5/RV5/RV5.runs/synth_1/.Xil/Vivado-3832-LAPTOP-7D1D3GGC/realtime/imem_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [E:/vivado/RV5/RV5/RV5.runs/synth_1/.Xil/Vivado-3832-LAPTOP-7D1D3GGC/realtime/imem_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Controller' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:23]
WARNING: [Synth 8-7071] port 'ALUControl' of module 'Controller' is unconnected for instance 'U_controller' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:54]
WARNING: [Synth 8-7023] instance 'U_controller' of module 'Controller' has 8 connections declared, but only 7 given [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:54]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-689] width (64) of port connection 'A' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
WARNING: [Synth 8-689] width (64) of port connection 'B' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
WARNING: [Synth 8-689] width (64) of port connection 'C' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
INFO: [Synth 8-6157] synthesizing module 'RAM' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-7137] Register RD1_reg in module RegFile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:48]
WARNING: [Synth 8-7137] Register RD2_reg in module RegFile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:49]
WARNING: [Synth 8-3848] Net ALUControl in module/entity CPU does not have driver. [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:53]
WARNING: [Synth 8-7129] Port instr[24] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[14] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[13] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[12] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[7] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[6] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[5] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[4] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[3] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[2] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[1] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[0] in module CPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:36 ; elapsed = 00:01:39 . Memory (MB): peak = 3989.559 ; gain = 3168.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 3989.559 ; gain = 3168.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 3989.559 ; gain = 3168.449
---------------------------------------------------------------------------------

*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
E:/vivado/RV5/RV5/RV5.srcs/sources_1/ip/imem/imem.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2432
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Environment/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1228.750 ; gain = 407.922
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'imem' [E:/vivado/RV5/RV5/RV5.runs/synth_1/.Xil/Vivado-4112-LAPTOP-7D1D3GGC/realtime/imem_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [E:/vivado/RV5/RV5/RV5.runs/synth_1/.Xil/Vivado-4112-LAPTOP-7D1D3GGC/realtime/imem_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Controller' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/Controller.v:23]
WARNING: [Synth 8-7071] port 'ALUControl' of module 'Controller' is unconnected for instance 'U_controller' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:54]
WARNING: [Synth 8-7023] instance 'U_controller' of module 'Controller' has 8 connections declared, but only 7 given [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:54]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ALU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/ALU.v:22]
WARNING: [Synth 8-689] width (64) of port connection 'A' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
WARNING: [Synth 8-689] width (64) of port connection 'B' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
WARNING: [Synth 8-689] width (64) of port connection 'C' does not match port width (32) of module 'ALU' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:86]
INFO: [Synth 8-6157] synthesizing module 'RAM' [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:23]
WARNING: [Synth 8-7137] Register RD1_reg in module RegFile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:48]
WARNING: [Synth 8-7137] Register RD2_reg in module RegFile has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/RegFile.v:49]
WARNING: [Synth 8-3848] Net ALUControl in module/entity CPU does not have driver. [E:/vivado/RV5/RV5/RV5.srcs/sources_1/new/CPU.v:53]
WARNING: [Synth 8-7129] Port instr[24] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[10] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[9] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[8] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[14] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[13] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[12] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[7] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[6] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[5] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[4] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[3] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[2] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[1] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw_i[0] in module CPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:50 ; elapsed = 00:01:53 . Memory (MB): peak = 3990.555 ; gain = 3169.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 3990.555 ; gain = 3169.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:54 ; elapsed = 00:01:57 . Memory (MB): peak = 3990.555 ; gain = 3169.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3990.555 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado/RV5/RV5/RV5.gen/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'U_imem'
Finished Parsing XDC File [e:/vivado/RV5/RV5/RV5.gen/sources_1/ip/imem/imem/imem_in_context.xdc] for cell 'U_imem'
Parsing XDC File [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc]
WARNING: [Vivado 12-507] No nets matched 'sw_i_IBUF[15]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[0]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[1]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[2]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[3]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[4]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[5]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[6]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'disp_seg_o[7]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[0]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[1]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[2]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[3]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[4]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[5]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[6]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'disp_an_o[7]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led_o[0]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'led_o[1]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'led_o[2]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led_o[3]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led_o[4]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led_o[5]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led_o[6]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led_o[7]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led_o[8]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led_o[9]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led_o[10]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led_o[11]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led_o[12]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led_o[13]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led_o[14]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led_o[15]'. [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc:60]
Finished Parsing XDC File [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/14315/Desktop/vivado/第二次实验/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4399.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 4399.230 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Environment/vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:25 ; elapsed = 00:03:20 . Memory (MB): peak = 4399.230 ; gain = 3578.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:25 ; elapsed = 00:03:20 . Memory (MB): peak = 4399.230 ; gain = 3578.402
---------------------------------------------------------------------------------
