{
	"author": "Prosenjit Chatterjee",
	"booktitle": "DAC",
	"crossref": "conf/dac/2005",
	"dblpkey": "conf/dac/Chatterjee05",
	"doi": "10.1145/1065579.1065757",
	"ee": "http://doi.acm.org/10.1145/1065579.1065757",
	"pages": "674-677",
	"publisher": "ACM",
	"stemmed": ["streamlin", "verif", "process", "with", "formal", "properti", "verif", "to", "meet", "high", "compress", "design", "cycl"],
	"tag": ["design", "process", "verification"],
	"title": "Streamline verification process with formal property verification to meet highly compressed design cycle",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2005
}