{
  "models": { "ILA":"m0", "VERILOG": "m1" },
  "state mapping": {
      "out": "out",
      "out": "out"
    },

  "interface mapping": {
      "clk":"**CLOCK**"
  },
  "mapping control": [
   ]
}
