0011 0001 0000 0000; start at 3100

;resetting
0101 000 000 1 00000; AND, R0, R0, #0; LEA
0101 001 001 1 00000; AND, R1, R1, #0; 
0101 010 010 1 00000; AND, R2, R2, #0; ODD
0101 011 011 1 00000; AND, R3, R3, #0; 
0101 100 100 1 00000; AND, R4, R4, #0; ASCII MASK
0101 101 101 1 00000; AND, R5, R5, #0; 
0101 110 110 1 00000; AND, R6, R6, #0; 
0101 111 111 1 00000; AND, R7, R7, #0; @3108

1110 000 0 1111 0111; LEA, R0, x3200 = FA = 1111 1010; @3109

0001 100 100 1 10000; ADD, R4, R4, 1 #-16;
0001 100 100 1 10000; ADD, R4, R4, 1 #-16;
0001 100 100 1 10000; ADD, R4, R4, 1 #-16; R1 = -48

0110 010 000 000011; LDR, R2, R0, 000011; Loading ASCII value to R2
0001 010 100 000 010; ADD, R2, R4, 000 R2; Converting ASCII to decimal
0111 010 000 000011; STR, R2, R0, 000011; 

0110 010 000 000100; LDR, R2, R0, 000100; 
0001 010 100 000 010; ADD, R2, R4, 000 R2; 
0111 010 000 000100; STR, R2, R0, 000100; 

0110 010 000 000101; LDR, R2, R0, 000101; 
0001 010 100 000 010; ADD, R2, R4, 000 R2;
0111 010 000 000101; STR, R2, R0, 000101;

0110 010 000 000110; LDR, R2, R0, 000110; 
0001 010 100 000 010; ADD, R2, R4, 000 R2;
0111 010 000 000110; STR, R2, R0, 000110;

0110 010 000 000111; LDR, R2, R0, 000111; 
0001 010 100 000 010; ADD, R2, R4, 000 R2;
0111 010 000 000111; STR, R2, R0, 000111;

;Reset registers 2,4
0101 010 010 1 00000; AND, R2, R2, #0;
0101 100 100 1 00000; AND, R4, R4, #0;

0110 010 000 000011; LDR, R2, R0, 000011; Memory referencing
0001 001 010 000 001; Adding R2 to R1

0110 010 000 000100; LDR, R2, R0, 000100; Memory referencing
0001 001 010 000 001; Adding R2 to R1

0110 010 000 000101; LDR, R2, R0, 000101; Memory referencing
0001 001 010 000 001; Adding R2 to R1

0110 010 000 000110; LDR, R2, R0, 000110; Memory referencing
0001 001 010 000 001; Adding R2 to R1

0110 010 000 000111; LDR, R2, R0, 000111; Memory referencing
0001 001 010 000 001; Adding R2 to R1

0111 001 000 000000; Stores R1 to x3200

;SUM is DONE

;resetting registers
0101 001 001 1 00000; Reset R1
0101 010 010 1 00000; Reset R2

0110 001 000 000011; LDR, R1, R0, 000011; Loading x3203 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 010 000000001; BRz, #1
0001 010 001 000 010; ADD, R2, R1, R2

0110 001 000 000100; LDR, R1, R0, 000100; Loading x3204 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 010 000000001; BRz, #1
0001 010 001 000 010; ADD, R2, R1, R2

0110 001 000 000101; LDR, R1, R0, 000101; Loading x3205 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 010 000000001; BRz, #1
0001 010 001 000 010; ADD, R2, R1, R2

0110 001 000 000110; LDR, R1, R0, 000110; Loading x3206 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 010 000000001; BRz, #1
0001 010 001 000 010; ADD, R2, R1, R2

0110 001 000 000111; LDR, R1, R0, 000111; Loading x3207 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 010 000000001; BRz, #1
0001 010 001 000 010; ADD, R2, R1, R2

0111 010 000 000001; Stores R2 to x3201

;ODD is DONE

;resetting registers
0101 001 001 1 00000; Reset R1
0101 010 010 1 00000; Reset R2
0101 011 011 1 00000; Reset R3

0110 001 000 000011; LDR, R1, R0, 000011; Loading x3203 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 001 000000001; BRp, #1
0001 010 001 000 010; ADD, R2, R1, R2

0110 001 000 000100; LDR, R1, R0, 000100; Loading x3204 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 001 000000001; BRp, #1
0001 010 001 000 010; ADD, R2, R1, R2

0110 001 000 000101; LDR, R1, R0, 000101; Loading x3205 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 001 000000001; BRp, #1
0001 010 001 000 010; ADD, R2, R1, R2

0110 001 000 000110; LDR, R1, R0, 000110; Loading x3206 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 001 000000001; BRp, #1
0001 010 001 000 010; ADD, R2, R1, R2

0110 001 000 000111; LDR, R1, R0, 000111; Loading x3207 to R1
0101 011 001 1 00001; AND, R3, R1, 1 00001;
0000 001 000000001; BRp, #1
0001 010 001 000 010; ADD, R2, R1, R2

0111 010 000 000010; Stores R2 to x3202

;EVEN is DONE
