// Seed: 2618856955
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri0 id_3
);
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    output tri1 id_2
);
  tri id_4;
  assign id_4 = 1;
  assign id_2 = 1;
  supply0 id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
  assign id_1 = 1;
  assign id_0 = id_5;
endmodule
module module_2 ();
  timeprecision 1ps;
  always @(1) id_1 = 1;
endmodule
module module_3 ();
  assign id_1 = id_1;
  wire id_2;
  module_2();
  wire id_3;
endmodule
