$date
	Sun Oct 23 05:42:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#259797
b11100 !
1"
#259798
b11100 &
b11100 %
1$
#259799
0"
#259802
b1110 &
b1110 %
#259806
b111 &
b111 %
#259810
b10110 &
b10110 %
#259814
b1011 &
b1011 %
#259818
b100010 &
b100010 %
#259822
b10001 &
b10001 %
#259826
b110100 &
b110100 %
#259830
b11010 &
b11010 %
#259834
b1101 &
b1101 %
#259838
b101000 &
b101000 %
#259842
b10100 &
b10100 %
#259846
b1010 &
b1010 %
#259850
b101 &
b101 %
#259854
b10000 &
b10000 %
#259858
b1000 &
b1000 %
#259862
b100 &
b100 %
#259866
b10 &
b10 %
#259870
b1 &
1#
b1 %
#259874
b0 &
b0 %
0#
0$
#1243569
b1100 !
1"
#1243570
b1100 &
b1100 %
1$
#1243571
0"
#1243574
b110 &
b110 %
#1243578
b11 &
b11 %
#1243582
b1010 &
b1010 %
#1243586
b101 &
b101 %
#1243590
b10000 &
b10000 %
#1243594
b1000 &
b1000 %
#1243598
b100 &
b100 %
#1243602
b10 &
b10 %
#1243606
b1 &
1#
b1 %
#1243610
b0 &
b0 %
0#
0$
#2233397
b10100 !
1"
#2233398
b10100 &
b10100 %
1$
#2233399
0"
#2233402
b1010 &
b1010 %
#2233406
b101 &
b101 %
#2233410
b10000 &
b10000 %
#2233414
b1000 &
b1000 %
#2233418
b100 &
b100 %
#2233422
b10 &
b10 %
#2233426
b1 &
b1 %
1#
#2233430
b0 &
0#
b0 %
0$
#4500012
