#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x631eb430ad10 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x631eb433ca50_0 .var "clk", 0 0;
v0x631eb433cb10_0 .net "instr_opcode", 5 0, L_0x631eb434f1a0;  1 drivers
v0x631eb433cbd0_0 .var/i "passedTests", 31 0;
v0x631eb433cc70_0 .net "prog_count", 31 0, L_0x631eb434f050;  1 drivers
v0x631eb433cd30_0 .net "reg1_addr", 4 0, L_0x631eb434f210;  1 drivers
v0x631eb433ce20_0 .net "reg1_data", 31 0, L_0x631eb434f360;  1 drivers
v0x631eb433cec0_0 .net "reg2_addr", 4 0, L_0x631eb434f460;  1 drivers
v0x631eb433cf60_0 .net "reg2_data", 31 0, L_0x631eb434f510;  1 drivers
v0x631eb433d000_0 .var "rst", 0 0;
v0x631eb433d0a0_0 .var/i "totalTests", 31 0;
v0x631eb433d160_0 .net "write_reg_addr", 4 0, L_0x631eb434f5d0;  1 drivers
v0x631eb433d220_0 .net "write_reg_data", 31 0, L_0x631eb434f6e0;  1 drivers
E_0x631eb42d7320 .event negedge, v0x631eb4333620_0;
E_0x631eb42d7490 .event negedge, v0x631eb4339410_0;
S_0x631eb4309810 .scope task, "test_case" "test_case" 2 76, 2 76 0, S_0x631eb430ad10;
 .timescale -9 -12;
v0x631eb42f7730_0 .var "instr_opcode_exp", 5 0;
v0x631eb4300f40_0 .var "prog_count_exp", 31 0;
v0x631eb42ff670_0 .var "reg1_addr_exp", 4 0;
v0x631eb43324f0_0 .var "reg1_data_exp", 31 0;
v0x631eb43325d0_0 .var "reg2_addr_exp", 4 0;
v0x631eb43326b0_0 .var "reg2_data_exp", 31 0;
v0x631eb4332790_0 .var "write_reg_addr_exp", 4 0;
v0x631eb4332870_0 .var "write_reg_data_exp", 31 0;
E_0x631eb42d7980 .event posedge, v0x631eb4333620_0;
TD_processor_tb.test_case ;
    %wait E_0x631eb42d7980;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631eb433d0a0_0, 0, 32;
    %load/vec4 v0x631eb433cc70_0;
    %load/vec4 v0x631eb4300f40_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x631eb433cb10_0;
    %load/vec4 v0x631eb42f7730_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_0.7, 14;
    %load/vec4 v0x631eb433cd30_0;
    %load/vec4 v0x631eb42ff670_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.7;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.6, 13;
    %load/vec4 v0x631eb433ce20_0;
    %load/vec4 v0x631eb43324f0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.6;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.5, 12;
    %load/vec4 v0x631eb433cec0_0;
    %load/vec4 v0x631eb43325d0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.4, 11;
    %load/vec4 v0x631eb433cf60_0;
    %load/vec4 v0x631eb43326b0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v0x631eb433d160_0;
    %load/vec4 v0x631eb4332790_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x631eb433d220_0;
    %load/vec4 v0x631eb4332870_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x631eb433cbd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631eb433cbd0_0, 0, 32;
    %vpi_call 2 99 "$display", "passed." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 101 "$display", "\012failed - expected: PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x631eb4300f40_0, v0x631eb42f7730_0, v0x631eb42ff670_0, v0x631eb43324f0_0, v0x631eb43325d0_0, v0x631eb43326b0_0, v0x631eb4332790_0, v0x631eb4332870_0 {0 0 0};
    %vpi_call 2 103 "$display", "       - got     : PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x631eb433cc70_0, v0x631eb433cb10_0, v0x631eb433cd30_0, v0x631eb433ce20_0, v0x631eb433cec0_0, v0x631eb433cf60_0, v0x631eb433d160_0, v0x631eb433d220_0 {0 0 0};
T_0.1 ;
    %end;
S_0x631eb4309b90 .scope module, "uut" "lab04" 2 46, 3 418 0, S_0x631eb430ad10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x631eb434ec70 .functor AND 1, v0x631eb4338080_0, v0x631eb4337150_0, C4<1>, C4<1>;
L_0x631eb434f050 .functor BUFZ 32, v0x631eb4339ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x631eb434f1a0 .functor BUFZ 6, L_0x631eb434e120, C4<000000>, C4<000000>, C4<000000>;
L_0x631eb434f210 .functor BUFZ 5, L_0x631eb434e210, C4<00000>, C4<00000>, C4<00000>;
L_0x631eb434f360 .functor BUFZ 32, L_0x631eb433d4a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x631eb434f460 .functor BUFZ 5, L_0x631eb434e370, C4<00000>, C4<00000>, C4<00000>;
L_0x631eb434f510 .functor BUFZ 32, L_0x631eb433d790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x631eb434f5d0 .functor BUFZ 5, v0x631eb43343d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x631eb434f6e0 .functor BUFZ 32, v0x631eb43349a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x631eb433a1e0_0 .net "ALU_Zero", 0 0, v0x631eb4337150_0;  1 drivers
v0x631eb433a2a0_0 .net "AluResult", 31 0, v0x631eb4336fe0_0;  1 drivers
v0x631eb433a390_0 .net "Branch", 0 0, v0x631eb4338080_0;  1 drivers
v0x631eb433a460_0 .net "Data_val", 31 0, L_0x631eb434dc70;  1 drivers
v0x631eb433a550_0 .net "PC", 31 0, L_0x631eb434f050;  alias, 1 drivers
v0x631eb433a660_0 .net "PC+4", 31 0, v0x631eb4336730_0;  1 drivers
v0x631eb433a720_0 .net "PC_NEXT", 31 0, v0x631eb4335980_0;  1 drivers
v0x631eb433a830_0 .net "PC_temp", 31 0, v0x631eb4339ee0_0;  1 drivers
v0x631eb433a940_0 .net "Reg_dst", 0 0, v0x631eb4338480_0;  1 drivers
v0x631eb433a9e0_0 .net *"_ivl_27", 29 0, L_0x631eb434edd0;  1 drivers
L_0x7af3902f5210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631eb433aac0_0 .net/2u *"_ivl_31", 1 0, L_0x7af3902f5210;  1 drivers
v0x631eb433aba0_0 .net "alu_cntrl", 3 0, v0x631eb4335ed0_0;  1 drivers
v0x631eb433acb0_0 .net "alu_op", 1 0, v0x631eb4337ed0_0;  1 drivers
v0x631eb433adc0_0 .net "alu_src", 0 0, v0x631eb4337fb0_0;  1 drivers
v0x631eb433aeb0_0 .net "clk", 0 0, v0x631eb433ca50_0;  1 drivers
v0x631eb433afe0_0 .net "dst_addr", 4 0, L_0x631eb434f5d0;  alias, 1 drivers
v0x631eb433b0c0_0 .net "dst_addr_temp", 4 0, v0x631eb43343d0_0;  1 drivers
v0x631eb433b180_0 .net "dst_data", 31 0, L_0x631eb434f6e0;  alias, 1 drivers
v0x631eb433b260_0 .net "dst_data_temp", 31 0, v0x631eb43349a0_0;  1 drivers
v0x631eb433b370_0 .net "imm", 31 0, L_0x631eb434eae0;  1 drivers
v0x631eb433b480_0 .net "memRead", 0 0, v0x631eb43381f0_0;  1 drivers
v0x631eb433b570_0 .net "memToReg", 0 0, v0x631eb43382e0_0;  1 drivers
v0x631eb433b660_0 .net "memWrite", 0 0, v0x631eb43383b0_0;  1 drivers
v0x631eb433b750_0 .net "opcode", 5 0, L_0x631eb434f1a0;  alias, 1 drivers
v0x631eb433b830_0 .net "opcode_temp", 5 0, L_0x631eb434e120;  1 drivers
v0x631eb433b8f0_0 .net "reg_write", 0 0, v0x631eb4338550_0;  1 drivers
v0x631eb433b9e0_0 .net "rst", 0 0, v0x631eb433d000_0;  1 drivers
v0x631eb433bad0_0 .net "s0", 15 0, L_0x631eb434e580;  1 drivers
v0x631eb433bb70_0 .net "s1", 4 0, L_0x631eb434e4a0;  1 drivers
v0x631eb433bc10_0 .net "s2", 5 0, L_0x631eb434eb80;  1 drivers
v0x631eb433bcb0_0 .net "s3", 31 0, v0x631eb43351a0_0;  1 drivers
v0x631eb433bda0_0 .net "s4", 0 0, L_0x631eb434ec70;  1 drivers
v0x631eb433be40_0 .net "s5", 31 0, v0x631eb43377e0_0;  1 drivers
v0x631eb433bf30_0 .net "s6", 31 0, L_0x631eb434ef00;  1 drivers
v0x631eb433bff0_0 .net "s7", 7 0, L_0x631eb434e080;  1 drivers
v0x631eb433c090_0 .net "s8", 7 0, L_0x631eb434d8d0;  1 drivers
v0x631eb433c130_0 .net "s9", 31 0, L_0x631eb434df70;  1 drivers
v0x631eb433c1d0_0 .net "src1_addr", 4 0, L_0x631eb434f210;  alias, 1 drivers
v0x631eb433c290_0 .net "src1_addr_temp", 4 0, L_0x631eb434e210;  1 drivers
v0x631eb433c350_0 .net "src1_out", 31 0, L_0x631eb434f360;  alias, 1 drivers
v0x631eb433c410_0 .net "src1_out_temp", 31 0, L_0x631eb433d4a0;  1 drivers
v0x631eb433c520_0 .net "src2_addr", 4 0, L_0x631eb434f460;  alias, 1 drivers
v0x631eb433c600_0 .net "src2_addr_temp", 4 0, L_0x631eb434e370;  1 drivers
v0x631eb433c710_0 .net "src2_out", 31 0, L_0x631eb434f510;  alias, 1 drivers
v0x631eb433c7f0_0 .net "src2_out_temp", 31 0, L_0x631eb433d790;  1 drivers
L_0x631eb434d8d0 .part v0x631eb4339ee0_0, 2, 8;
L_0x631eb434e080 .part v0x631eb4336fe0_0, 0, 8;
L_0x631eb434e120 .part L_0x631eb434df70, 26, 6;
L_0x631eb434e210 .part L_0x631eb434df70, 21, 5;
L_0x631eb434e370 .part L_0x631eb434df70, 16, 5;
L_0x631eb434e4a0 .part L_0x631eb434df70, 11, 5;
L_0x631eb434e580 .part L_0x631eb434df70, 0, 16;
L_0x631eb434eb80 .part L_0x631eb434e580, 0, 6;
L_0x631eb434edd0 .part L_0x631eb434eae0, 2, 30;
L_0x631eb434ef00 .concat8 [ 2 30 0 0], L_0x7af3902f5210, L_0x631eb434edd0;
S_0x631eb4309f10 .scope module, "DIG_BitExtender_i9" "DIG_BitExtender" 3 561, 3 338 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x631eb42ff710 .param/l "inputBits" 0 3 339, +C4<00000000000000000000000000010000>;
P_0x631eb42ff750 .param/l "outputBits" 0 3 340, +C4<00000000000000000000000000100000>;
v0x631eb4332b30_0 .net *"_ivl_1", 0 0, L_0x631eb434e620;  1 drivers
v0x631eb4332c30_0 .net *"_ivl_2", 15 0, L_0x631eb434e6c0;  1 drivers
v0x631eb4332d10_0 .net "in", 15 0, L_0x631eb434e580;  alias, 1 drivers
v0x631eb4332dd0_0 .net "out", 31 0, L_0x631eb434eae0;  alias, 1 drivers
L_0x631eb434e620 .part L_0x631eb434e580, 15, 1;
LS_0x631eb434e6c0_0_0 .concat [ 1 1 1 1], L_0x631eb434e620, L_0x631eb434e620, L_0x631eb434e620, L_0x631eb434e620;
LS_0x631eb434e6c0_0_4 .concat [ 1 1 1 1], L_0x631eb434e620, L_0x631eb434e620, L_0x631eb434e620, L_0x631eb434e620;
LS_0x631eb434e6c0_0_8 .concat [ 1 1 1 1], L_0x631eb434e620, L_0x631eb434e620, L_0x631eb434e620, L_0x631eb434e620;
LS_0x631eb434e6c0_0_12 .concat [ 1 1 1 1], L_0x631eb434e620, L_0x631eb434e620, L_0x631eb434e620, L_0x631eb434e620;
L_0x631eb434e6c0 .concat [ 4 4 4 4], LS_0x631eb434e6c0_0_0, LS_0x631eb434e6c0_0_4, LS_0x631eb434e6c0_0_8, LS_0x631eb434e6c0_0_12;
L_0x631eb434eae0 .concat [ 16 16 0 0], L_0x631eb434e580, L_0x631eb434e6c0;
S_0x631eb430a290 .scope module, "DIG_RAMDualAccess_i7" "DIG_RAMDualAccess" 3 529, 3 210 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x631eb430b1f0 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x631eb430b230 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x631eb434df70 .functor BUFZ 32, L_0x631eb434dd60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x631eb4333160_0 .net "1A", 7 0, L_0x631eb434e080;  alias, 1 drivers
v0x631eb4333240_0 .net "1D", 31 0, L_0x631eb434dc70;  alias, 1 drivers
v0x631eb4333320_0 .net "1Din", 31 0, L_0x631eb433d790;  alias, 1 drivers
v0x631eb4333410_0 .net "2A", 7 0, L_0x631eb434d8d0;  alias, 1 drivers
v0x631eb43334f0_0 .net "2D", 31 0, L_0x631eb434df70;  alias, 1 drivers
v0x631eb4333620_0 .net "C", 0 0, v0x631eb433ca50_0;  alias, 1 drivers
v0x631eb43336e0_0 .net *"_ivl_0", 31 0, L_0x631eb434da10;  1 drivers
v0x631eb43337c0_0 .net *"_ivl_10", 31 0, L_0x631eb434dd60;  1 drivers
v0x631eb43338a0_0 .net *"_ivl_12", 9 0, L_0x631eb434de30;  1 drivers
L_0x7af3902f51c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631eb4333980_0 .net *"_ivl_15", 1 0, L_0x7af3902f51c8;  1 drivers
v0x631eb4333a60_0 .net *"_ivl_2", 9 0, L_0x631eb434dae0;  1 drivers
L_0x7af3902f5180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631eb4333b40_0 .net *"_ivl_5", 1 0, L_0x7af3902f5180;  1 drivers
o0x7af39033e4f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x631eb4333c20_0 name=_ivl_6
v0x631eb4333d00_0 .net "ld", 0 0, v0x631eb43381f0_0;  alias, 1 drivers
v0x631eb4333dc0 .array "memory", 255 0, 31 0;
v0x631eb4333e80_0 .net "str", 0 0, v0x631eb43383b0_0;  alias, 1 drivers
L_0x631eb434da10 .array/port v0x631eb4333dc0, L_0x631eb434dae0;
L_0x631eb434dae0 .concat [ 8 2 0 0], L_0x631eb434e080, L_0x7af3902f5180;
L_0x631eb434dc70 .functor MUXZ 32, o0x7af39033e4f8, L_0x631eb434da10, v0x631eb43381f0_0, C4<>;
L_0x631eb434dd60 .array/port v0x631eb4333dc0, L_0x631eb434de30;
L_0x631eb434de30 .concat [ 8 2 0 0], L_0x631eb434d8d0, L_0x7af3902f51c8;
S_0x631eb430a610 .scope module, "Mux_2x1_NBits_i10" "Mux_2x1_NBits" 3 569, 3 191 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x631eb4334040 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x631eb43341f0_0 .net "in_0", 4 0, L_0x631eb434e370;  alias, 1 drivers
v0x631eb43342f0_0 .net "in_1", 4 0, L_0x631eb434e4a0;  alias, 1 drivers
v0x631eb43343d0_0 .var "out", 4 0;
v0x631eb43344c0_0 .net "sel", 0 0, v0x631eb4338480_0;  alias, 1 drivers
E_0x631eb42965b0 .event anyedge, v0x631eb43344c0_0, v0x631eb43341f0_0, v0x631eb43342f0_0;
S_0x631eb430a990 .scope module, "Mux_2x1_NBits_i12" "Mux_2x1_NBits" 3 584, 3 191 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x631eb43346a0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x631eb43347b0_0 .net "in_0", 31 0, v0x631eb4336fe0_0;  alias, 1 drivers
v0x631eb43348b0_0 .net "in_1", 31 0, L_0x631eb434dc70;  alias, 1 drivers
v0x631eb43349a0_0 .var "out", 31 0;
v0x631eb4334a70_0 .net "sel", 0 0, v0x631eb43382e0_0;  alias, 1 drivers
E_0x631eb4318dc0 .event anyedge, v0x631eb4334a70_0, v0x631eb43347b0_0, v0x631eb4333240_0;
S_0x631eb4334c00 .scope module, "Mux_2x1_NBits_i4" "Mux_2x1_NBits" 3 502, 3 191 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x631eb4334e30 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x631eb4334fc0_0 .net "in_0", 31 0, L_0x631eb433d790;  alias, 1 drivers
v0x631eb43350d0_0 .net "in_1", 31 0, L_0x631eb434eae0;  alias, 1 drivers
v0x631eb43351a0_0 .var "out", 31 0;
v0x631eb4335270_0 .net "sel", 0 0, v0x631eb4337fb0_0;  alias, 1 drivers
E_0x631eb4334f40 .event anyedge, v0x631eb4335270_0, v0x631eb4333320_0, v0x631eb4332dd0_0;
S_0x631eb4335400 .scope module, "Mux_2x1_NBits_i5" "Mux_2x1_NBits" 3 511, 3 191 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x631eb43355e0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x631eb43357a0_0 .net "in_0", 31 0, v0x631eb4336730_0;  alias, 1 drivers
v0x631eb43358a0_0 .net "in_1", 31 0, v0x631eb43377e0_0;  alias, 1 drivers
v0x631eb4335980_0 .var "out", 31 0;
v0x631eb4335a70_0 .net "sel", 0 0, L_0x631eb434ec70;  alias, 1 drivers
E_0x631eb4335720 .event anyedge, v0x631eb4335a70_0, v0x631eb43357a0_0, v0x631eb43358a0_0;
S_0x631eb4335c00 .scope module, "alu_control_i11" "alu_control" 3 576, 3 389 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x631eb4335ed0_0 .var "alu_control", 3 0;
v0x631eb4335fd0_0 .net "alu_op", 1 0, v0x631eb4337ed0_0;  alias, 1 drivers
v0x631eb43360b0_0 .net "funct", 5 0, L_0x631eb434eb80;  alias, 1 drivers
E_0x631eb4335e50 .event anyedge, v0x631eb4335fd0_0, v0x631eb43360b0_0;
S_0x631eb43361f0 .scope module, "alu_i2" "alu" 3 484, 3 155 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x631eb4336460_0 .net "A", 31 0, v0x631eb4339ee0_0;  alias, 1 drivers
L_0x7af3902f50f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x631eb4336560_0 .net "B", 31 0, L_0x7af3902f50f0;  1 drivers
L_0x7af3902f50a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x631eb4336640_0 .net "alu_control", 3 0, L_0x7af3902f50a8;  1 drivers
v0x631eb4336730_0 .var "result", 31 0;
v0x631eb4336820_0 .var "temp", 31 0;
v0x631eb4336930_0 .var "zero", 0 0;
E_0x631eb4336400 .event anyedge, v0x631eb4336560_0, v0x631eb4336460_0, v0x631eb4336640_0;
S_0x631eb4336a90 .scope module, "alu_i3" "alu" 3 492, 3 155 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x631eb4336cf0_0 .net "A", 31 0, L_0x631eb433d4a0;  alias, 1 drivers
v0x631eb4336df0_0 .net "B", 31 0, v0x631eb43351a0_0;  alias, 1 drivers
v0x631eb4336ee0_0 .net "alu_control", 3 0, v0x631eb4335ed0_0;  alias, 1 drivers
v0x631eb4336fe0_0 .var "result", 31 0;
v0x631eb43370b0_0 .var "temp", 31 0;
v0x631eb4337150_0 .var "zero", 0 0;
E_0x631eb4336c70 .event anyedge, v0x631eb43351a0_0, v0x631eb4336cf0_0, v0x631eb4335ed0_0;
S_0x631eb43372b0 .scope module, "alu_i6" "alu" 3 518, 3 155 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x631eb4337510_0 .net "A", 31 0, L_0x631eb434ef00;  alias, 1 drivers
v0x631eb4337610_0 .net "B", 31 0, v0x631eb4336730_0;  alias, 1 drivers
L_0x7af3902f5138 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x631eb4337720_0 .net "alu_control", 3 0, L_0x7af3902f5138;  1 drivers
v0x631eb43377e0_0 .var "result", 31 0;
v0x631eb43378d0_0 .var "temp", 31 0;
v0x631eb43379e0_0 .var "zero", 0 0;
E_0x631eb4337490 .event anyedge, v0x631eb43357a0_0, v0x631eb4337510_0, v0x631eb4337720_0;
S_0x631eb4337b40 .scope module, "control_unit_i8" "control_unit" 3 546, 3 269 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x631eb4337ed0_0 .var "alu_op", 1 0;
v0x631eb4337fb0_0 .var "alu_src", 0 0;
v0x631eb4338080_0 .var "branch", 0 0;
v0x631eb4338150_0 .net "instr_op", 5 0, L_0x631eb434e120;  alias, 1 drivers
v0x631eb43381f0_0 .var "mem_read", 0 0;
v0x631eb43382e0_0 .var "mem_to_reg", 0 0;
v0x631eb43383b0_0 .var "mem_write", 0 0;
v0x631eb4338480_0 .var "reg_dst", 0 0;
v0x631eb4338550_0 .var "reg_write", 0 0;
E_0x631eb4337e50 .event anyedge, v0x631eb4338150_0;
S_0x631eb4338740 .scope module, "cpu_registers_i1" "cpu_registers" 3 472, 3 81 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x631eb433d4a0 .functor BUFZ 32, L_0x631eb433d2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x631eb433d790 .functor BUFZ 32, L_0x631eb433d580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x631eb4338a00 .array "RFILE", 0 31, 31 0;
v0x631eb4338ae0_0 .net *"_ivl_0", 31 0, L_0x631eb433d2c0;  1 drivers
v0x631eb4338bc0_0 .net *"_ivl_10", 6 0, L_0x631eb433d620;  1 drivers
L_0x7af3902f5060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631eb4338cb0_0 .net *"_ivl_13", 1 0, L_0x7af3902f5060;  1 drivers
v0x631eb4338d90_0 .net *"_ivl_2", 6 0, L_0x631eb433d360;  1 drivers
L_0x7af3902f5018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x631eb4338ec0_0 .net *"_ivl_5", 1 0, L_0x7af3902f5018;  1 drivers
v0x631eb4338fa0_0 .net *"_ivl_8", 31 0, L_0x631eb433d580;  1 drivers
v0x631eb4339080_0 .net "clk", 0 0, v0x631eb433ca50_0;  alias, 1 drivers
v0x631eb4339120_0 .net "data_in", 31 0, v0x631eb43349a0_0;  alias, 1 drivers
v0x631eb4339280_0 .net "dst_addr", 4 0, v0x631eb43343d0_0;  alias, 1 drivers
v0x631eb4339350_0 .var/i "i", 31 0;
v0x631eb4339410_0 .net "rst", 0 0, v0x631eb433d000_0;  alias, 1 drivers
v0x631eb43394d0_0 .net "src1_addr", 4 0, L_0x631eb434e210;  alias, 1 drivers
v0x631eb43395b0_0 .net "src1_out", 31 0, L_0x631eb433d4a0;  alias, 1 drivers
v0x631eb43396a0_0 .net "src2_addr", 4 0, L_0x631eb434e370;  alias, 1 drivers
v0x631eb4339770_0 .net "src2_out", 31 0, L_0x631eb433d790;  alias, 1 drivers
v0x631eb4339810_0 .net "write_en", 0 0, v0x631eb4338550_0;  alias, 1 drivers
L_0x631eb433d2c0 .array/port v0x631eb4338a00, L_0x631eb433d360;
L_0x631eb433d360 .concat [ 5 2 0 0], L_0x631eb434e210, L_0x7af3902f5018;
L_0x631eb433d580 .array/port v0x631eb4338a00, L_0x631eb433d620;
L_0x631eb433d620 .concat [ 5 2 0 0], L_0x631eb434e370, L_0x7af3902f5060;
S_0x631eb4339a00 .scope module, "gen_register_i0" "gen_register" 3 464, 3 29 0, S_0x631eb4309b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x631eb4339b90 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x631eb4339d10_0 .net "clk", 0 0, v0x631eb433ca50_0;  alias, 1 drivers
v0x631eb4339e20_0 .net "data_in", 31 0, v0x631eb4335980_0;  alias, 1 drivers
v0x631eb4339ee0_0 .var "data_out", 31 0;
v0x631eb4339fe0_0 .net "rst", 0 0, v0x631eb433d000_0;  alias, 1 drivers
v0x631eb433a0b0_0 .net "write_en", 0 0, v0x631eb433ca50_0;  alias, 1 drivers
E_0x631eb4339c90 .event posedge, v0x631eb4333620_0, v0x631eb4339410_0;
    .scope S_0x631eb4339a00;
T_1 ;
    %wait E_0x631eb4339c90;
    %load/vec4 v0x631eb4339fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x631eb4339ee0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x631eb4339d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x631eb433a0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x631eb4339e20_0;
    %assign/vec4 v0x631eb4339ee0_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x631eb4338740;
T_2 ;
    %wait E_0x631eb42d7980;
    %load/vec4 v0x631eb4339410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb4339350_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x631eb4339350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x631eb4339350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x631eb4338a00, 0, 4;
    %load/vec4 v0x631eb4339350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x631eb4339350_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x631eb4339810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x631eb4339120_0;
    %load/vec4 v0x631eb4339280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x631eb4338a00, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x631eb43361f0;
T_3 ;
    %wait E_0x631eb4336400;
    %load/vec4 v0x631eb4336640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb4336820_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x631eb4336460_0;
    %load/vec4 v0x631eb4336560_0;
    %and;
    %store/vec4 v0x631eb4336730_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x631eb4336460_0;
    %load/vec4 v0x631eb4336560_0;
    %or;
    %store/vec4 v0x631eb4336730_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x631eb4336460_0;
    %load/vec4 v0x631eb4336560_0;
    %add;
    %store/vec4 v0x631eb4336730_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x631eb4336460_0;
    %load/vec4 v0x631eb4336560_0;
    %sub;
    %store/vec4 v0x631eb4336730_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x631eb4336460_0;
    %load/vec4 v0x631eb4336560_0;
    %or;
    %inv;
    %store/vec4 v0x631eb4336730_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x631eb4336460_0;
    %load/vec4 v0x631eb4336560_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x631eb4336730_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x631eb4336730_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x631eb4336930_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x631eb4336a90;
T_4 ;
    %wait E_0x631eb4336c70;
    %load/vec4 v0x631eb4336ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43370b0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x631eb4336cf0_0;
    %load/vec4 v0x631eb4336df0_0;
    %and;
    %store/vec4 v0x631eb4336fe0_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x631eb4336cf0_0;
    %load/vec4 v0x631eb4336df0_0;
    %or;
    %store/vec4 v0x631eb4336fe0_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x631eb4336cf0_0;
    %load/vec4 v0x631eb4336df0_0;
    %add;
    %store/vec4 v0x631eb4336fe0_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x631eb4336cf0_0;
    %load/vec4 v0x631eb4336df0_0;
    %sub;
    %store/vec4 v0x631eb4336fe0_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x631eb4336cf0_0;
    %load/vec4 v0x631eb4336df0_0;
    %or;
    %inv;
    %store/vec4 v0x631eb4336fe0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x631eb4336cf0_0;
    %load/vec4 v0x631eb4336df0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x631eb4336fe0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v0x631eb4336fe0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %pad/s 1;
    %store/vec4 v0x631eb4337150_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x631eb4334c00;
T_5 ;
    %wait E_0x631eb4334f40;
    %load/vec4 v0x631eb4335270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43351a0_0, 0, 32;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x631eb4334fc0_0;
    %store/vec4 v0x631eb43351a0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x631eb43350d0_0;
    %store/vec4 v0x631eb43351a0_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x631eb4335400;
T_6 ;
    %wait E_0x631eb4335720;
    %load/vec4 v0x631eb4335a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb4335980_0, 0, 32;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x631eb43357a0_0;
    %store/vec4 v0x631eb4335980_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x631eb43358a0_0;
    %store/vec4 v0x631eb4335980_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x631eb43372b0;
T_7 ;
    %wait E_0x631eb4337490;
    %load/vec4 v0x631eb4337720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43378d0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x631eb4337510_0;
    %load/vec4 v0x631eb4337610_0;
    %and;
    %store/vec4 v0x631eb43377e0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x631eb4337510_0;
    %load/vec4 v0x631eb4337610_0;
    %or;
    %store/vec4 v0x631eb43377e0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x631eb4337510_0;
    %load/vec4 v0x631eb4337610_0;
    %add;
    %store/vec4 v0x631eb43377e0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x631eb4337510_0;
    %load/vec4 v0x631eb4337610_0;
    %sub;
    %store/vec4 v0x631eb43377e0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x631eb4337510_0;
    %load/vec4 v0x631eb4337610_0;
    %or;
    %inv;
    %store/vec4 v0x631eb43377e0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x631eb4337510_0;
    %load/vec4 v0x631eb4337610_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x631eb43377e0_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x631eb43377e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x631eb43379e0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x631eb430a290;
T_8 ;
    %wait E_0x631eb42d7980;
    %load/vec4 v0x631eb4333e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x631eb4333320_0;
    %load/vec4 v0x631eb4333160_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x631eb4333dc0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x631eb4337b40;
T_9 ;
    %wait E_0x631eb4337e50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb4338480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb4338080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb43381f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb43382e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x631eb4337ed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb43383b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb4337fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb4338550_0, 0, 1;
    %load/vec4 v0x631eb4338150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb4338080_0, 0, 1;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb4338480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb4338550_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x631eb4337ed0_0, 0, 2;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb4337fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb4338550_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb4337fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb43382e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb4338550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb43381f0_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb4337fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb43383b0_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb4338480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb4338080_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x631eb4337ed0_0, 0, 2;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x631eb430a610;
T_10 ;
    %wait E_0x631eb42965b0;
    %load/vec4 v0x631eb43344c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x631eb43343d0_0, 0, 5;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x631eb43341f0_0;
    %store/vec4 v0x631eb43343d0_0, 0, 5;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x631eb43342f0_0;
    %store/vec4 v0x631eb43343d0_0, 0, 5;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x631eb4335c00;
T_11 ;
    %wait E_0x631eb4335e50;
    %load/vec4 v0x631eb4335fd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x631eb4335ed0_0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x631eb4335fd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x631eb4335ed0_0, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x631eb43360b0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x631eb4335ed0_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x631eb4335ed0_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x631eb4335ed0_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x631eb4335ed0_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x631eb4335ed0_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x631eb4335ed0_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x631eb4335ed0_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x631eb430a990;
T_12 ;
    %wait E_0x631eb4318dc0;
    %load/vec4 v0x631eb4334a70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43349a0_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x631eb43347b0_0;
    %store/vec4 v0x631eb43349a0_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x631eb43348b0_0;
    %store/vec4 v0x631eb43349a0_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x631eb430ad10;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb433cbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb433d0a0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x631eb430ad10;
T_14 ;
    %vpi_call 2 38 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x631eb430ad10;
T_15 ;
    %vpi_call 2 43 "$readmemb", "init.coe", v0x631eb4333dc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x631eb430ad10;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb433ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb433d000_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb433ca50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x631eb433d000_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb433d000_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x631eb433ca50_0, 0, 1;
T_16.0 ;
    %delay 50000, 0;
    %load/vec4 v0x631eb433ca50_0;
    %inv;
    %store/vec4 v0x631eb433ca50_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x631eb430ad10;
T_17 ;
    %wait E_0x631eb42d7490;
    %wait E_0x631eb42d7320;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 115 "$write", "Test Case %0d: lw $v0 31($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 118 "$write", "Test Case %0d: add $v1 $v0 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 121 "$write", "Test Case %0d: sw $v1 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 132, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 124 "$write", "Test Case %0d: sub $a0 $v1 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 127 "$write", "Test Case %0d: addi $a1 $v1 12...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 130 "$write", "Test Case %0d: and $a2 $a1 $v1...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 133 "$write", "Test Case %0d: or $a3 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 254, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 136 "$write", "Test Case %0d: nor $t0 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 139 "$write", "Test Case %0d: slt $a2 $a1 $a0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 142 "$write", "Test Case %0d: beq $a2 $zero -8...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x631eb433d0a0_0;
    %addi 1, 0, 32;
    %vpi_call 2 145 "$write", "Test Case %0d: lw $t0 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x631eb4300f40_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x631eb42f7730_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x631eb42ff670_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x631eb43324f0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x631eb43325d0_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x631eb43326b0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x631eb4332790_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x631eb4332870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x631eb4309810;
    %join;
    %vpi_call 2 148 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 149 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x631eb433cbd0_0, v0x631eb433d0a0_0 {0 0 0};
    %vpi_call 2 150 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab04_tb.v";
    "lab04.v";
