/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC_SAR_ADC_SAR */
.set ADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_Bypass */
.set ADC_SAR_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set ADC_SAR_Bypass__0__MASK, 0x10
.set ADC_SAR_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_Bypass__0__PORT, 0
.set ADC_SAR_Bypass__0__SHIFT, 4
.set ADC_SAR_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ADC_SAR_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_Bypass__MASK, 0x10
.set ADC_SAR_Bypass__PORT, 0
.set ADC_SAR_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_Bypass__SHIFT, 4
.set ADC_SAR_Bypass__SLW, CYREG_PRT0_SLW

/* ADC_SAR_IRQ */
.set ADC_SAR_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_IRQ__INTC_MASK, 0x10
.set ADC_SAR_IRQ__INTC_NUMBER, 4
.set ADC_SAR_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set ADC_SAR_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_theACLK */
.set ADC_SAR_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_theACLK__INDEX, 0x00
.set ADC_SAR_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_theACLK__PM_STBY_MSK, 0x01

/* COMP_FAST */
.set COMP_FAST_ctComp__CLK, CYREG_CMP2_CLK
.set COMP_FAST_ctComp__CMP_MASK, 0x04
.set COMP_FAST_ctComp__CMP_NUMBER, 2
.set COMP_FAST_ctComp__CR, CYREG_CMP2_CR
.set COMP_FAST_ctComp__LUT__CR, CYREG_LUT2_CR
.set COMP_FAST_ctComp__LUT__MSK, CYREG_LUT_MSK
.set COMP_FAST_ctComp__LUT__MSK_MASK, 0x04
.set COMP_FAST_ctComp__LUT__MSK_SHIFT, 2
.set COMP_FAST_ctComp__LUT__MX, CYREG_LUT2_MX
.set COMP_FAST_ctComp__LUT__SR, CYREG_LUT_SR
.set COMP_FAST_ctComp__LUT__SR_MASK, 0x04
.set COMP_FAST_ctComp__LUT__SR_SHIFT, 2
.set COMP_FAST_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set COMP_FAST_ctComp__PM_ACT_MSK, 0x04
.set COMP_FAST_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set COMP_FAST_ctComp__PM_STBY_MSK, 0x04
.set COMP_FAST_ctComp__SW0, CYREG_CMP2_SW0
.set COMP_FAST_ctComp__SW2, CYREG_CMP2_SW2
.set COMP_FAST_ctComp__SW3, CYREG_CMP2_SW3
.set COMP_FAST_ctComp__SW4, CYREG_CMP2_SW4
.set COMP_FAST_ctComp__SW6, CYREG_CMP2_SW6
.set COMP_FAST_ctComp__TR0, CYREG_CMP2_TR0
.set COMP_FAST_ctComp__TR1, CYREG_CMP2_TR1
.set COMP_FAST_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP2_TR0
.set COMP_FAST_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
.set COMP_FAST_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP2_TR1
.set COMP_FAST_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
.set COMP_FAST_ctComp__WRK, CYREG_CMP_WRK
.set COMP_FAST_ctComp__WRK_MASK, 0x04
.set COMP_FAST_ctComp__WRK_SHIFT, 2

/* COMP_SLOW */
.set COMP_SLOW_ctComp__CLK, CYREG_CMP0_CLK
.set COMP_SLOW_ctComp__CMP_MASK, 0x01
.set COMP_SLOW_ctComp__CMP_NUMBER, 0
.set COMP_SLOW_ctComp__CR, CYREG_CMP0_CR
.set COMP_SLOW_ctComp__LUT__CR, CYREG_LUT0_CR
.set COMP_SLOW_ctComp__LUT__MSK, CYREG_LUT_MSK
.set COMP_SLOW_ctComp__LUT__MSK_MASK, 0x01
.set COMP_SLOW_ctComp__LUT__MSK_SHIFT, 0
.set COMP_SLOW_ctComp__LUT__MX, CYREG_LUT0_MX
.set COMP_SLOW_ctComp__LUT__SR, CYREG_LUT_SR
.set COMP_SLOW_ctComp__LUT__SR_MASK, 0x01
.set COMP_SLOW_ctComp__LUT__SR_SHIFT, 0
.set COMP_SLOW_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set COMP_SLOW_ctComp__PM_ACT_MSK, 0x01
.set COMP_SLOW_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set COMP_SLOW_ctComp__PM_STBY_MSK, 0x01
.set COMP_SLOW_ctComp__SW0, CYREG_CMP0_SW0
.set COMP_SLOW_ctComp__SW2, CYREG_CMP0_SW2
.set COMP_SLOW_ctComp__SW3, CYREG_CMP0_SW3
.set COMP_SLOW_ctComp__SW4, CYREG_CMP0_SW4
.set COMP_SLOW_ctComp__SW6, CYREG_CMP0_SW6
.set COMP_SLOW_ctComp__TR0, CYREG_CMP0_TR0
.set COMP_SLOW_ctComp__TR1, CYREG_CMP0_TR1
.set COMP_SLOW_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set COMP_SLOW_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set COMP_SLOW_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set COMP_SLOW_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set COMP_SLOW_ctComp__WRK, CYREG_CMP_WRK
.set COMP_SLOW_ctComp__WRK_MASK, 0x01
.set COMP_SLOW_ctComp__WRK_SHIFT, 0

/* CREG_INIT_TX */
.set CREG_INIT_TX_Sync_ctrl_reg__REMOVED, 1

/* CREG_INJ_DONE */
.set CREG_INJ_DONE_Sync_ctrl_reg__0__MASK, 0x01
.set CREG_INJ_DONE_Sync_ctrl_reg__0__POS, 0
.set CREG_INJ_DONE_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set CREG_INJ_DONE_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set CREG_INJ_DONE_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set CREG_INJ_DONE_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set CREG_INJ_DONE_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set CREG_INJ_DONE_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set CREG_INJ_DONE_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set CREG_INJ_DONE_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set CREG_INJ_DONE_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set CREG_INJ_DONE_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set CREG_INJ_DONE_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set CREG_INJ_DONE_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set CREG_INJ_DONE_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set CREG_INJ_DONE_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set CREG_INJ_DONE_Sync_ctrl_reg__MASK, 0x01
.set CREG_INJ_DONE_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set CREG_INJ_DONE_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set CREG_INJ_DONE_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* CREG_L */
.set CREG_L_Sync_ctrl_reg__0__MASK, 0x01
.set CREG_L_Sync_ctrl_reg__0__POS, 0
.set CREG_L_Sync_ctrl_reg__1__MASK, 0x02
.set CREG_L_Sync_ctrl_reg__1__POS, 1
.set CREG_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set CREG_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set CREG_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set CREG_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set CREG_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set CREG_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set CREG_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set CREG_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set CREG_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set CREG_L_Sync_ctrl_reg__2__MASK, 0x04
.set CREG_L_Sync_ctrl_reg__2__POS, 2
.set CREG_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set CREG_L_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set CREG_L_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set CREG_L_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set CREG_L_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set CREG_L_Sync_ctrl_reg__MASK, 0x07
.set CREG_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set CREG_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set CREG_L_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* CREG_PAY */
.set CREG_PAY_Sync_ctrl_reg__0__MASK, 0x01
.set CREG_PAY_Sync_ctrl_reg__0__POS, 0
.set CREG_PAY_Sync_ctrl_reg__1__MASK, 0x02
.set CREG_PAY_Sync_ctrl_reg__1__POS, 1
.set CREG_PAY_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set CREG_PAY_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set CREG_PAY_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set CREG_PAY_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set CREG_PAY_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set CREG_PAY_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set CREG_PAY_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set CREG_PAY_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set CREG_PAY_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set CREG_PAY_Sync_ctrl_reg__2__MASK, 0x04
.set CREG_PAY_Sync_ctrl_reg__2__POS, 2
.set CREG_PAY_Sync_ctrl_reg__3__MASK, 0x08
.set CREG_PAY_Sync_ctrl_reg__3__POS, 3
.set CREG_PAY_Sync_ctrl_reg__4__MASK, 0x10
.set CREG_PAY_Sync_ctrl_reg__4__POS, 4
.set CREG_PAY_Sync_ctrl_reg__5__MASK, 0x20
.set CREG_PAY_Sync_ctrl_reg__5__POS, 5
.set CREG_PAY_Sync_ctrl_reg__6__MASK, 0x40
.set CREG_PAY_Sync_ctrl_reg__6__POS, 6
.set CREG_PAY_Sync_ctrl_reg__7__MASK, 0x80
.set CREG_PAY_Sync_ctrl_reg__7__POS, 7
.set CREG_PAY_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set CREG_PAY_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set CREG_PAY_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set CREG_PAY_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set CREG_PAY_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set CREG_PAY_Sync_ctrl_reg__MASK, 0xFF
.set CREG_PAY_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set CREG_PAY_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set CREG_PAY_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* CREG_RX_SLOTS1 */
.set CREG_RX_SLOTS1_Sync_ctrl_reg__0__MASK, 0x01
.set CREG_RX_SLOTS1_Sync_ctrl_reg__0__POS, 0
.set CREG_RX_SLOTS1_Sync_ctrl_reg__1__MASK, 0x02
.set CREG_RX_SLOTS1_Sync_ctrl_reg__1__POS, 1
.set CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set CREG_RX_SLOTS1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set CREG_RX_SLOTS1_Sync_ctrl_reg__2__MASK, 0x04
.set CREG_RX_SLOTS1_Sync_ctrl_reg__2__POS, 2
.set CREG_RX_SLOTS1_Sync_ctrl_reg__3__MASK, 0x08
.set CREG_RX_SLOTS1_Sync_ctrl_reg__3__POS, 3
.set CREG_RX_SLOTS1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB09_CTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__MASK, 0x0F
.set CREG_RX_SLOTS1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set CREG_RX_SLOTS1_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB09_MSK

/* CREG_RX_SLOTS2 */
.set CREG_RX_SLOTS2_Sync_ctrl_reg__REMOVED, 1

/* CREG_SER */
.set CREG_SER_Sync_ctrl_reg__0__MASK, 0x01
.set CREG_SER_Sync_ctrl_reg__0__POS, 0
.set CREG_SER_Sync_ctrl_reg__1__MASK, 0x02
.set CREG_SER_Sync_ctrl_reg__1__POS, 1
.set CREG_SER_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set CREG_SER_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set CREG_SER_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set CREG_SER_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB05_06_CTL
.set CREG_SER_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB05_06_CTL
.set CREG_SER_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB05_06_MSK
.set CREG_SER_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set CREG_SER_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB05_06_MSK
.set CREG_SER_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB05_06_MSK
.set CREG_SER_Sync_ctrl_reg__2__MASK, 0x04
.set CREG_SER_Sync_ctrl_reg__2__POS, 2
.set CREG_SER_Sync_ctrl_reg__3__MASK, 0x08
.set CREG_SER_Sync_ctrl_reg__3__POS, 3
.set CREG_SER_Sync_ctrl_reg__4__MASK, 0x10
.set CREG_SER_Sync_ctrl_reg__4__POS, 4
.set CREG_SER_Sync_ctrl_reg__5__MASK, 0x20
.set CREG_SER_Sync_ctrl_reg__5__POS, 5
.set CREG_SER_Sync_ctrl_reg__6__MASK, 0x40
.set CREG_SER_Sync_ctrl_reg__6__POS, 6
.set CREG_SER_Sync_ctrl_reg__7__MASK, 0x80
.set CREG_SER_Sync_ctrl_reg__7__POS, 7
.set CREG_SER_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set CREG_SER_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB05_CTL
.set CREG_SER_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB05_ST_CTL
.set CREG_SER_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB05_CTL
.set CREG_SER_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB05_ST_CTL
.set CREG_SER_Sync_ctrl_reg__MASK, 0xFF
.set CREG_SER_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set CREG_SER_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set CREG_SER_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB05_MSK

/* DAC_FAST */
.set DAC_FAST_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DAC_FAST_DMA__DRQ_NUMBER, 4
.set DAC_FAST_DMA__NUMBEROF_TDS, 0
.set DAC_FAST_DMA__PRIORITY, 2
.set DAC_FAST_DMA__TERMIN_EN, 0
.set DAC_FAST_DMA__TERMIN_SEL, 0
.set DAC_FAST_DMA__TERMOUT0_EN, 0
.set DAC_FAST_DMA__TERMOUT0_SEL, 0
.set DAC_FAST_DMA__TERMOUT1_EN, 0
.set DAC_FAST_DMA__TERMOUT1_SEL, 0
.set DAC_FAST_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set DAC_FAST_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set DAC_FAST_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set DAC_FAST_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set DAC_FAST_IntClock__INDEX, 0x03
.set DAC_FAST_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DAC_FAST_IntClock__PM_ACT_MSK, 0x08
.set DAC_FAST_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DAC_FAST_IntClock__PM_STBY_MSK, 0x08
.set DAC_FAST_VDAC8_viDAC8__CR0, CYREG_DAC1_CR0
.set DAC_FAST_VDAC8_viDAC8__CR1, CYREG_DAC1_CR1
.set DAC_FAST_VDAC8_viDAC8__D, CYREG_DAC1_D
.set DAC_FAST_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DAC_FAST_VDAC8_viDAC8__PM_ACT_MSK, 0x02
.set DAC_FAST_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DAC_FAST_VDAC8_viDAC8__PM_STBY_MSK, 0x02
.set DAC_FAST_VDAC8_viDAC8__STROBE, CYREG_DAC1_STROBE
.set DAC_FAST_VDAC8_viDAC8__SW0, CYREG_DAC1_SW0
.set DAC_FAST_VDAC8_viDAC8__SW2, CYREG_DAC1_SW2
.set DAC_FAST_VDAC8_viDAC8__SW3, CYREG_DAC1_SW3
.set DAC_FAST_VDAC8_viDAC8__SW4, CYREG_DAC1_SW4
.set DAC_FAST_VDAC8_viDAC8__TR, CYREG_DAC1_TR
.set DAC_FAST_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set DAC_FAST_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set DAC_FAST_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set DAC_FAST_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set DAC_FAST_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set DAC_FAST_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set DAC_FAST_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set DAC_FAST_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set DAC_FAST_VDAC8_viDAC8__TST, CYREG_DAC1_TST

/* DAC_SLOW */
.set DAC_SLOW_DMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set DAC_SLOW_DMA__DRQ_NUMBER, 5
.set DAC_SLOW_DMA__NUMBEROF_TDS, 0
.set DAC_SLOW_DMA__PRIORITY, 2
.set DAC_SLOW_DMA__TERMIN_EN, 0
.set DAC_SLOW_DMA__TERMIN_SEL, 0
.set DAC_SLOW_DMA__TERMOUT0_EN, 0
.set DAC_SLOW_DMA__TERMOUT0_SEL, 0
.set DAC_SLOW_DMA__TERMOUT1_EN, 0
.set DAC_SLOW_DMA__TERMOUT1_SEL, 0
.set DAC_SLOW_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set DAC_SLOW_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set DAC_SLOW_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set DAC_SLOW_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set DAC_SLOW_IntClock__INDEX, 0x02
.set DAC_SLOW_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DAC_SLOW_IntClock__PM_ACT_MSK, 0x04
.set DAC_SLOW_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DAC_SLOW_IntClock__PM_STBY_MSK, 0x04
.set DAC_SLOW_VDAC8_viDAC8__CR0, CYREG_DAC3_CR0
.set DAC_SLOW_VDAC8_viDAC8__CR1, CYREG_DAC3_CR1
.set DAC_SLOW_VDAC8_viDAC8__D, CYREG_DAC3_D
.set DAC_SLOW_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DAC_SLOW_VDAC8_viDAC8__PM_ACT_MSK, 0x08
.set DAC_SLOW_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DAC_SLOW_VDAC8_viDAC8__PM_STBY_MSK, 0x08
.set DAC_SLOW_VDAC8_viDAC8__STROBE, CYREG_DAC3_STROBE
.set DAC_SLOW_VDAC8_viDAC8__SW0, CYREG_DAC3_SW0
.set DAC_SLOW_VDAC8_viDAC8__SW2, CYREG_DAC3_SW2
.set DAC_SLOW_VDAC8_viDAC8__SW3, CYREG_DAC3_SW3
.set DAC_SLOW_VDAC8_viDAC8__SW4, CYREG_DAC3_SW4
.set DAC_SLOW_VDAC8_viDAC8__TR, CYREG_DAC3_TR
.set DAC_SLOW_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set DAC_SLOW_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set DAC_SLOW_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set DAC_SLOW_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set DAC_SLOW_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set DAC_SLOW_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set DAC_SLOW_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set DAC_SLOW_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set DAC_SLOW_VDAC8_viDAC8__TST, CYREG_DAC3_TST

/* DMA_AVG */
.set DMA_AVG__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_AVG__DRQ_NUMBER, 1
.set DMA_AVG__NUMBEROF_TDS, 0
.set DMA_AVG__PRIORITY, 2
.set DMA_AVG__TERMIN_EN, 0
.set DMA_AVG__TERMIN_SEL, 0
.set DMA_AVG__TERMOUT0_EN, 0
.set DMA_AVG__TERMOUT0_SEL, 0
.set DMA_AVG__TERMOUT1_EN, 0
.set DMA_AVG__TERMOUT1_SEL, 0

/* DMA_HAM2SER */
.set DMA_HAM2SER__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_HAM2SER__DRQ_NUMBER, 2
.set DMA_HAM2SER__NUMBEROF_TDS, 0
.set DMA_HAM2SER__PRIORITY, 2
.set DMA_HAM2SER__TERMIN_EN, 0
.set DMA_HAM2SER__TERMIN_SEL, 0
.set DMA_HAM2SER__TERMOUT0_EN, 1
.set DMA_HAM2SER__TERMOUT0_SEL, 2
.set DMA_HAM2SER__TERMOUT1_EN, 0
.set DMA_HAM2SER__TERMOUT1_SEL, 0

/* DMA_PAY */
.set DMA_PAY__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_PAY__DRQ_NUMBER, 3
.set DMA_PAY__NUMBEROF_TDS, 0
.set DMA_PAY__PRIORITY, 2
.set DMA_PAY__TERMIN_EN, 0
.set DMA_PAY__TERMIN_SEL, 0
.set DMA_PAY__TERMOUT0_EN, 0
.set DMA_PAY__TERMOUT0_SEL, 0
.set DMA_PAY__TERMOUT1_EN, 0
.set DMA_PAY__TERMOUT1_SEL, 0

/* DMA_RX */
.set DMA_RX__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set DMA_RX__DRQ_NUMBER, 0
.set DMA_RX__NUMBEROF_TDS, 0
.set DMA_RX__PRIORITY, 2
.set DMA_RX__TERMIN_EN, 0
.set DMA_RX__TERMIN_SEL, 0
.set DMA_RX__TERMOUT0_EN, 1
.set DMA_RX__TERMOUT0_SEL, 0
.set DMA_RX__TERMOUT1_EN, 0
.set DMA_RX__TERMOUT1_SEL, 0

/* ISR_ADC_RX */
.set ISR_ADC_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_ADC_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_ADC_RX__INTC_MASK, 0x01
.set ISR_ADC_RX__INTC_NUMBER, 0
.set ISR_ADC_RX__INTC_PRIOR_NUM, 7
.set ISR_ADC_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ISR_ADC_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_ADC_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR_HEADER_READ */
.set ISR_HEADER_READ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_HEADER_READ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_HEADER_READ__INTC_MASK, 0x02
.set ISR_HEADER_READ__INTC_NUMBER, 1
.set ISR_HEADER_READ__INTC_PRIOR_NUM, 7
.set ISR_HEADER_READ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ISR_HEADER_READ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_HEADER_READ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR_INJ_CHECK */
.set ISR_INJ_CHECK__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_INJ_CHECK__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_INJ_CHECK__INTC_MASK, 0x04
.set ISR_INJ_CHECK__INTC_NUMBER, 2
.set ISR_INJ_CHECK__INTC_PRIOR_NUM, 7
.set ISR_INJ_CHECK__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ISR_INJ_CHECK__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_INJ_CHECK__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ISR_SYMB */
.set ISR_SYMB__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ISR_SYMB__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ISR_SYMB__INTC_MASK, 0x08
.set ISR_SYMB__INTC_NUMBER, 3
.set ISR_SYMB__INTC_PRIOR_NUM, 7
.set ISR_SYMB__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set ISR_SYMB__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ISR_SYMB__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM_LED */
.set PWM_LED_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_LED_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_LED_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set PWM_LED_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_LED_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_LED_PWMUDB_genblk8_stsreg__MASK, 0x09
.set PWM_LED_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set PWM_LED_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_LED_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set PWM_LED_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* Pin_1 */
.set Pin_1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Pin_1__0__MASK, 0x04
.set Pin_1__0__PC, CYREG_PRT0_PC2
.set Pin_1__0__PORT, 0
.set Pin_1__0__SHIFT, 2
.set Pin_1__AG, CYREG_PRT0_AG
.set Pin_1__AMUX, CYREG_PRT0_AMUX
.set Pin_1__BIE, CYREG_PRT0_BIE
.set Pin_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_1__BYP, CYREG_PRT0_BYP
.set Pin_1__CTL, CYREG_PRT0_CTL
.set Pin_1__DM0, CYREG_PRT0_DM0
.set Pin_1__DM1, CYREG_PRT0_DM1
.set Pin_1__DM2, CYREG_PRT0_DM2
.set Pin_1__DR, CYREG_PRT0_DR
.set Pin_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_1__MASK, 0x04
.set Pin_1__PORT, 0
.set Pin_1__PRT, CYREG_PRT0_PRT
.set Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_1__PS, CYREG_PRT0_PS
.set Pin_1__SHIFT, 2
.set Pin_1__SLW, CYREG_PRT0_SLW

/* Pin_2 */
.set Pin_2__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Pin_2__0__MASK, 0x02
.set Pin_2__0__PC, CYREG_IO_PC_PRT15_PC1
.set Pin_2__0__PORT, 15
.set Pin_2__0__SHIFT, 1
.set Pin_2__AG, CYREG_PRT15_AG
.set Pin_2__AMUX, CYREG_PRT15_AMUX
.set Pin_2__BIE, CYREG_PRT15_BIE
.set Pin_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_2__BYP, CYREG_PRT15_BYP
.set Pin_2__CTL, CYREG_PRT15_CTL
.set Pin_2__DM0, CYREG_PRT15_DM0
.set Pin_2__DM1, CYREG_PRT15_DM1
.set Pin_2__DM2, CYREG_PRT15_DM2
.set Pin_2__DR, CYREG_PRT15_DR
.set Pin_2__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_2__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_2__MASK, 0x02
.set Pin_2__PORT, 15
.set Pin_2__PRT, CYREG_PRT15_PRT
.set Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_2__PS, CYREG_PRT15_PS
.set Pin_2__SHIFT, 1
.set Pin_2__SLW, CYREG_PRT15_SLW

/* Pin_3 */
.set Pin_3__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Pin_3__0__MASK, 0x20
.set Pin_3__0__PC, CYREG_PRT1_PC5
.set Pin_3__0__PORT, 1
.set Pin_3__0__SHIFT, 5
.set Pin_3__AG, CYREG_PRT1_AG
.set Pin_3__AMUX, CYREG_PRT1_AMUX
.set Pin_3__BIE, CYREG_PRT1_BIE
.set Pin_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_3__BYP, CYREG_PRT1_BYP
.set Pin_3__CTL, CYREG_PRT1_CTL
.set Pin_3__DM0, CYREG_PRT1_DM0
.set Pin_3__DM1, CYREG_PRT1_DM1
.set Pin_3__DM2, CYREG_PRT1_DM2
.set Pin_3__DR, CYREG_PRT1_DR
.set Pin_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_3__MASK, 0x20
.set Pin_3__PORT, 1
.set Pin_3__PRT, CYREG_PRT1_PRT
.set Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_3__PS, CYREG_PRT1_PS
.set Pin_3__SHIFT, 5
.set Pin_3__SLW, CYREG_PRT1_SLW

/* Pin_4 */
.set Pin_4__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_4__0__MASK, 0x01
.set Pin_4__0__PC, CYREG_PRT0_PC0
.set Pin_4__0__PORT, 0
.set Pin_4__0__SHIFT, 0
.set Pin_4__AG, CYREG_PRT0_AG
.set Pin_4__AMUX, CYREG_PRT0_AMUX
.set Pin_4__BIE, CYREG_PRT0_BIE
.set Pin_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_4__BYP, CYREG_PRT0_BYP
.set Pin_4__CTL, CYREG_PRT0_CTL
.set Pin_4__DM0, CYREG_PRT0_DM0
.set Pin_4__DM1, CYREG_PRT0_DM1
.set Pin_4__DM2, CYREG_PRT0_DM2
.set Pin_4__DR, CYREG_PRT0_DR
.set Pin_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_4__MASK, 0x01
.set Pin_4__PORT, 0
.set Pin_4__PRT, CYREG_PRT0_PRT
.set Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_4__PS, CYREG_PRT0_PS
.set Pin_4__SHIFT, 0
.set Pin_4__SLW, CYREG_PRT0_SLW

/* Pin_5 */
.set Pin_5__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Pin_5__0__MASK, 0x08
.set Pin_5__0__PC, CYREG_PRT0_PC3
.set Pin_5__0__PORT, 0
.set Pin_5__0__SHIFT, 3
.set Pin_5__AG, CYREG_PRT0_AG
.set Pin_5__AMUX, CYREG_PRT0_AMUX
.set Pin_5__BIE, CYREG_PRT0_BIE
.set Pin_5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_5__BYP, CYREG_PRT0_BYP
.set Pin_5__CTL, CYREG_PRT0_CTL
.set Pin_5__DM0, CYREG_PRT0_DM0
.set Pin_5__DM1, CYREG_PRT0_DM1
.set Pin_5__DM2, CYREG_PRT0_DM2
.set Pin_5__DR, CYREG_PRT0_DR
.set Pin_5__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_5__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_5__MASK, 0x08
.set Pin_5__PORT, 0
.set Pin_5__PRT, CYREG_PRT0_PRT
.set Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_5__PS, CYREG_PRT0_PS
.set Pin_5__SHIFT, 3
.set Pin_5__SLW, CYREG_PRT0_SLW

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Rx_1__0__MASK, 0x04
.set Rx_1__0__PC, CYREG_PRT12_PC2
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 2
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x04
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 2
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* SHIFT_CLK */
.set SHIFT_CLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SHIFT_CLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SHIFT_CLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SHIFT_CLK__CFG2_SRC_SEL_MASK, 0x07
.set SHIFT_CLK__INDEX, 0x01
.set SHIFT_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SHIFT_CLK__PM_ACT_MSK, 0x02
.set SHIFT_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SHIFT_CLK__PM_STBY_MSK, 0x02

/* SLOT_CLK */
.set SLOT_CLK__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set SLOT_CLK__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set SLOT_CLK__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set SLOT_CLK__CFG2_SRC_SEL_MASK, 0x07
.set SLOT_CLK__INDEX, 0x04
.set SLOT_CLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SLOT_CLK__PM_ACT_MSK, 0x10
.set SLOT_CLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SLOT_CLK__PM_STBY_MSK, 0x10

/* SREG_HAM_OUT */
.set SREG_HAM_OUT_sts_sts_reg__1__MASK, 0x02
.set SREG_HAM_OUT_sts_sts_reg__1__POS, 1
.set SREG_HAM_OUT_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SREG_HAM_OUT_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SREG_HAM_OUT_sts_sts_reg__MASK, 0x02
.set SREG_HAM_OUT_sts_sts_reg__MASK_REG, CYREG_B0_UDB04_MSK
.set SREG_HAM_OUT_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SREG_HAM_OUT_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set SREG_HAM_OUT_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SREG_HAM_OUT_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB04_ST_CTL
.set SREG_HAM_OUT_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB04_ST_CTL
.set SREG_HAM_OUT_sts_sts_reg__STATUS_REG, CYREG_B0_UDB04_ST

/* SREG_HEAD */
.set SREG_HEAD_sts_sts_reg__0__MASK, 0x01
.set SREG_HEAD_sts_sts_reg__0__POS, 0
.set SREG_HEAD_sts_sts_reg__1__MASK, 0x02
.set SREG_HEAD_sts_sts_reg__1__POS, 1
.set SREG_HEAD_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SREG_HEAD_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SREG_HEAD_sts_sts_reg__2__MASK, 0x04
.set SREG_HEAD_sts_sts_reg__2__POS, 2
.set SREG_HEAD_sts_sts_reg__3__MASK, 0x08
.set SREG_HEAD_sts_sts_reg__3__POS, 3
.set SREG_HEAD_sts_sts_reg__MASK, 0x0F
.set SREG_HEAD_sts_sts_reg__MASK_REG, CYREG_B0_UDB06_MSK
.set SREG_HEAD_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SREG_HEAD_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SREG_HEAD_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SREG_HEAD_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set SREG_HEAD_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set SREG_HEAD_sts_sts_reg__STATUS_REG, CYREG_B0_UDB06_ST

/* SREG_SYMB */
.set SREG_SYMB_sts_sts_reg__0__MASK, 0x01
.set SREG_SYMB_sts_sts_reg__0__POS, 0
.set SREG_SYMB_sts_sts_reg__1__MASK, 0x02
.set SREG_SYMB_sts_sts_reg__1__POS, 1
.set SREG_SYMB_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set SREG_SYMB_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set SREG_SYMB_sts_sts_reg__2__MASK, 0x04
.set SREG_SYMB_sts_sts_reg__2__POS, 2
.set SREG_SYMB_sts_sts_reg__3__MASK, 0x08
.set SREG_SYMB_sts_sts_reg__3__POS, 3
.set SREG_SYMB_sts_sts_reg__4__MASK, 0x10
.set SREG_SYMB_sts_sts_reg__4__POS, 4
.set SREG_SYMB_sts_sts_reg__MASK, 0x1F
.set SREG_SYMB_sts_sts_reg__MASK_REG, CYREG_B1_UDB06_MSK
.set SREG_SYMB_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set SREG_SYMB_sts_sts_reg__STATUS_REG, CYREG_B1_UDB06_ST

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Tx_1__0__MASK, 0x02
.set Tx_1__0__PC, CYREG_PRT0_PC1
.set Tx_1__0__PORT, 0
.set Tx_1__0__SHIFT, 1
.set Tx_1__AG, CYREG_PRT0_AG
.set Tx_1__AMUX, CYREG_PRT0_AMUX
.set Tx_1__BIE, CYREG_PRT0_BIE
.set Tx_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Tx_1__BYP, CYREG_PRT0_BYP
.set Tx_1__CTL, CYREG_PRT0_CTL
.set Tx_1__DM0, CYREG_PRT0_DM0
.set Tx_1__DM1, CYREG_PRT0_DM1
.set Tx_1__DM2, CYREG_PRT0_DM2
.set Tx_1__DR, CYREG_PRT0_DR
.set Tx_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Tx_1__MASK, 0x02
.set Tx_1__PORT, 0
.set Tx_1__PRT, CYREG_PRT0_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Tx_1__PS, CYREG_PRT0_PS
.set Tx_1__SHIFT, 1
.set Tx_1__SLW, CYREG_PRT0_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB05_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB05_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB05_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B1_UDB05_MSK_ACTL
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B1_UDB05_ST_CTL
.set UART_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B1_UDB05_ST_CTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB07_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 16
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 16
.set CYDEV_CHIP_MEMBER_4D, 12
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 17
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 15
.set CYDEV_CHIP_MEMBER_4I, 21
.set CYDEV_CHIP_MEMBER_4J, 13
.set CYDEV_CHIP_MEMBER_4K, 14
.set CYDEV_CHIP_MEMBER_4L, 20
.set CYDEV_CHIP_MEMBER_4M, 19
.set CYDEV_CHIP_MEMBER_4N, 9
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 18
.set CYDEV_CHIP_MEMBER_4Q, 11
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 22
.set CYDEV_CHIP_MEMBER_FM3, 26
.set CYDEV_CHIP_MEMBER_FM4, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 23
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 24
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 25
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 0
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001E
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x0000003F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
