# compile vhdl design source files
vhdl xil_defaultlib  "../../../detector_101.srcs/sources_1/new/detector_101.vhd"
vhdl xil_defaultlib  "../../../detector_101.srcs/sim_1/new/detector_tb.vhd"

# Do not sort compile order
nosort
