<stg><name>TrotterUnitFinal</name>


<trans_list>

<trans id="182" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %logRandNumber_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %logRandNumber

]]></Node>
<StgValue><ssdm name="logRandNumber_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %dHTunnel_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dHTunnel

]]></Node>
<StgValue><ssdm name="dHTunnel_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %Beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %Beta

]]></Node>
<StgValue><ssdm name="Beta_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %downSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %downSpin

]]></Node>
<StgValue><ssdm name="downSpin_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %upSpin_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %upSpin

]]></Node>
<StgValue><ssdm name="upSpin_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %dH_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dH

]]></Node>
<StgValue><ssdm name="dH_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %iSpin_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %iSpin

]]></Node>
<StgValue><ssdm name="iSpin_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %iPack_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %iPack

]]></Node>
<StgValue><ssdm name="iPack_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:8 %stage_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %stage

]]></Node>
<StgValue><ssdm name="stage_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:9 %t_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %t_offset

]]></Node>
<StgValue><ssdm name="t_offset_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="2">
<![CDATA[
:10 %t_offset_cast = zext i2 %t_offset_read

]]></Node>
<StgValue><ssdm name="t_offset_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:11 %icmp_ln111 = icmp_ult  i13 %stage_read, i13 %t_offset_cast

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %xor_ln111 = xor i1 %icmp_ln111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln111"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:13 %or_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 1024, i2 %t_offset_read

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:14 %icmp_ln111_1 = icmp_ugt  i13 %or_ln, i13 %stage_read

]]></Node>
<StgValue><ssdm name="icmp_ln111_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %inside = and i1 %xor_ln111, i1 %icmp_ln111_1

]]></Node>
<StgValue><ssdm name="inside"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln112 = br i1 %inside, void %._crit_edge, void %branch1_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:39 %xor_ln1049 = xor i1 %upSpin_read, i1 %downSpin_read

]]></Node>
<StgValue><ssdm name="xor_ln1049"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:40 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:41 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:40 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:41 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:40 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:41 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:40 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:41 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:40 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:41 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="51" st_id="7" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:40 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:41 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:40 %sub = fsub i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:41 %add4 = fadd i32 %dH_read, i32 %dHTunnel_read

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:42 %xor_ln1049_1 = xor i1 %xor_ln1049, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1049_1"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:43 %and_ln122 = and i1 %upSpin_read, i1 %xor_ln1049_1

]]></Node>
<StgValue><ssdm name="and_ln122"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="xor_ln1049" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1_ifconv:44 %select_ln122 = select i1 %and_ln122, i32 %sub, i32 %add4

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1_ifconv:45 %select_ln1049 = select i1 %xor_ln1049, i32 %dH_read, i32 %select_ln122

]]></Node>
<StgValue><ssdm name="select_ln1049"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="62" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:46 %dHTmp = fmul i32 %select_ln1049, i32 2

]]></Node>
<StgValue><ssdm name="dHTmp"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="64" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:46 %dHTmp = fmul i32 %select_ln1049, i32 2

]]></Node>
<StgValue><ssdm name="dHTmp"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="8">
<![CDATA[
branch1_ifconv:0 %trunc_ln819 = trunc i8 %iPack_read

]]></Node>
<StgValue><ssdm name="trunc_ln819"/></StgValue>
</operation>

<operation id="67" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1_ifconv:2 %lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %iPack_read, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="68" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="4">
<![CDATA[
branch1_ifconv:3 %zext_ln819_1 = zext i4 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln819_1"/></StgValue>
</operation>

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:4 %trotters_addr = getelementptr i16 %trotters, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters_addr"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:5 %trotters1_addr = getelementptr i16 %trotters1, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters1_addr"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:6 %trotters2_addr = getelementptr i16 %trotters2, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters2_addr"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:7 %trotters3_addr = getelementptr i16 %trotters3, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters3_addr"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:8 %trotters4_addr = getelementptr i16 %trotters4, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters4_addr"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:9 %trotters5_addr = getelementptr i16 %trotters5, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters5_addr"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:10 %trotters6_addr = getelementptr i16 %trotters6, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters6_addr"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:11 %trotters7_addr = getelementptr i16 %trotters7, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters7_addr"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:12 %trotters8_addr = getelementptr i16 %trotters8, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters8_addr"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:13 %trotters9_addr = getelementptr i16 %trotters9, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters9_addr"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:14 %trotters10_addr = getelementptr i16 %trotters10, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters10_addr"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:15 %trotters11_addr = getelementptr i16 %trotters11, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters11_addr"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:16 %trotters12_addr = getelementptr i16 %trotters12, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters12_addr"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:17 %trotters13_addr = getelementptr i16 %trotters13, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters13_addr"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:18 %trotters14_addr = getelementptr i16 %trotters14, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters14_addr"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch1_ifconv:19 %trotters15_addr = getelementptr i16 %trotters15, i64 0, i64 %zext_ln819_1

]]></Node>
<StgValue><ssdm name="trotters15_addr"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:20 %trotters_load = load i4 %trotters_addr

]]></Node>
<StgValue><ssdm name="trotters_load"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:21 %trotters1_load = load i4 %trotters1_addr

]]></Node>
<StgValue><ssdm name="trotters1_load"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:22 %trotters2_load = load i4 %trotters2_addr

]]></Node>
<StgValue><ssdm name="trotters2_load"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:23 %trotters3_load = load i4 %trotters3_addr

]]></Node>
<StgValue><ssdm name="trotters3_load"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:24 %trotters4_load = load i4 %trotters4_addr

]]></Node>
<StgValue><ssdm name="trotters4_load"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:25 %trotters5_load = load i4 %trotters5_addr

]]></Node>
<StgValue><ssdm name="trotters5_load"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:26 %trotters6_load = load i4 %trotters6_addr

]]></Node>
<StgValue><ssdm name="trotters6_load"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:27 %trotters7_load = load i4 %trotters7_addr

]]></Node>
<StgValue><ssdm name="trotters7_load"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:28 %trotters8_load = load i4 %trotters8_addr

]]></Node>
<StgValue><ssdm name="trotters8_load"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:29 %trotters9_load = load i4 %trotters9_addr

]]></Node>
<StgValue><ssdm name="trotters9_load"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:30 %trotters10_load = load i4 %trotters10_addr

]]></Node>
<StgValue><ssdm name="trotters10_load"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:31 %trotters11_load = load i4 %trotters11_addr

]]></Node>
<StgValue><ssdm name="trotters11_load"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:32 %trotters12_load = load i4 %trotters12_addr

]]></Node>
<StgValue><ssdm name="trotters12_load"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:33 %trotters13_load = load i4 %trotters13_addr

]]></Node>
<StgValue><ssdm name="trotters13_load"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:34 %trotters14_load = load i4 %trotters14_addr

]]></Node>
<StgValue><ssdm name="trotters14_load"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:35 %trotters15_load = load i4 %trotters15_addr

]]></Node>
<StgValue><ssdm name="trotters15_load"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:46 %dHTmp = fmul i32 %select_ln1049, i32 2

]]></Node>
<StgValue><ssdm name="dHTmp"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:51 %div = fdiv i32 %logRandNumber_read, i32 %Beta_read

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="4">
<![CDATA[
branch1_ifconv:1 %zext_ln819 = zext i4 %trunc_ln819

]]></Node>
<StgValue><ssdm name="zext_ln819"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:20 %trotters_load = load i4 %trotters_addr

]]></Node>
<StgValue><ssdm name="trotters_load"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:21 %trotters1_load = load i4 %trotters1_addr

]]></Node>
<StgValue><ssdm name="trotters1_load"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:22 %trotters2_load = load i4 %trotters2_addr

]]></Node>
<StgValue><ssdm name="trotters2_load"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:23 %trotters3_load = load i4 %trotters3_addr

]]></Node>
<StgValue><ssdm name="trotters3_load"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:24 %trotters4_load = load i4 %trotters4_addr

]]></Node>
<StgValue><ssdm name="trotters4_load"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:25 %trotters5_load = load i4 %trotters5_addr

]]></Node>
<StgValue><ssdm name="trotters5_load"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:26 %trotters6_load = load i4 %trotters6_addr

]]></Node>
<StgValue><ssdm name="trotters6_load"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:27 %trotters7_load = load i4 %trotters7_addr

]]></Node>
<StgValue><ssdm name="trotters7_load"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:28 %trotters8_load = load i4 %trotters8_addr

]]></Node>
<StgValue><ssdm name="trotters8_load"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:29 %trotters9_load = load i4 %trotters9_addr

]]></Node>
<StgValue><ssdm name="trotters9_load"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:30 %trotters10_load = load i4 %trotters10_addr

]]></Node>
<StgValue><ssdm name="trotters10_load"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:31 %trotters11_load = load i4 %trotters11_addr

]]></Node>
<StgValue><ssdm name="trotters11_load"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:32 %trotters12_load = load i4 %trotters12_addr

]]></Node>
<StgValue><ssdm name="trotters12_load"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:33 %trotters13_load = load i4 %trotters13_addr

]]></Node>
<StgValue><ssdm name="trotters13_load"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:34 %trotters14_load = load i4 %trotters14_addr

]]></Node>
<StgValue><ssdm name="trotters14_load"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="4">
<![CDATA[
branch1_ifconv:35 %trotters15_load = load i4 %trotters15_addr

]]></Node>
<StgValue><ssdm name="trotters15_load"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="64">
<![CDATA[
branch1_ifconv:36 %p_Val2_s = mux i16 @_ssdm_op_Mux.ap_auto.16i16.i64, i16 %trotters_load, i16 %trotters1_load, i16 %trotters2_load, i16 %trotters3_load, i16 %trotters4_load, i16 %trotters5_load, i16 %trotters6_load, i16 %trotters7_load, i16 %trotters8_load, i16 %trotters9_load, i16 %trotters10_load, i16 %trotters11_load, i16 %trotters12_load, i16 %trotters13_load, i16 %trotters14_load, i16 %trotters15_load, i64 %zext_ln819

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
branch1_ifconv:37 %trunc_ln819_1 = trunc i32 %iSpin_read

]]></Node>
<StgValue><ssdm name="trunc_ln819_1"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
branch1_ifconv:38 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %p_Val2_s, i16 %trunc_ln819_1

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:46 %dHTmp = fmul i32 %select_ln1049, i32 2

]]></Node>
<StgValue><ssdm name="dHTmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
branch1_ifconv:47 %bitcast_ln132 = bitcast i32 %dHTmp

]]></Node>
<StgValue><ssdm name="bitcast_ln132"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:48 %xor_ln132 = xor i32 %bitcast_ln132, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
branch1_ifconv:49 %bitcast_ln132_1 = bitcast i32 %xor_ln132

]]></Node>
<StgValue><ssdm name="bitcast_ln132_1"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1_ifconv:50 %dHTmp_1 = select i1 %p_Result_1, i32 %bitcast_ln132_1, i32 %dHTmp

]]></Node>
<StgValue><ssdm name="dHTmp_1"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
branch1_ifconv:52 %bitcast_ln136 = bitcast i32 %dHTmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln136"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1_ifconv:53 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="32">
<![CDATA[
branch1_ifconv:54 %trunc_ln136 = trunc i32 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
branch1_ifconv:55 %bitcast_ln136_1 = bitcast i32 %div

]]></Node>
<StgValue><ssdm name="bitcast_ln136_1"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch1_ifconv:56 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="32">
<![CDATA[
branch1_ifconv:57 %trunc_ln136_1 = trunc i32 %bitcast_ln136_1

]]></Node>
<StgValue><ssdm name="trunc_ln136_1"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1_ifconv:58 %icmp_ln136 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch1_ifconv:59 %icmp_ln136_1 = icmp_eq  i23 %trunc_ln136, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_1"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch1_ifconv:61 %icmp_ln136_2 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln136_2"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch1_ifconv:62 %icmp_ln136_3 = icmp_eq  i23 %trunc_ln136_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln136_3"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:65 %tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="139" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:60 %or_ln136 = or i1 %icmp_ln136_1, i1 %icmp_ln136

]]></Node>
<StgValue><ssdm name="or_ln136"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:63 %or_ln136_1 = or i1 %icmp_ln136_3, i1 %icmp_ln136_2

]]></Node>
<StgValue><ssdm name="or_ln136_1"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:64 %and_ln136 = and i1 %or_ln136, i1 %or_ln136_1

]]></Node>
<StgValue><ssdm name="and_ln136"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1_ifconv:65 %tmp_2 = fcmp_ogt  i32 %dHTmp_1, i32 %div

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch1_ifconv:66 %and_ln136_1 = and i1 %and_ln136, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln136_1"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch1_ifconv:67 %br_ln136 = br i1 %and_ln136_1, void %._crit_edge, void %branch0

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0:0 %p_Repl2_s = xor i1 %p_Result_1, i1 1

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="32" op_3_bw="1">
<![CDATA[
branch0:1 %p_Result_s = bitset i16 @_ssdm_op_BitSet.i16.i16.i32.i1, i16 %p_Val2_s, i32 %iSpin_read, i1 %p_Repl2_s

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
branch0:2 %switch_ln838 = switch i4 %trunc_ln819, void %branch15, i4 0, void %branch033, i4 1, void %branch134, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln838"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="148" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch14:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters14_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch13:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters13_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch12:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters12_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch11:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters11_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch10:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters10_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch9:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters9_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch8:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters8_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters7_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters6_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters5_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch4:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters4_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch3:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters3_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch2:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters2_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch134:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters1_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch134:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch033:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch033:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
branch15:0 %store_ln838 = store i16 %p_Result_s, i4 %trotters15_addr

]]></Node>
<StgValue><ssdm name="store_ln838"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="trunc_ln819" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln838 = br void %branch032

]]></Node>
<StgValue><ssdm name="br_ln838"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="inside" val="1"/>
<literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch032:0 %br_ln138 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln139 = ret

]]></Node>
<StgValue><ssdm name="ret_ln139"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
