// Seed: 802081880
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input wire id_2
);
  id_4 :
  assert property (@(negedge 1'b0) 1)
  else if (1) id_4 <= #id_2 1;
  else id_4 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor  id_1
);
  initial begin : LABEL_0
    id_3 <= id_3;
    $display(1);
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri1 id_4
);
  assign id_3 = id_1;
  supply0 id_6;
  xor primCall (id_0, id_1, id_2);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4
  );
  tri0 id_8 = 1 == id_6;
endmodule
