---
MainSourceFile:  /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1211_1:  '
    FileOffset:      1211
    FilePath:        /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          61542
        Length:          0
        ReplacementText: 'VITIS_LOOP_1211_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          269006
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          269449
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          269893
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1245_1:  '
    FileOffset:      1245
    FilePath:        /opt/xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          532221
        Length:          0
        ReplacementText: 'VITIS_LOOP_1245_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_20_1:  '
    FileOffset:      20
    FilePath:        /home/shuxuan/SDMA/src/spmm_device_fpga.cpp
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          880527
        Length:          0
        ReplacementText: 'VITIS_LOOP_20_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_47_1:  '
    FileOffset:      47
    FilePath:        /home/shuxuan/SDMA/src/spmm_device_fpga.cpp
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          881024
        Length:          0
        ReplacementText: 'VITIS_LOOP_47_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_51_2:  '
    FileOffset:      51
    FilePath:        /home/shuxuan/SDMA/src/spmm_device_fpga.cpp
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          881115
        Length:          0
        ReplacementText: 'VITIS_LOOP_51_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_54_3:  '
    FileOffset:      54
    FilePath:        /home/shuxuan/SDMA/src/spmm_device_fpga.cpp
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          881212
        Length:          0
        ReplacementText: 'VITIS_LOOP_54_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_62_4:  '
    FileOffset:      62
    FilePath:        /home/shuxuan/SDMA/src/spmm_device_fpga.cpp
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          881430
        Length:          0
        ReplacementText: 'VITIS_LOOP_62_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_76_1:  '
    FileOffset:      76
    FilePath:        /home/shuxuan/SDMA/src/spmm_device_fpga.cpp
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          881655
        Length:          0
        ReplacementText: 'VITIS_LOOP_76_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_93_1:  '
    FileOffset:      93
    FilePath:        /home/shuxuan/SDMA/src/spmm_device_fpga.cpp
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          881921
        Length:          0
        ReplacementText: 'VITIS_LOOP_93_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_144_1:  '
    FileOffset:      144
    FilePath:        /home/shuxuan/SDMA/src/spmm_device_fpga.cpp
    Replacements:    
      - FilePath:        /home/shuxuan/SDMA/spmm_prj/sol1/.autopilot/db/spmm_device_fpga.pp.0.cpp
        Offset:          883878
        Length:          0
        ReplacementText: 'VITIS_LOOP_144_1: '
...
