//Modified version of nios_system_Video_DMA. Modified by Soumithri Bala and
//Peter Kuimelis.
//THIS FILE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, AND IS PROBABLY
//GARBAGE.

module video_dma_to_memory (input clk,
                                  reset,
                                  stream_data,
                                  stream_startofpacket,
											 stream_endofpacket,
                                  stream_empty,
                                  stream_valid,
                                  master_waitrequest,
                           output stream_ready,
                           output master_write,
                           output [15:0]master_writedata,
                           output inc_address,
                           output reset_address);

logic [15:0]temp_data;
logic temp_valid;

always @(posedge clk)
begin
    if (reset)
    begin
        temp_data <= 'h0;
        temp_valid <= 1'b0;
    end
    else if (stream_ready)
    begin
        temp_data <= stream_data;
        temp_valid <= stream_valid;
    end
end

assign stream_ready = ~temp_valid | ~master_waitrequest;

assign master_write = temp_valid;
assign master_writedata = temp_data;

assign inc_address = stream_ready & stream_valid;
assign reset_address = inc_address & stream_startofpacket;

endmodule
