# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DDS_COM_PG.srcs/sources_1/ip/DDS_DEL_CTR/sim/DDS_DEL_CTR.vhd" \
"../../../../DDS_COM_PG.srcs/sources_1/new/DELAY_SYNC.vhd" \
"../../../../DDS_COM_PG.srcs/sim_1/new/DELAY_TB.vhd" \

# Do not sort compile order
nosort
