// Seed: 13786702
module module_0 (
    input supply0 id_0
);
  always id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    output tri0  id_0,
    inout  uwire id_1,
    input  tri0  id_2,
    id_5,
    output wor   id_3
);
  wire id_6, id_7;
  wire id_8;
  bit id_9, id_10, id_11;
  wire id_12;
  assign id_10 = 1;
  initial @(id_9 !== -1) id_9 <= id_11;
  id_13 :
  assert property (@(posedge 1 or posedge -1 or negedge -1) id_9) id_1 = 1'b0 ? 1'h0 : id_1;
  always begin : LABEL_0
    id_3 = 1;
    id_9 = -1;
  end
  module_0 modCall_1 (id_2);
  assign modCall_1.type_0 = 0;
  wire id_14;
  reg id_15, id_16 = id_13;
  wire id_17;
endmodule
