Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 22 11:09:26 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.768        0.000                      0                 1859        0.106        0.000                      0                 1859        3.750        0.000                       0                   787  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.768        0.000                      0                 1859        0.106        0.000                      0                 1859        3.750        0.000                       0                   787  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 3.033ns (34.352%)  route 5.796ns (65.648%))
  Logic Levels:           13  (CARRY4=7 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.629     5.150    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=76, routed)          1.202     6.808    U_Core/U_DataPath/U_PC/q_reg[31]_1[7]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.670     7.602    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.726 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.577     9.303    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X60Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.456 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.662    10.118    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[4]
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.331    10.449 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.449    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.981 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.095    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.009    11.218    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.332    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.446    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.560    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.517    12.391    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.306    12.697 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.282    12.979    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.103 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.877    13.979    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA1
    SLICE_X56Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.439    14.780    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X56Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.747    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 1.687ns (19.029%)  route 7.178ns (80.971%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.626     5.147    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.303     6.869    U_Core/U_ControlUnit/Q[1]
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.296     7.165 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=102, routed)         1.357     8.522    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[4]
    SLICE_X44Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.646 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[16]_i_11/O
                         net (fo=3, routed)           0.596     9.242    U_Core/U_DataPath/U_DecReg_RFRD1/q[16]_i_11_n_0
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124     9.366 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_11/O
                         net (fo=2, routed)           0.737    10.103    U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_11_n_0
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.150    10.253 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6/O
                         net (fo=2, routed)           0.966    11.219    U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_6_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I0_O)        0.326    11.545 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[20]_i_2/O
                         net (fo=1, routed)           0.455    12.000    U_Core/U_ControlUnit/q_reg[20]
    SLICE_X49Y27         LUT5 (Prop_lut5_I0_O)        0.124    12.124 r  U_Core/U_ControlUnit/q[20]_i_1/O
                         net (fo=2, routed)           1.035    13.158    U_Core/U_ControlUnit/q_reg[31][18]
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124    13.282 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.730    14.013    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB0
    SLICE_X56Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.438    14.779    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.819    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 2.937ns (33.568%)  route 5.812ns (66.432%))
  Logic Levels:           12  (CARRY4=6 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.629     5.150    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=76, routed)          1.202     6.808    U_Core/U_DataPath/U_PC/q_reg[31]_1[7]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.670     7.602    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.726 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.577     9.303    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X60Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.456 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.662    10.118    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[4]
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.331    10.449 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.449    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.981 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.095    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.009    11.218    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.332    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.446    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.780 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/O[1]
                         net (fo=2, routed)           0.566    12.346    U_Core/U_ControlUnit/PC_Imm_AdderResult[25]
    SLICE_X59Y30         LUT6 (Prop_lut6_I1_O)        0.303    12.649 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7/O
                         net (fo=1, routed)           0.407    13.056    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_7_n_0
    SLICE_X59Y30         LUT6 (Prop_lut6_I3_O)        0.124    13.180 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.720    13.900    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X56Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.441    14.782    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.749    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 2.863ns (32.538%)  route 5.936ns (67.462%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.626     5.147    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.179     6.745    U_Core/U_ControlUnit/Q[1]
    SLICE_X59Y19         LUT4 (Prop_lut4_I0_O)        0.296     7.041 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=142, routed)         1.025     8.067    U_Core/U_DataPath/U_DecReg_RFRD1/aluSrcMuxSel
    SLICE_X50Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.191 r  U_Core/U_DataPath/U_DecReg_RFRD1/result0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.191    U_Core/U_DataPath/U_ALU/q[4]_i_9_0[1]
    SLICE_X50Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.724 r  U_Core/U_DataPath/U_ALU/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    U_Core/U_DataPath/U_ALU/result0_carry__0_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.841 r  U_Core/U_DataPath/U_ALU/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.841    U_Core/U_DataPath/U_ALU/result0_carry__1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.958 r  U_Core/U_DataPath/U_ALU/result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.958    U_Core/U_DataPath/U_ALU/result0_carry__2_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.075 r  U_Core/U_DataPath/U_ALU/result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.075    U_Core/U_DataPath/U_ALU/result0_carry__3_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.314 r  U_Core/U_DataPath/U_ALU/result0_carry__4/O[2]
                         net (fo=1, routed)           1.022    10.336    U_Core/U_DataPath/U_ALU/result0_carry__4_n_5
    SLICE_X48Y26         LUT2 (Prop_lut2_I0_O)        0.327    10.663 r  U_Core/U_DataPath/U_ALU/q[22]_i_10/O
                         net (fo=1, routed)           0.595    11.258    U_Core/U_ControlUnit/q_reg[22]_4
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.326    11.584 r  U_Core/U_ControlUnit/q[22]_i_4/O
                         net (fo=1, routed)           0.511    12.095    U_Core/U_ControlUnit/q[22]_i_4_n_0
    SLICE_X50Y27         LUT5 (Prop_lut5_I3_O)        0.124    12.219 r  U_Core/U_ControlUnit/q[22]_i_1/O
                         net (fo=2, routed)           0.873    13.092    U_Core/U_ControlUnit/q_reg[31][20]
    SLICE_X59Y29         LUT6 (Prop_lut6_I4_O)        0.124    13.216 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.730    13.946    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X56Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.438    14.779    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.829    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -13.946    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.884ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 3.051ns (34.972%)  route 5.673ns (65.028%))
  Logic Levels:           13  (CARRY4=7 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.629     5.150    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=76, routed)          1.202     6.808    U_Core/U_DataPath/U_PC/q_reg[31]_1[7]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.670     7.602    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.726 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.577     9.303    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X60Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.456 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.662    10.118    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[4]
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.331    10.449 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.449    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.981 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.095    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.009    11.218    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.332    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.446    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.560    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.894 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[1]
                         net (fo=2, routed)           0.484    12.379    U_Core/U_ControlUnit/PC_Imm_AdderResult[29]
    SLICE_X58Y29         LUT6 (Prop_lut6_I1_O)        0.303    12.682 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11/O
                         net (fo=1, routed)           0.488    13.169    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_11_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.293 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.581    13.874    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC1
    SLICE_X56Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.441    14.782    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y28         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y28         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.758    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.711ns  (logic 1.428ns (16.392%)  route 7.283ns (83.608%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.626     5.147    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/Q
                         net (fo=89, routed)          1.106     6.709    U_Core/U_ControlUnit/Q[3]
    SLICE_X61Y19         LUT6 (Prop_lut6_I3_O)        0.124     6.833 r  U_Core/U_ControlUnit/i__carry_i_12/O
                         net (fo=112, routed)         1.714     8.547    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[2]
    SLICE_X47Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.671 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[23]_i_12/O
                         net (fo=2, routed)           0.909     9.581    U_Core/U_DataPath/U_DecReg_RFRD1/q[23]_i_12_n_0
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.150     9.731 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[21]_i_8/O
                         net (fo=2, routed)           1.172    10.903    U_Core/U_ControlUnit/q_reg[20]_1
    SLICE_X48Y27         LUT6 (Prop_lut6_I4_O)        0.326    11.229 r  U_Core/U_ControlUnit/q[21]_i_3/O
                         net (fo=1, routed)           0.669    11.898    U_Core/U_ControlUnit/q[21]_i_3_n_0
    SLICE_X48Y27         LUT5 (Prop_lut5_I2_O)        0.124    12.022 r  U_Core/U_ControlUnit/q[21]_i_1/O
                         net (fo=2, routed)           0.993    13.014    U_Core/U_ControlUnit/q_reg[31][19]
    SLICE_X61Y26         LUT6 (Prop_lut6_I4_O)        0.124    13.138 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.720    13.859    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIB1
    SLICE_X56Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.438    14.779    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y26         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X56Y26         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.776    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -13.859    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.016ns  (logic 2.305ns (25.564%)  route 6.711ns (74.436%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.626     5.147    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.303     6.869    U_Core/U_ControlUnit/Q[1]
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.296     7.165 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=102, routed)         0.976     8.141    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.265 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_2/O
                         net (fo=2, routed)           0.644     8.910    U_Core/U_DataPath/U_ALU/DI[2]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.308 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.308    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.422    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.536    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.105    10.755    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X56Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.879 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.161    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.285 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.136    12.421    U_Core/U_ControlUnit/btaken
    SLICE_X59Y19         LUT5 (Prop_lut5_I0_O)        0.152    12.573 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.265    13.838    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X61Y28         LUT3 (Prop_lut3_I1_O)        0.326    14.164 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[25]_i_1__0/O
                         net (fo=1, routed)           0.000    14.164    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[25]
    SLICE_X61Y28         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.506    14.847    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)        0.031    15.103    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.164    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 3.033ns (35.065%)  route 5.617ns (64.935%))
  Logic Levels:           13  (CARRY4=7 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.629     5.150    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=76, routed)          1.202     6.808    U_Core/U_DataPath/U_PC/q_reg[31]_1[7]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.670     7.602    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.726 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.577     9.303    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X60Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.456 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.662    10.118    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[4]
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.331    10.449 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.449    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.981 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.095    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.009    11.218    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.332    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.446    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.560    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.873 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[3]
                         net (fo=2, routed)           0.517    12.391    U_Core/U_ControlUnit/PC_Imm_AdderResult[31]
    SLICE_X60Y29         LUT6 (Prop_lut6_I1_O)        0.306    12.697 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3/O
                         net (fo=1, routed)           0.282    12.979    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_3_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.103 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.697    13.800    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/DIA1
    SLICE_X56Y29         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.442    14.783    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/WCLK
    SLICE_X56Y29         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.750    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.750    
                         arrival time                         -13.800    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.044ns  (logic 2.333ns (25.795%)  route 6.711ns (74.205%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.626     5.147    U_Core/U_ControlUnit/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          1.303     6.869    U_Core/U_ControlUnit/Q[1]
    SLICE_X57Y19         LUT6 (Prop_lut6_I1_O)        0.296     7.165 r  U_Core/U_ControlUnit/i__carry_i_11/O
                         net (fo=102, routed)         0.976     8.141    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry__2[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.265 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry_i_2/O
                         net (fo=2, routed)           0.644     8.910    U_Core/U_DataPath/U_ALU/DI[2]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.308 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.308    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.422 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.422    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__0_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.536 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.536    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.650 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__2/CO[3]
                         net (fo=2, routed)           1.105    10.755    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_24_0[0]
    SLICE_X56Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.879 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1/O
                         net (fo=1, routed)           0.282    11.161    U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_6__1_n_0
    SLICE_X56Y25         LUT6 (Prop_lut6_I2_O)        0.124    11.285 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[31]_i_3__1/O
                         net (fo=1, routed)           1.136    12.421    U_Core/U_ControlUnit/btaken
    SLICE_X59Y19         LUT5 (Prop_lut5_I0_O)        0.152    12.573 r  U_Core/U_ControlUnit/q[31]_i_2__1/O
                         net (fo=32, routed)          1.265    13.838    U_Core/U_DataPath/U_PC_Imm_Adder/PCSrcMuxSel__1
    SLICE_X61Y28         LUT3 (Prop_lut3_I1_O)        0.354    14.192 r  U_Core/U_DataPath/U_PC_Imm_Adder/q[27]_i_1__0/O
                         net (fo=1, routed)           0.000    14.192    U_Core/U_DataPath/U_ExeReg_PCSrcMux/D[27]
    SLICE_X61Y28         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.506    14.847    U_Core/U_DataPath/U_ExeReg_PCSrcMux/clk_IBUF_BUFG
    SLICE_X61Y28         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X61Y28         FDCE (Setup_fdce_C_D)        0.075    15.147    U_Core/U_DataPath/U_ExeReg_PCSrcMux/q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.192    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.732ns  (logic 2.955ns (33.842%)  route 5.777ns (66.158%))
  Logic Levels:           13  (CARRY4=7 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.629     5.150    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 f  U_Core/U_DataPath/U_PC/q_reg[7]/Q
                         net (fo=76, routed)          1.202     6.808    U_Core/U_DataPath/U_PC/q_reg[31]_1[7]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.124     6.932 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.670     7.602    U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_41_n_0
    SLICE_X56Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.726 r  U_Core/U_DataPath/U_PC/RegFile_reg_r1_0_31_0_5_i_12/O
                         net (fo=38, routed)          1.577     9.303    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/ADDRC0
    SLICE_X60Y21         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     9.456 r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/O
                         net (fo=2, routed)           0.662    10.118    U_Core/U_DataPath/U_DecReg_ImmExtend/RData10[4]
    SLICE_X59Y22         LUT5 (Prop_lut5_I2_O)        0.331    10.449 r  U_Core/U_DataPath/U_DecReg_ImmExtend/y_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.449    U_Core/U_DataPath/U_PC_Imm_Adder/q_reg[7][0]
    SLICE_X59Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.981 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.981    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.095 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.095    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__1_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.209 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2/CO[3]
                         net (fo=1, routed)           0.009    11.218    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__2_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.332 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.332    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__3_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.446 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.446    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__4_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.560 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.560    U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__5_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.799 r  U_Core/U_DataPath/U_PC_Imm_Adder/y_carry__6/O[2]
                         net (fo=2, routed)           0.445    12.244    U_Core/U_ControlUnit/PC_Imm_AdderResult[30]
    SLICE_X59Y29         LUT6 (Prop_lut6_I1_O)        0.302    12.546 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_4/O
                         net (fo=1, routed)           0.495    13.041    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_4_n_0
    SLICE_X58Y29         LUT6 (Prop_lut6_I3_O)        0.124    13.165 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.717    13.882    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/DIA0
    SLICE_X56Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         1.439    14.780    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/WCLK
    SLICE_X56Y27         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X56Y27         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.844    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  0.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.564     1.447    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X57Y35         FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y35         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[27]/Q
                         net (fo=1, routed)           0.054     1.642    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2[27]
    SLICE_X56Y35         LUT4 (Prop_lut4_I3_O)        0.045     1.687 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[27]_i_1__0/O
                         net (fo=1, routed)           0.000     1.687    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[27]_i_1__0_n_0
    SLICE_X56Y35         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.832     1.959    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X56Y35         FDRE (Hold_fdre_C_D)         0.121     1.581    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.588     1.471    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[16]/Q
                         net (fo=1, routed)           0.054     1.666    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2[16]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.711 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.711    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[16]_i_1__0_n_0
    SLICE_X64Y31         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.857     1.984    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[16]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.121     1.605    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.311%)  route 0.340ns (70.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.586     1.469    u_APB_Master/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  u_APB_Master/temp_wdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_APB_Master/temp_wdata_reg[17]/Q
                         net (fo=8, routed)           0.340     1.950    u_ram/mem_reg_0[17]
    RAMB36_X2Y6          RAMB36E1                                     r  u_ram/mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.872     2.000    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.818    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.587     1.470    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[16]/Q
                         net (fo=1, routed)           0.087     1.698    u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2__0[16]
    SLICE_X64Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.743 r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000     1.743    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA[16]_i_1_n_0
    SLICE_X64Y30         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.856     1.983    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[16]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120     1.603    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.588     1.471    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X65Y31         FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2_reg[17]/Q
                         net (fo=1, routed)           0.089     1.701    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg2[17]
    SLICE_X64Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.746 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[17]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[17]_i_1__0_n_0
    SLICE_X64Y31         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.857     1.984    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.121     1.605    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.635%)  route 0.351ns (71.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.586     1.469    u_APB_Master/clk_IBUF_BUFG
    SLICE_X62Y29         FDCE                                         r  u_APB_Master/temp_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_APB_Master/temp_wdata_reg[18]/Q
                         net (fo=8, routed)           0.351     1.962    u_ram/mem_reg_0[18]
    RAMB36_X2Y6          RAMB36E1                                     r  u_ram/mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.872     2.000    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.522    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.818    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.382%)  route 0.117ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.560     1.443    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X55Y32         FDCE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0_reg[14]/Q
                         net (fo=1, routed)           0.117     1.701    u_GPIOC/u_APB_SlaveIntf_GPIO/slv_reg0__1[14]
    SLICE_X56Y32         LUT4 (Prop_lut4_I0_O)        0.045     1.746 r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA[14]_i_1__0_n_0
    SLICE_X56Y32         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.829     1.956    u_GPIOC/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X56Y32         FDRE                                         r  u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[14]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X56Y32         FDRE (Hold_fdre_C_D)         0.120     1.598    u_GPIOC/u_APB_SlaveIntf_GPIO/PRDATA_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.716%)  route 0.080ns (36.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.559     1.442    U_Core/U_DataPath/U_DecReg_RFRD2/clk_IBUF_BUFG
    SLICE_X57Y29         FDCE                                         r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y29         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[31]/Q
                         net (fo=9, routed)           0.080     1.663    U_Core/U_DataPath/U_ExeReg_RFRD2/D[31]
    SLICE_X57Y29         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.826     1.953    U_Core/U_DataPath/U_ExeReg_RFRD2/clk_IBUF_BUFG
    SLICE_X57Y29         FDCE                                         r  U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[31]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X57Y29         FDCE (Hold_fdce_C_D)         0.071     1.513    U_Core/U_DataPath/U_ExeReg_RFRD2/q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.588     1.471    u_GPIB/u_APB_SlaveIntf_GPI/clk_IBUF_BUFG
    SLICE_X60Y32         FDCE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0_reg[16]/Q
                         net (fo=1, routed)           0.049     1.684    u_GPIB/u_APB_SlaveIntf_GPI/slv_reg0__0[16]
    SLICE_X61Y32         FDRE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.856     1.983    u_GPIB/u_APB_SlaveIntf_GPI/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[16]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.047     1.531    u_GPIB/u_APB_SlaveIntf_GPI/PRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.592     1.475    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X60Y38         FDCE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y38         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2_reg[26]/Q
                         net (fo=1, routed)           0.049     1.688    u_GPIOD/u_APB_SlaveIntf_GPIO/slv_reg2__0[26]
    SLICE_X61Y38         LUT4 (Prop_lut4_I3_O)        0.045     1.733 r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     1.733    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA[26]_i_1_n_0
    SLICE_X61Y38         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=786, routed)         0.862     1.989    u_GPIOD/u_APB_SlaveIntf_GPIO/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[26]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X61Y38         FDRE (Hold_fdre_C_D)         0.092     1.580    u_GPIOD/u_APB_SlaveIntf_GPIO/PRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6    u_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X61Y19   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y19   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y18   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y19   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y18   U_Core/U_DataPath/U_DecReg_ImmExtend/q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y20   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[26]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y22   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X57Y27   U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[28]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y19   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y19   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y19   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y19   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y19   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y19   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y19   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y19   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y20   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y22   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y23   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y24   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK



