INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/lab_1-segment_indicator/lab_1-segment_indicator.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/lab_1-segment_indicator/lab_1-segment_indicator.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/lab_1-segment_indicator/lab_1-segment_indicator.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/lab_1-segment_indicator/lab_1-segment_indicator.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/lab_1-segment_indicator/lab_1-segment_indicator.srcs/sources_1/new/seven_segment_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/lab_1-segment_indicator/lab_1-segment_indicator.srcs/sources_1/new/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado2022/VivadoProjects/lab_1-segment_indicator/lab_1-segment_indicator.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
