

================================================================
== Vitis HLS Report for 'listen_port_handler'
================================================================
* Date:           Sun Dec 11 15:17:22 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        hls_recv_krnl
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.465 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_730_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       93|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       70|     -|
|Register             |        -|      -|       86|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       86|      163|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_1_fu_96_p2               |         +|   0|  0|  38|          31|           1|
    |tmp_fu_115_p2              |         +|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln730_fu_106_p2       |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  93|          86|          56|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  20|          4|    1|          4|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  14|          3|    1|          3|
    |i_reg_85                            |   9|          2|   31|         62|
    |m_axis_tcp_listen_port_TDATA_blk_n  |   9|          2|    1|          2|
    |useConn_blk_n                       |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  70|         15|   36|         75|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_reg_85                 |  31|   0|   31|          0|
    |icmp_ln730_reg_135       |   1|   0|    1|          0|
    |tmp_reg_139              |  16|   0|   16|          0|
    |useConn_read_reg_125     |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  86|   0|   86|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|              listen_port_handler|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|              listen_port_handler|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|              listen_port_handler|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|              listen_port_handler|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|              listen_port_handler|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|              listen_port_handler|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|              listen_port_handler|  return value|
|basePort                       |   in|   16|     ap_none|                         basePort|        scalar|
|useConn_dout                   |   in|   32|     ap_fifo|                          useConn|       pointer|
|useConn_empty_n                |   in|    1|     ap_fifo|                          useConn|       pointer|
|useConn_read                   |  out|    1|     ap_fifo|                          useConn|       pointer|
|m_axis_tcp_listen_port_TDATA   |  out|   16|        axis|  m_axis_tcp_listen_port_V_data_V|       pointer|
|m_axis_tcp_listen_port_TREADY  |   in|    1|        axis|  m_axis_tcp_listen_port_V_data_V|       pointer|
|m_axis_tcp_listen_port_TVALID  |  out|    1|        axis|  m_axis_tcp_listen_port_V_last_V|       pointer|
|m_axis_tcp_listen_port_TLAST   |  out|    1|        axis|  m_axis_tcp_listen_port_V_last_V|       pointer|
|m_axis_tcp_listen_port_TKEEP   |  out|    2|        axis|  m_axis_tcp_listen_port_V_keep_V|       pointer|
|m_axis_tcp_listen_port_TSTRB   |  out|    2|        axis|  m_axis_tcp_listen_port_V_strb_V|       pointer|
+-------------------------------+-----+-----+------------+---------------------------------+--------------+

