{"critical_paths": [{"from": "posedge clk$SB_IO_IN_$glb_clk", "path": [{"delay": 0.54000002145767212, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [6, 4], "port": "O"}, "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [6, 4], "port": "O"}, "type": "clk-to-q"}, {"delay": 0.90299999713897705, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_7_D_SB_LUT4_O_LC", "loc": [6, 4], "port": "O"}, "net": "addressM[6]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_LC", "loc": [7, 4], "port": "I0"}, "type": "routing"}, {"delay": 0.44800001382827759, "from": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_LC", "loc": [7, 4], "port": "I0"}, "to": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_LC", "loc": [7, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_LC", "loc": [7, 4], "port": "O"}, "net": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [7, 4], "port": "I1"}, "type": "routing"}, {"delay": 0.39899998903274536, "from": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [7, 4], "port": "I1"}, "to": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [7, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3_SB_LUT4_O_LC", "loc": [7, 4], "port": "O"}, "net": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_I3[3]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_1_LC", "loc": [8, 5], "port": "I3"}, "type": "routing"}, {"delay": 0.31499999761581421, "from": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_1_LC", "loc": [8, 5], "port": "I3"}, "to": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_1_LC", "loc": [8, 5], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "pmod_SB_LUT4_I0_I2_SB_LUT4_O_1_LC", "loc": [8, 5], "port": "O"}, "net": "pmod_SB_LUT4_I0_I2[2]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "pmod_SB_LUT4_I0_LC", "loc": [9, 5], "port": "I2"}, "type": "routing"}, {"delay": 0.37799999117851257, "from": {"cell": "pmod_SB_LUT4_I0_LC", "loc": [9, 5], "port": "I2"}, "to": {"cell": "pmod_SB_LUT4_I0_LC", "loc": [9, 5], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "pmod_SB_LUT4_I0_LC", "loc": [9, 5], "port": "O"}, "net": "pmod_SB_LUT4_I0_O[1]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I3"}, "type": "routing"}, {"delay": 0.31499999761581421, "from": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I3"}, "to": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "net": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O[2]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_LC", "loc": [8, 4], "port": "I2"}, "type": "routing"}, {"delay": 0.37799999117851257, "from": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_LC", "loc": [8, 4], "port": "I2"}, "to": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_LC", "loc": [8, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_LC", "loc": [8, 4], "port": "O"}, "net": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_O[3]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [8, 4], "port": "I3"}, "type": "routing"}, {"delay": 0.31499999761581421, "from": {"cell": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [8, 4], "port": "I3"}, "to": {"cell": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [8, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [8, 4], "port": "O"}, "net": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O[2]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I2"}, "type": "routing"}, {"delay": 0.37799999117851257, "from": {"cell": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I2"}, "to": {"cell": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "net": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_LC", "loc": [7, 3], "port": "I2"}, "type": "routing"}, {"delay": 0.37799999117851257, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_LC", "loc": [7, 3], "port": "I2"}, "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_LC", "loc": [7, 3], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_LC", "loc": [7, 3], "port": "O"}, "net": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_LC", "loc": [7, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.31499999761581421, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_LC", "loc": [7, 2], "port": "I3"}, "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_LC", "loc": [7, 2], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_LC", "loc": [7, 2], "port": "O"}, "net": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.33500000834465027, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "I3"}, "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "I3"}, "type": "setup"}], "to": "posedge clk$SB_IO_IN_$glb_clk"}, {"from": "<async>", "path": [{"delay": 0, "from": {"cell": "pmod[3]$sb_io", "loc": [13, 6], "port": "D_IN_0"}, "to": {"cell": "pmod[3]$sb_io", "loc": [13, 6], "port": "D_IN_0"}, "type": "source"}, {"delay": 1.2740000486373901, "from": {"cell": "pmod[3]$sb_io", "loc": [13, 6], "port": "D_IN_0"}, "net": "pmod[3]$SB_IO_IN", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "pmod_SB_LUT4_I0_LC", "loc": [9, 5], "port": "I0"}, "type": "routing"}, {"delay": 0.44800001382827759, "from": {"cell": "pmod_SB_LUT4_I0_LC", "loc": [9, 5], "port": "I0"}, "to": {"cell": "pmod_SB_LUT4_I0_LC", "loc": [9, 5], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "pmod_SB_LUT4_I0_LC", "loc": [9, 5], "port": "O"}, "net": "pmod_SB_LUT4_I0_O[1]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I3"}, "type": "routing"}, {"delay": 0.31499999761581421, "from": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I3"}, "to": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "net": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O[2]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_LC", "loc": [8, 4], "port": "I2"}, "type": "routing"}, {"delay": 0.37799999117851257, "from": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_LC", "loc": [8, 4], "port": "I2"}, "to": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_LC", "loc": [8, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_LC", "loc": [8, 4], "port": "O"}, "net": "mem_inst.ram.0.1_RDATA_SB_LUT4_I1_O_SB_LUT4_I0_O[3]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [8, 4], "port": "I3"}, "type": "routing"}, {"delay": 0.31499999761581421, "from": {"cell": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [8, 4], "port": "I3"}, "to": {"cell": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [8, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_LC", "loc": [8, 4], "port": "O"}, "net": "mem_inst.write_led_SB_LUT4_O_I2_SB_LUT4_I3_O[2]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I2"}, "type": "routing"}, {"delay": 0.37799999117851257, "from": {"cell": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "I2"}, "to": {"cell": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_LC", "loc": [8, 4], "port": "O"}, "net": "mem_inst.ram.0.7_RDATA_1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_LC", "loc": [7, 3], "port": "I2"}, "type": "routing"}, {"delay": 0.37799999117851257, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_LC", "loc": [7, 3], "port": "I2"}, "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_LC", "loc": [7, 3], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O_LC", "loc": [7, 3], "port": "O"}, "net": "cpu_inst.areg.out_SB_DFFE_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I3_1_O[2]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_LC", "loc": [7, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.31499999761581421, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_LC", "loc": [7, 2], "port": "I3"}, "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_LC", "loc": [7, 2], "port": "O"}, "type": "logic"}, {"delay": 0.58799999952316284, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_LC", "loc": [7, 2], "port": "O"}, "net": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]", "sources": ["/home/daviolimen/.apio/packages/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"], "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "I3"}, "type": "routing"}, {"delay": 0.33500000834465027, "from": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "I3"}, "to": {"cell": "cpu_inst.areg.out_SB_DFFE_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_LC", "loc": [8, 2], "port": "I3"}, "type": "setup"}], "to": "posedge clk$SB_IO_IN_$glb_clk"}, {"from": "posedge clk$SB_IO_IN_$glb_clk", "path": [{"delay": 0.54000002145767212, "from": {"cell": "mem_inst.led_SB_DFFE_Q_2_DFFLC", "loc": [9, 5], "port": "O"}, "to": {"cell": "mem_inst.led_SB_DFFE_Q_2_DFFLC", "loc": [9, 5], "port": "O"}, "type": "clk-to-q"}, {"delay": 1.9110000133514404, "from": {"cell": "mem_inst.led_SB_DFFE_Q_2_DFFLC", "loc": [9, 5], "port": "O"}, "net": "led[2]$SB_IO_OUT", "sources": ["Memory.v:9.22-9.25"], "to": {"cell": "led[2]$sb_io", "loc": [13, 11], "port": "D_OUT_0"}, "type": "routing"}], "to": "<async>"}], "fmax": {"clk$SB_IO_IN_$glb_clk": {"achieved": 88.676063537597656, "constraint": 12}}, "utilization": {"ICESTORM_LC": {"available": 1280, "used": 209}, "ICESTORM_PLL": {"available": 1, "used": 0}, "ICESTORM_RAM": {"available": 16, "used": 16}, "SB_GB": {"available": 8, "used": 3}, "SB_IO": {"available": 112, "used": 10}, "SB_WARMBOOT": {"available": 1, "used": 0}}}
