<profile>

<section name = "Vitis HLS Report for 'Conv2D_HW'" level="0">
<item name = "Date">Sun Mar 30 16:39:56 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Vitis_Legacy</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215">Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_32_1_VITIS_LOOP_33_2">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_34_3">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 689, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 46, 6286, 5460, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 285, -</column>
<column name="Register">-, -, 1596, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 20, 7, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215">Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6, 0, 20, 3379, 2568, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 474, 808, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_32ns_32ns_62_2_1_U30">mul_32ns_32ns_62_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32ns_32ns_62_2_1_U34">mul_32ns_32ns_62_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32ns_32ns_64_2_1_U28">mul_32ns_32ns_64_2_1, 0, 3, 165, 50, 0</column>
<column name="mul_32ns_33ns_65_2_1_U31">mul_32ns_33ns_65_2_1, 0, 3, 169, 52, 0</column>
<column name="mul_32ns_33s_64_2_1_U32">mul_32ns_33s_64_2_1, 0, 3, 169, 52, 0</column>
<column name="mul_32ns_64ns_96_5_1_U29">mul_32ns_64ns_96_5_1, 0, 6, 441, 256, 0</column>
<column name="mul_64s_35s_64_5_1_U33">mul_64s_35s_64_5_1, 0, 5, 441, 256, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_389_p2">+, 0, 0, 72, 65, 1</column>
<column name="add_ln34_fu_351_p2">+, 0, 0, 39, 32, 3</column>
<column name="add_ln840_fu_406_p2">+, 0, 0, 39, 32, 1</column>
<column name="empty_39_fu_448_p2">+, 0, 0, 71, 64, 64</column>
<column name="sub_i_i434_fu_312_p2">+, 0, 0, 40, 33, 3</column>
<column name="sub_i_i464_fu_279_p2">+, 0, 0, 40, 33, 3</column>
<column name="tmp2_fu_341_p2">+, 0, 0, 42, 35, 5</column>
<column name="tmp_fu_431_p2">+, 0, 0, 71, 64, 64</column>
<column name="x_V_1_fu_481_p2">+, 0, 0, 39, 32, 1</column>
<column name="y_V_3_fu_487_p2">+, 0, 0, 39, 32, 1</column>
<column name="cmp_i4111128_fu_321_p2">icmp, 0, 0, 18, 33, 1</column>
<column name="icmp_ln1027_1_fu_379_p2">icmp, 0, 0, 18, 33, 33</column>
<column name="icmp_ln1027_2_fu_476_p2">icmp, 0, 0, 18, 33, 33</column>
<column name="icmp_ln1027_3_fu_384_p2">icmp, 0, 0, 29, 65, 65</column>
<column name="icmp_ln1027_fu_364_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="empty_fu_356_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1027_1_fu_412_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1027_fu_398_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">125, 28, 1, 28</column>
<column name="gmem_ARVALID">9, 2, 1, 2</column>
<column name="gmem_RREADY">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_291_ce">9, 2, 1, 2</column>
<column name="grp_fu_291_p0">14, 3, 32, 96</column>
<column name="grp_fu_291_p1">14, 3, 32, 96</column>
<column name="grp_fu_443_ce">14, 3, 1, 3</column>
<column name="grp_fu_443_p0">14, 3, 32, 96</column>
<column name="grp_fu_443_p1">14, 3, 32, 96</column>
<column name="iFilter_V_fu_122">9, 2, 32, 64</column>
<column name="indvar_flatten81_fu_126">9, 2, 65, 130</column>
<column name="x_V_reg_203">9, 2, 32, 64</column>
<column name="y_V_fu_118">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1027_reg_692">65, 0, 65, 0</column>
<column name="add_ln32_cast_reg_654">64, 0, 64, 0</column>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="coeffs_read_reg_570">64, 0, 64, 0</column>
<column name="convHeight_read_reg_530">32, 0, 32, 0</column>
<column name="convWidth_read_reg_536">32, 0, 32, 0</column>
<column name="empty_38_reg_727">64, 0, 64, 0</column>
<column name="empty_reg_664">32, 0, 32, 0</column>
<column name="gmem_addr_reg_737">64, 0, 64, 0</column>
<column name="grp_Conv2D_HW_Pipeline_VITIS_LOOP_37_4_VITIS_LOOP_38_5_VITIS_LOOP_39_6_fu_215_ap_start_reg">1, 0, 1, 0</column>
<column name="iFilter_V_fu_122">32, 0, 32, 0</column>
<column name="icmp_ln1027_reg_684">1, 0, 1, 0</column>
<column name="indvar_flatten81_fu_126">65, 0, 65, 0</column>
<column name="inputHeight_read_reg_545">32, 0, 32, 0</column>
<column name="inputWidth_read_reg_551">32, 0, 32, 0</column>
<column name="input_r_read_reg_580">64, 0, 64, 0</column>
<column name="mul_ln1027_1_reg_743">62, 0, 62, 0</column>
<column name="mul_ln1027_reg_717">64, 0, 64, 0</column>
<column name="mul_ln15_1_reg_674">96, 0, 96, 0</column>
<column name="mul_ln15_2_reg_679">65, 0, 65, 0</column>
<column name="mul_ln15_reg_601">64, 0, 64, 0</column>
<column name="numChannels_cast_reg_649">32, 0, 62, 30</column>
<column name="numChannels_read_reg_564">32, 0, 32, 0</column>
<column name="numFilters_read_reg_559">32, 0, 32, 0</column>
<column name="output_r_read_reg_575">64, 0, 64, 0</column>
<column name="select_ln1027_1_reg_705">32, 0, 32, 0</column>
<column name="select_ln1027_reg_697">32, 0, 32, 0</column>
<column name="sext_ln34_1_reg_659">62, 0, 64, 2</column>
<column name="sub_i_i434_reg_644">33, 0, 33, 0</column>
<column name="sub_i_i464_reg_617">33, 0, 33, 0</column>
<column name="tmp1_reg_669">62, 0, 62, 0</column>
<column name="tmp_reg_722">64, 0, 64, 0</column>
<column name="x_V_1_reg_751">32, 0, 32, 0</column>
<column name="x_V_reg_203">32, 0, 32, 0</column>
<column name="y_V_fu_118">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv2D_HW, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Conv2D_HW, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Conv2D_HW, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
