# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# File: C:\intelFPGA_lite\17.0\AD9214BB125MHzvSDM\pin_planner_0623.csv
# Generated on: Tue Jun 23 21:37:22 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,Fitter Location,I/O Standard,Reserved,Current Strength,Strict Preservation
ADCLK,Output,PIN_15,1,PIN_15,3.3-V LVTTL,,,
ADX[19],Output,PIN_87,3,PIN_87,3.3-V LVTTL,,,
ADX[18],Output,PIN_88,3,PIN_88,3.3-V LVTTL,,,
ADX[17],Output,PIN_93,3,PIN_93,3.3-V LVTTL,,,
ADX[16],Output,PIN_94,3,PIN_94,3.3-V LVTTL,,,
ADX[15],Output,PIN_95,3,PIN_95,3.3-V LVTTL,,,
ADX[14],Output,PIN_96,3,PIN_96,3.3-V LVTTL,,,
ADX[13],Output,PIN_97,3,PIN_97,3.3-V LVTTL,,,
ADX[12],Output,PIN_98,3,PIN_98,3.3-V LVTTL,,,
ADX[11],Output,PIN_101,3,PIN_101,3.3-V LVTTL,,,
ADX[10],Output,PIN_102,3,PIN_102,3.3-V LVTTL,,,
ADX[9],Output,PIN_103,3,PIN_103,3.3-V LVTTL,,,
ADX[8],Output,PIN_104,3,PIN_104,3.3-V LVTTL,,,
ADX[7],Output,PIN_105,3,PIN_105,3.3-V LVTTL,,,
ADX[6],Output,PIN_106,3,PIN_106,3.3-V LVTTL,,,
ADX[5],Output,PIN_107,3,PIN_107,3.3-V LVTTL,,,
ADX[4],Output,PIN_108,3,PIN_108,3.3-V LVTTL,,,
ADX[3],Output,PIN_109,2,PIN_109,3.3-V LVTTL,,,
ADX[2],Output,PIN_110,2,PIN_110,3.3-V LVTTL,,,
ADX[1],Output,PIN_111,2,PIN_111,3.3-V LVTTL,,,
ADX[0],Output,PIN_112,2,PIN_112,3.3-V LVTTL,,,
BHE,Output,PIN_85,3,PIN_85,3.3-V LVTTL,,,
BLE,Output,PIN_80,3,PIN_80,3.3-V LVTTL,,,
CE1,Output,PIN_114,2,PIN_114,3.3-V LVTTL,,,
CE2,Output,PIN_113,2,PIN_113,3.3-V LVTTL,,,
CEX,Output,PIN_86,3,PIN_86,3.3-V LVTTL,,,
CEY,Output,PIN_84,3,PIN_84,3.3-V LVTTL,,,
CLK,Input,PIN_48,4,PIN_48,3.3-V LVTTL,,,
CLK1,Input,PIN_40,4,PIN_40,3.3-V LVTTL,,,
DACOUT[9],Output,PIN_21,1,PIN_21,3.3-V LVTTL,,,
DACOUT[8],Output,PIN_22,1,PIN_22,3.3-V LVTTL,,,
DACOUT[7],Output,PIN_23,1,PIN_23,3.3-V LVTTL,,,
DACOUT[6],Output,PIN_24,1,PIN_24,3.3-V LVTTL,,,
DACOUT[5],Output,PIN_27,1,PIN_27,3.3-V LVTTL,,,
DACOUT[4],Output,PIN_28,1,PIN_28,3.3-V LVTTL,,,
DACOUT[3],Output,PIN_29,1,PIN_29,3.3-V LVTTL,,,
DACOUT[2],Output,PIN_30,1,PIN_30,3.3-V LVTTL,,,
DACOUT[1],Output,PIN_31,1,PIN_31,3.3-V LVTTL,,,
DACOUT[0],Output,PIN_32,1,PIN_32,3.3-V LVTTL,,,
DCLK,Output,PIN_55,4,PIN_55,3.3-V LVTTL,,,
DFS,Output,PIN_14,1,PIN_14,3.3-V LVTTL,,,
DUMMY[3],Input,,,PIN_43,,,,
DUMMY[2],Input,,,PIN_53,,,,
DUMMY[1],Input,,,PIN_60,,,,
DUMMY[0],Input,,,PIN_89,,,,
DX[15],Bidir,PIN_78,3,PIN_78,3.3-V LVTTL,,,
DX[14],Bidir,PIN_77,3,PIN_77,3.3-V LVTTL,,,
DX[13],Bidir,PIN_76,3,PIN_76,3.3-V LVTTL,,,
DX[12],Bidir,PIN_75,3,PIN_75,3.3-V LVTTL,,,
DX[11],Bidir,PIN_74,3,PIN_74,3.3-V LVTTL,,,
DX[10],Bidir,PIN_73,3,PIN_73,3.3-V LVTTL,,,
DX[9],Bidir,PIN_72,4,PIN_72,3.3-V LVTTL,,,
DX[8],Bidir,PIN_71,4,PIN_71,3.3-V LVTTL,,,
DX[7],Bidir,PIN_70,4,PIN_70,3.3-V LVTTL,,,
DX[6],Bidir,PIN_69,4,PIN_69,3.3-V LVTTL,,,
DX[5],Bidir,PIN_68,4,PIN_68,3.3-V LVTTL,,,
DX[4],Bidir,PIN_67,4,PIN_67,3.3-V LVTTL,,,
DX[3],Bidir,PIN_66,4,PIN_66,3.3-V LVTTL,,,
DX[2],Bidir,PIN_63,4,PIN_63,3.3-V LVTTL,,,
DX[1],Bidir,PIN_62,4,PIN_62,3.3-V LVTTL,,,
DX[0],Bidir,PIN_59,4,PIN_59,3.3-V LVTTL,,,
INSTATUS,Input,PIN_50,4,PIN_50,3.3-V LVTTL,,,
LEDP,Output,PIN_91,3,PIN_91,3.3-V LVTTL,,,
OVR,Input,PIN_13,1,PIN_13,3.3-V LVTTL,,,
PWDN,Output,PIN_16,1,PIN_16,3.3-V LVTTL,,,
RD,Output,PIN_129,2,PIN_129,3.3-V LVTTL,,,
RXF,Input,PIN_125,2,PIN_125,3.3-V LVTTL,,,
STAT[3],Output,PIN_38,4,PIN_38,3.3-V LVTTL,,,
STAT[2],Output,,,PIN_79,,,,
STAT[1],Output,,,PIN_81,,,,
STAT[0],Output,,,PIN_144,,,,
TRIG,Output,PIN_37,4,PIN_37,3.3-V LVTTL,,,
TXE,Input,PIN_127,2,PIN_127,3.3-V LVTTL,,,
USBX[7],Bidir,PIN_124,2,PIN_124,3.3-V LVTTL,,,
USBX[6],Bidir,PIN_123,2,PIN_123,3.3-V LVTTL,,,
USBX[5],Bidir,PIN_122,2,PIN_122,3.3-V LVTTL,,,
USBX[4],Bidir,PIN_121,2,PIN_121,3.3-V LVTTL,,,
USBX[3],Bidir,PIN_120,2,PIN_120,3.3-V LVTTL,,,
USBX[2],Bidir,PIN_119,2,PIN_119,3.3-V LVTTL,,,
USBX[1],Bidir,PIN_118,2,PIN_118,3.3-V LVTTL,,,
USBX[0],Bidir,PIN_117,2,PIN_117,3.3-V LVTTL,,,
WAVEX[9],Input,PIN_1,1,PIN_1,3.3-V LVTTL,,,
WAVEX[8],Input,PIN_2,1,PIN_2,3.3-V LVTTL,,,
WAVEX[7],Input,PIN_3,1,PIN_3,3.3-V LVTTL,,,
WAVEX[6],Input,PIN_4,1,PIN_4,3.3-V LVTTL,,,
WAVEX[5],Input,PIN_5,1,PIN_5,3.3-V LVTTL,,,
WAVEX[4],Input,PIN_6,1,PIN_6,3.3-V LVTTL,,,
WAVEX[3],Input,PIN_7,1,PIN_7,3.3-V LVTTL,,,
WAVEX[2],Input,PIN_8,1,PIN_8,3.3-V LVTTL,,,
WAVEX[1],Input,PIN_11,1,PIN_11,3.3-V LVTTL,,,
WAVEX[0],Input,PIN_12,1,PIN_12,3.3-V LVTTL,,,
WFSTAT[9],Output,PIN_142,2,PIN_142,3.3-V LVTTL,,,
WFSTAT[8],Output,PIN_141,2,PIN_141,3.3-V LVTTL,,,
WFSTAT[7],Output,PIN_140,2,PIN_140,3.3-V LVTTL,,,
WFSTAT[6],Output,PIN_139,2,PIN_139,3.3-V LVTTL,,,
WFSTAT[5],Output,PIN_138,2,PIN_138,3.3-V LVTTL,,,
WFSTAT[4],Output,PIN_131,2,PIN_131,3.3-V LVTTL,,,
WFSTAT[3],Output,PIN_137,2,PIN_137,3.3-V LVTTL,,,
WFSTAT[2],Output,PIN_134,2,PIN_134,3.3-V LVTTL,,,
WFSTAT[1],Output,PIN_133,2,PIN_133,3.3-V LVTTL,,,
WFSTAT[0],Output,PIN_132,2,PIN_132,3.3-V LVTTL,,,
WMODE,Input,PIN_39,4,PIN_39,3.3-V LVTTL,,,
WR,Output,PIN_130,2,PIN_130,3.3-V LVTTL,,,
LASTLAMP,Unknown,PIN_144,2,,,,,
