vio_0.v,verilog,xil_defaultlib,../../../ip/vio_0_1/sim/vio_0.v,incdir="../../../ip/vio_0/hdl/verilog"incdir="../../../ip/vio_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
