

================================================================
== Vivado HLS Report for 'hls_real2xfft_window_fn'
================================================================
* Date:           Fri Jul  8 12:12:29 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        fe_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.95|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |  514|  515|  512|  512| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- apply_win_fn  |  514|  514|         4|          1|          1|   512|    yes   |
        +----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      -|       0|     20|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     23|
|Register         |        -|      -|      27|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      2|      27|     44|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------------+-------------------------------------+-----------+
    |                 Instance                |                Module               | Expression|
    +-----------------------------------------+-------------------------------------+-----------+
    |hls_real2xfft_mul_mul_16s_15ns_31_3_U13  |hls_real2xfft_mul_mul_16s_15ns_31_3  |  i0 * i1  |
    |hls_real2xfft_mul_mul_16s_15ns_31_3_U14  |hls_real2xfft_mul_mul_16s_15ns_31_3  |  i0 * i1  |
    +-----------------------------------------+-------------------------------------+-----------+

    * Memory: 
    +----------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |                Module                | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |coeff_tab1_0_U  |hls_real2xfft_window_fn_coeff_tab1_0  |        1|  0|   0|   512|   15|     1|         7680|
    |coeff_tab1_1_U  |hls_real2xfft_window_fn_coeff_tab1_1  |        1|  0|   0|   512|   15|     1|         7680|
    +----------------+--------------------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                                      |        2|  0|   0|  1024|   30|     2|        15360|
    +----------------+--------------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_1_fu_174_p2     |     +    |      0|  0|  11|           2|          11|
    |ap_sig_bdd_131      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_184_p2  |   icmp   |      0|  0|   5|          11|          12|
    |ap_sig_bdd_125      |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_53       |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_70       |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  20|          17|          27|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   1|          3|    1|          3|
    |ap_reg_ppiten_pp0_it1  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it3  |   1|          2|    1|          2|
    |i9_phi_fu_144_p6       |  10|          3|   10|         30|
    |i9_reg_140             |  10|          2|   10|         20|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  23|         12|   23|         57|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   2|   0|    2|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |exitcond_reg_257       |   1|   0|    1|          0|
    |i9_reg_140             |  10|   0|   10|          0|
    |tmp_2_reg_252          |  10|   0|   10|          0|
    |exitcond_reg_257       |   0|   1|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  27|   1|   28|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_start            |  in |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_done             | out |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_idle             | out |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|ap_ready            | out |    1| ap_ctrl_hs | hls_real2xfft_window_fn | return value |
|indata_0_V_dout     |  in |   16|   ap_fifo  |        indata_0_V       |    pointer   |
|indata_0_V_empty_n  |  in |    1|   ap_fifo  |        indata_0_V       |    pointer   |
|indata_0_V_read     | out |    1|   ap_fifo  |        indata_0_V       |    pointer   |
|indata_1_V_dout     |  in |   16|   ap_fifo  |        indata_1_V       |    pointer   |
|indata_1_V_empty_n  |  in |    1|   ap_fifo  |        indata_1_V       |    pointer   |
|indata_1_V_read     | out |    1|   ap_fifo  |        indata_1_V       |    pointer   |
|outdata_0_V_din     | out |   16|   ap_fifo  |       outdata_0_V       |    pointer   |
|outdata_0_V_full_n  |  in |    1|   ap_fifo  |       outdata_0_V       |    pointer   |
|outdata_0_V_write   | out |    1|   ap_fifo  |       outdata_0_V       |    pointer   |
|outdata_1_V_din     | out |   16|   ap_fifo  |       outdata_1_V       |    pointer   |
|outdata_1_V_full_n  |  in |    1|   ap_fifo  |       outdata_1_V       |    pointer   |
|outdata_1_V_write   | out |    1|   ap_fifo  |       outdata_1_V       |    pointer   |
+--------------------+-----+-----+------------+-------------------------+--------------+

