
#####  START OF RAM REPORT FOR COMPILE POINT: Top  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                          DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0        NA                 NA                 UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0        1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1        NA                 NA                 UART_Protocol_0.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1        1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     NA                 NA                 UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1     NA                 NA                 UART_Protocol_0.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0        NA                 NA                 UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0        1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1        NA                 NA                 UART_Protocol_1.COREFIFO_C0_0_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1        1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     NA                 NA                 UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 
YES              UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1     NA                 NA                 UART_Protocol_1.COREFIFO_C0_inst_0.COREFIFO_C0_0.genblk23\.UI_ram_wrapper_1.L1_asyncnonpipe.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
=================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: Top  #####


#####  START OF RAM REPORT FOR COMPILE POINT: Controler  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                   PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               Controler_0.REGISTERS_0.memory[7:0]                                                                                            RAM                DEFAULT            Controler_0.REGISTERS_0.memory_memory_0_0                                                                                      1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              Controler_0.COREFIFO_C1_0.COREFIFO_C1_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0     NA                 NA                 Controler_0.COREFIFO_C1_0.COREFIFO_C1_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              Controler_0.COREFIFO_C1_0.COREFIFO_C1_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1     NA                 NA                 Controler_0.COREFIFO_C1_0.COREFIFO_C1_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0     NA                 NA                 Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1     NA                 NA                 Controler_0.COREFIFO_C3_0.COREFIFO_C3_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                       
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                           PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Controler_0.Command_Decoder_0.decode_vector_6[3:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                 
Controler_0.Command_Decoder_0.Has_Answer_2             ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
=================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: Controler  #####


#####  START OF RAM REPORT FOR COMPILE POINT: Data_Block  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                         PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                      DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              Data_Block_0.Event_Info_RAM_Block_0.PF_DPSRAM_C8_Event_Status_0.PF_DPSRAM_C8_Event_Status_0.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0     NA                 NA                 Data_Block_0.Event_Info_RAM_Block_0.PF_DPSRAM_C8_Event_Status_0.PF_DPSRAM_C8_Event_Status_0.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0     2KX10_2KX10            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0                       NA                 NA                 Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0                       16KX1_16KX1            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1                       NA                 NA                 Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1                       16KX1_16KX1            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0                       NA                 NA                 Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C0                       16KX1_16KX1            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1                       NA                 NA                 Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R1C1                       16KX1_16KX1            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0                       NA                 NA                 Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C0                       16KX1_16KX1            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1                       NA                 NA                 Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R2C1                       16KX1_16KX1            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0                       NA                 NA                 Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C0                       16KX1_16KX1            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1                       NA                 NA                 Data_Block_0.Trigger_Top_Part_0.COREFIFO_C5_0.COREFIFO_C5_0.genblk22\.UI_ram_wrapper_1.L3_syncnonpipe.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R3C1                       16KX1_16KX1            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
=========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: Data_Block  #####

