[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Fuxi|Fuxi>io_debug_regWdata",
    "sources":[
      "~Fuxi|Fuxi>io_data_readData_valid",
      "~Fuxi|Fuxi>io_irq_soft",
      "~Fuxi|Fuxi>io_irq_extern",
      "~Fuxi|Fuxi>io_irq_timer"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Fuxi|Fuxi>io_data_writeData_bits_data",
    "sources":[
      "~Fuxi|Fuxi>io_data_readData_valid",
      "~Fuxi|Fuxi>io_irq_soft",
      "~Fuxi|Fuxi>io_irq_extern",
      "~Fuxi|Fuxi>io_irq_timer"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Fuxi|Fuxi>io_uncached_writeData_bits_data",
    "sources":[
      "~Fuxi|Fuxi>io_data_readData_valid",
      "~Fuxi|Fuxi>io_irq_soft",
      "~Fuxi|Fuxi>io_irq_extern",
      "~Fuxi|Fuxi>io_irq_timer"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Fuxi"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]