verilog work "full_adder_test.v"
