// Seed: 2419198644
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2
    , id_7,
    output supply1 id_3,
    input wor id_4,
    output wire id_5
);
  wire id_8;
  wire id_9;
  wire id_10;
  wor id_11, id_12, id_13;
  assign id_7 = 1;
  assign id_12 = 1;
  assign id_13 = 1;
  assign module_0[1] = 1;
  assign id_7 = id_12;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    input tri id_2,
    input wire id_3,
    input tri id_4,
    input tri1 id_5,
    input tri0 id_6
    , id_15,
    output supply1 id_7,
    input tri0 id_8,
    input tri id_9,
    output supply1 id_10,
    input tri id_11,
    input uwire id_12,
    output wire id_13
);
  wire id_16;
  wire id_17;
  wire id_18;
  module_0(
      id_7, id_2, id_6, id_1, id_2, id_13
  );
endmodule
