package grvcore
import chisel3._
import chisel3.util._
import grvcore.common._

import org.chipsalliance.cde.config._

class MicroOp(implicit p: Parameters) extends GRVBundle with 
freechips.rocketchip.rocket.constants.MemoryOpConstants
{
    //译码信息
    val uopc             = UInt(UOPC_SZ.W)       
    //pc的偏移
    val pc_off           = UInt(log2Ceil(ICacheParam.blockBytes).W)
    val inst             = UInt(32.W)
    val pc = if(hasDebug) UInt(XLEN.W) else null
    //分支预测和类型
    val is_br            = Bool()                      
    val is_jalr          = Bool()                      
    val is_jal           = Bool()                     
    val taken            = Bool()
    val br_type          = UInt(2.W)
    //指令唯一标示
    val ftq_idx          = UInt(log2Ceil(ftqentries).W)
    val iq_type          = UInt(IQT_SZ.W)        // which issue unit do we use?
    val fu_code          = UInt(FUC_SZ.W) // which functional unit do we use?
    val ctrl             = new CtrlSignals// for exu







    val imm_packed       = UInt(LONGEST_IMM_SZ.W) 

    val rob_idx          = UInt(log2Ceil(ROBEntry+1).W)
    val ldq_idx          = UInt(log2Ceil(numLDQs+1).W)
    val stq_idx          = UInt(log2Ceil(numSTQs+1).W)
    // val rxq_idx          = UInt(log2Ceil(numRxqEntries).W)
    
    val pdst             = UInt(pregSz.W)
    val prs1             = UInt(pregSz.W)
    val prs2             = UInt(pregSz.W)

    
    val delay            = UInt(Delay_Sz.W)
    val prs1_busy        = Bool()
    val prs2_busy        = Bool()

    val old_pdst       = UInt(pregSz.W)
    val exception        = Bool()
    val exc_cause        = UInt(XLEN.W)         
    val bypassable       = Bool()                     
    val mem_cmd          = UInt(M_SZ.W)
    val mem_size         = UInt(2.W)
    val mem_signed       = Bool()
    val is_fence         = Bool()
    val is_fencei        = Bool()
    val is_amo           = Bool()
    val uses_ldq         = Bool()
    val uses_stq         = Bool()
    val is_ecall         = Bool()                      
    val is_unique        = Bool()                      
    val flush_on_commit  = Bool()                     



    val ldst             = UInt(lregSz.W)
    val lrs1             = UInt(lregSz.W)
    val lrs2             = UInt(lregSz.W)

    val ldst_val         = Bool()              
    val dst_rtype        = UInt(2.W)
    val lrs1_rtype       = UInt(2.W)
    val lrs2_rtype       = UInt(2.W)


    // def rf_wen           = dst_rtype =/= RT_X


}
class CtrlSignals extends Bundle()
{
    val br_type     = UInt(BR_N.getWidth.W)
    val op1_sel     = UInt(OP1_X.getWidth.W)
    val op2_sel     = UInt(OP2_X.getWidth.W)
    val imm_sel     = UInt(IS_X.getWidth.W)
    val op_fcn      = UInt(freechips.rocketchip.rocket.ALU.SZ_ALU_FN.W)
    val fcn_dw      = Bool()
    val csr_cmd     = UInt(freechips.rocketchip.rocket.CSR.SZ.W)
    val is_load     = Bool()   // will invoke TLB address lookup
    val is_sta      = Bool()   // will invoke TLB address lookup
    val is_std      = Bool()
    // val rf_wen      = Bool()
}