module PulseStretch (
    input logic clk,
    input logic rst_n,
    input logic pulse_in,
    output logic pulse_out
);

logic [2:0] cnt;
logic busy;

always_ff @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        cnt <= 0; busy <= 0;
    end else begin
        if (pulse_in && !busy) begin
            cnt <= 3'd5;
            busy <= 1;
        end else if (cnt > 0) begin
            cnt <= cnt - 1;
            if (cnt == 1) busy <= 0;
        end
    end
end

assign pulse_out = (cnt > 0);

endmodule
