{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sdram_io.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sdram_io.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/alt_types.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/alt_types.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/system.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/system.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/tclrpt.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/tclrpt.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/tclrpt.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/tclrpt.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/emif.pre.xml " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/emif.pre.xml has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/hps.pre.xml " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/hps.pre.xml has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_PARTITION ON " "Assignment HPS_PARTITION with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485686515 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1616485686515 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sdram_io.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sdram_io.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/alt_types.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/alt_types.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/system.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/system.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/tclrpt.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/tclrpt.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/tclrpt.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/tclrpt.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/emif.pre.xml " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/emif.pre.xml has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/hps.pre.xml " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/hps.pre.xml has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_PARTITION ON " "Assignment HPS_PARTITION with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485687646 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1616485687646 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sdram_io.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sdram_io.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/alt_types.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/alt_types.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/system.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/system.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/tclrpt.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/tclrpt.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/tclrpt.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/tclrpt.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/emif.pre.xml " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/emif.pre.xml has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/hps.pre.xml " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/hps.pre.xml has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_PARTITION ON " "Assignment HPS_PARTITION with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616485688737 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Design Software" 0 -1 1616485688737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616485689585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616485689585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 09:48:09 2021 " "Processing started: Tue Mar 23 09:48:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616485689585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485689585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ucu_gpu -c ucu_gpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off ucu_gpu -c ucu_gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485689586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616485696802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616485696802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/videocard_top.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/videocard_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard_top " "Found entity 1: videocard_top" {  } { { "videocard/videocard_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/videocard.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/videocard.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard " "Found entity 1: videocard" {  } { { "videocard/videocard.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_mapped_control.v(25) " "Verilog HDL information at memory_mapped_control.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "videocard/memory_mapped_control.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_mapped_control.v(43) " "Verilog HDL information at memory_mapped_control.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "videocard/memory_mapped_control.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/memory_mapped_control.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/memory_mapped_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_mapped_control " "Found entity 1: memory_mapped_control" {  } { { "videocard/memory_mapped_control.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/memory_mapped_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702862 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "interrupt_controller.v(12) " "Verilog HDL information at interrupt_controller.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "videocard/interrupt_controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocard/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file videocard/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "videocard/interrupt_controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/interrupt_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/RAM_dual.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/RAM_dual.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_dual " "Found entity 1: RAM_dual" {  } { { "memory/RAM_dual.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702864 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "four_way_rom.v(19) " "Verilog HDL information at four_way_rom.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/four_way_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/four_way_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_way_rom " "Found entity 1: four_way_rom" {  } { { "memory/four_way_rom.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/four_way_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702864 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arbiter.v(43) " "Verilog HDL information at arbiter.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "memory/arbiter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "memory/arbiter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702865 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instr_decoder.v(45) " "Verilog HDL information at instr_decoder.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags instr_decoder.v(6) " "Verilog HDL Declaration information at instr_decoder.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702866 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_NUM int_num instr_decoder.v(14) " "Verilog HDL Declaration information at instr_decoder.v(14): object \"INT_NUM\" differs only in case from object \"int_num\" in the same scope" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file core/instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_decoder " "Found entity 1: instr_decoder" {  } { { "core/instr_decoder.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/instr_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file core/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "core/divider.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702867 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(145) " "Verilog HDL information at core.v(145): always construct contains both blocking and non-blocking assignments" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 145 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_NUM int_num core.v(15) " "Verilog HDL Declaration information at core.v(15): object \"INT_NUM\" differs only in case from object \"int_num\" in the same scope" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags core.v(5) " "Verilog HDL Declaration information at core.v(5): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/core.v 1 1 " "Found 1 design units, including 1 entities, in source file core/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core/core.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(55) " "Verilog HDL information at alu.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OPCODE opcode alu.v(4) " "Verilog HDL Declaration information at alu.v(4): object \"OPCODE\" differs only in case from object \"opcode\" in the same scope" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FLAGS flags alu.v(6) " "Verilog HDL Declaration information at alu.v(6): object \"FLAGS\" differs only in case from object \"flags\" in the same scope" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "core/alu.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/i2c_hdmi/I2C_WRITE_WDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_WRITE_WDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "ip/i2c_hdmi/I2C_WRITE_WDATA.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/i2c_hdmi/I2C_HDMI_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_HDMI_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "ip/i2c_hdmi/I2C_HDMI_Config.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/i2c_hdmi/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/i2c_hdmi/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "ip/i2c_hdmi/I2C_Controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702871 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1616485702871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702888 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_demux " "Found entity 1: soc_system_mm_interconnect_3_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702893 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702895 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702896 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702896 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter_003 " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux_003 " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702920 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_004 " "Found entity 2: soc_system_mm_interconnect_2_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702920 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702921 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702921 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702922 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702929 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702930 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702936 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702937 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1616485702937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702938 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/videocard_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/videocard_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 videocard_top " "Found entity 1: videocard_top" {  } { { "soc_system/synthesis/submodules/videocard_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_video_dma " "Found entity 1: soc_system_video_dma" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sys_pll " "Found entity 1: soc_system_sys_pll" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sys_pll_sys_pll " "Found entity 1: soc_system_sys_pll_sys_pll" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_0 " "Found entity 1: soc_system_pll_0" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dma_0.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/soc_system_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dma_0_read_data_mux " "Found entity 1: soc_system_dma_0_read_data_mux" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_dma_0_byteenables " "Found entity 2: soc_system_dma_0_byteenables" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_dma_0_fifo_module_fifo_ram_module " "Found entity 3: soc_system_dma_0_fifo_module_fifo_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_dma_0_fifo_module " "Found entity 4: soc_system_dma_0_fifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_dma_0_mem_read " "Found entity 5: soc_system_dma_0_mem_read" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 403 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_dma_0_mem_write " "Found entity 6: soc_system_dma_0_mem_write" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_dma_0 " "Found entity 7: soc_system_dma_0" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 541 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_1 " "Found entity 1: soc_system_alt_vip_cl_tpg_1" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485702945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485702945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_common_pkg (SystemVerilog) (soc_system) " "Found design unit 1: alt_vip_common_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/common/alt_vip_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_decode " "Found entity 1: alt_vip_common_event_packet_decode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_event_packet_encode " "Found entity 1: alt_vip_common_event_packet_encode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_const_alg_core " "Found entity 1: alt_vip_tpg_const_alg_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_const_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface " "Found entity 1: alt_vip_common_slave_interface" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_slave_interface_mux " "Found entity 1: alt_vip_common_slave_interface_mux" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface_mux.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_multi_scheduler " "Found entity 1: alt_vip_tpg_multi_scheduler" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_multi_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_1_scheduler " "Found entity 1: soc_system_alt_vip_cl_tpg_1_scheduler" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485703932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485703932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_0_to_latency_1 " "Found entity 1: alt_vip_common_latency_0_to_latency_1" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_latency_0_to_latency_1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_empty " "Found entity 1: alt_vip_common_video_packet_empty" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_empty.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_encode " "Found entity 1: alt_vip_common_video_packet_encode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_message_pipeline_stage " "Found entity 1: alt_vip_common_message_pipeline_stage" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_message_pipeline_stage/src_hdl/alt_vip_common_message_pipeline_stage.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sop_align " "Found entity 1: alt_vip_common_sop_align" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sop_align/src_hdl/alt_vip_common_sop_align.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_output_bridge " "Found entity 1: alt_vip_video_output_bridge" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_0 " "Found entity 1: soc_system_alt_vip_cl_tpg_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core " "Found entity 1: alt_vip_tpg_bars_alg_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_par_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_par_lut" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_par_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_bars_alg_core_seq_lut " "Found entity 1: alt_vip_tpg_bars_alg_core_seq_lut" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core_seq_lut.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_tpg_0_scheduler " "Found entity 1: soc_system_alt_vip_cl_tpg_0_scheduler" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_mixer_0 " "Found entity 1: soc_system_alt_vip_cl_mixer_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485704945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485704945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_message_sink_terminator " "Found entity 1: alt_vip_message_sink_terminator" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_message_sink_terminator.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_scheduler " "Found entity 1: alt_vip_mix_scheduler" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_mult_add " "Found entity 1: alt_vip_common_mult_add" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_mult_add/src_hdl/alt_vip_common_mult_add.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vip_mix_alg_core_pkg (SystemVerilog) (soc_system) " "Found design unit 1: alt_vip_mix_alg_core_pkg (SystemVerilog) (soc_system)" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_alg_core_align " "Found entity 1: alt_vip_mix_alg_core_align" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_align.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_alg_core_blend " "Found entity 1: alt_vip_mix_alg_core_blend" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_blend.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_alg_core_switch " "Found entity 1: alt_vip_mix_alg_core_switch" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core_switch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mix_alg_core " "Found entity 1: alt_vip_mix_alg_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485705956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485705956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_tpg_alg_core " "Found entity 1: alt_vip_tpg_alg_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_mixer_alpha_merge " "Found entity 1: alt_vip_mixer_alpha_merge" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mixer_alpha_merge.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_cmd " "Found entity 1: alt_vip_video_input_bridge_cmd" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_latency_1_to_latency_0 " "Found entity 1: alt_vip_common_latency_1_to_latency_0" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_latency_1_to_latency_0.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_video_packet_decode " "Found entity 1: alt_vip_common_video_packet_decode" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_video_input_bridge_resp " "Found entity 1: alt_vip_video_input_bridge_resp" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_cvo_0 " "Found entity 1: soc_system_alt_vip_cl_cvo_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_stream_marker " "Found entity 1: alt_vip_cvo_stream_marker" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_stream_marker.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_core " "Found entity 1: alt_vip_cvo_core" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485706947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485706947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_compare " "Found entity 1: alt_vip_cvo_sync_compare" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_compare.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_conditioner " "Found entity 1: alt_vip_cvo_sync_conditioner" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_sync_generation " "Found entity 1: alt_vip_cvo_sync_generation" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_generation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_calculate_mode " "Found entity 1: alt_vip_cvo_calculate_mode" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_calculate_mode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_mode_banks " "Found entity 1: alt_vip_cvo_mode_banks" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_statemachine " "Found entity 1: alt_vip_cvo_statemachine" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_statemachine.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_fifo " "Found entity 1: alt_vip_common_fifo" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_generic_step_count " "Found entity 1: alt_vip_common_generic_step_count" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_generic_step_count/src_hdl/alt_vip_common_generic_step_count.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_to_binary " "Found entity 1: alt_vip_common_to_binary" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_to_binary/src_hdl/alt_vip_common_to_binary.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485707966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485707966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sync " "Found entity 1: alt_vip_common_sync" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sync/src_hdl/alt_vip_common_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_trigger_sync " "Found entity 1: alt_vip_common_trigger_sync" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_trigger_sync/src_hdl/alt_vip_common_trigger_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sync_generation " "Found entity 1: alt_vip_common_sync_generation" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sync_generation/src_hdl/alt_vip_common_sync_generation.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_frame_counter " "Found entity 1: alt_vip_common_frame_counter" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_common_sample_counter " "Found entity 1: alt_vip_common_sample_counter" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_sample_counter/src_hdl/alt_vip_common_sample_counter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_pip_sop_realign " "Found entity 1: alt_vip_pip_sop_realign" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_pip_sop_realign.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vip_cvo_scheduler " "Found entity 1: alt_vip_cvo_scheduler" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_cl_cvo_0_video_in " "Found entity 1: soc_system_alt_vip_cl_cvo_0_video_in" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ARM_A9_HPS " "Found entity 1: soc_system_ARM_A9_HPS" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ARM_A9_HPS_hps_io " "Found entity 1: soc_system_ARM_A9_HPS_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ARM_A9_HPS_hps_io_border " "Found entity 1: soc_system_ARM_A9_HPS_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ARM_A9_HPS_fpga_interfaces " "Found entity 1: soc_system_ARM_A9_HPS_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_ip/mac.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_ip/mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 mac " "Found entity 1: mac" {  } { { "mac_ip/mac.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mac_ip/mac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mac_ip/mac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "mac_ip/mac_tb.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/mac_ip/mac_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708752 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ucu_gpu_top.v(246) " "Verilog HDL Module Instantiation warning at ucu_gpu_top.v(246): ignored dangling comma in List of Port Connections" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1616485708753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ucu_gpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ucu_gpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ucu_gpu_top " "Found entity 1: ucu_gpu_top" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485708754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485708754 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485708755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485708765 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(202) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(202): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 202 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(203) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(203): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 203 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(204) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(204): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 204 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(205) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(205): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 205 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(207) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(207): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 207 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_cvo_mode_banks alt_vip_cvo_mode_banks.sv(210) " "Verilog HDL Parameter Declaration warning at alt_vip_cvo_mode_banks.sv(210): Parameter Declaration in module \"alt_vip_cvo_mode_banks\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 210 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708814 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vip_common_frame_counter alt_vip_common_frame_counter.v(49) " "Verilog HDL Parameter Declaration warning at alt_vip_common_frame_counter.v(49): Parameter Declaration in module \"alt_vip_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_frame_counter/src_hdl/alt_vip_common_frame_counter.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1616485708825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ucu_gpu_top " "Elaborating entity \"ucu_gpu_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616485709035 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fpga_led_internal ucu_gpu_top.v(94) " "Verilog HDL warning at ucu_gpu_top.v(94): object fpga_led_internal used but never assigned" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 94 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1616485709036 "|ucu_gpu_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stm_hw_events ucu_gpu_top.v(99) " "Verilog HDL or VHDL warning at ucu_gpu_top.v(99): object \"stm_hw_events\" assigned a value but never read" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709036 "|ucu_gpu_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mm_bridge_cs ucu_gpu_top.v(107) " "Verilog HDL or VHDL warning at ucu_gpu_top.v(107): object \"mm_bridge_cs\" assigned a value but never read" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709036 "|ucu_gpu_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ucu_gpu_top.v(253) " "Verilog HDL assignment warning at ucu_gpu_top.v(253): truncated value with size 32 to match size of target (8)" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709037 "|ucu_gpu_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 ucu_gpu_top.v(260) " "Verilog HDL assignment warning at ucu_gpu_top.v(260): truncated value with size 32 to match size of target (23)" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709037 "|ucu_gpu_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fpga_led_internal 0 ucu_gpu_top.v(94) " "Net \"fpga_led_internal\" at ucu_gpu_top.v(94) has no driver or initial value, using a default initial value '0'" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 94 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616485709038 "|ucu_gpu_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config I2C_HDMI_Config:u_I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\"" {  } { { "ucu_gpu_top.v" "u_I2C_HDMI_Config" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709046 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_HDMI_Config.v(48) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16)" {  } { { "ip/i2c_hdmi/I2C_HDMI_Config.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709047 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_HDMI_Config.v(98) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6)" {  } { { "ip/i2c_hdmi/I2C_HDMI_Config.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709048 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "ip/i2c_hdmi/I2C_HDMI_Config.v" "u0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_HDMI_Config.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709059 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(57) " "Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1)" {  } { { "ip/i2c_hdmi/I2C_Controller.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709059 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "ip/i2c_hdmi/I2C_Controller.v" "wrd" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_Controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(54) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "ip/i2c_hdmi/I2C_WRITE_WDATA.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/i2c_hdmi/I2C_WRITE_WDATA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709062 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "ucu_gpu_top.v" "u0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ARM_A9_HPS soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"soc_system_ARM_A9_HPS\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\"" {  } { { "soc_system/synthesis/soc_system.v" "arm_a9_hps" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ARM_A9_HPS_fpga_interfaces soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" "fpga_interfaces" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ARM_A9_HPS_hps_io soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"soc_system_ARM_A9_HPS_hps_io\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" "hps_io" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ARM_A9_HPS_hps_io_border soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"soc_system_ARM_A9_HPS_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" "border" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709290 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709291 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709291 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709296 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485709298 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709332 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1616485709335 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709335 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1616485709341 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709341 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709400 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485709400 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709406 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709413 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709414 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709414 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616485709414 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709606 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485709607 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485709607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485709636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485709636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709830 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1616485709831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485709836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709862 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485709863 "|ucu_gpu_top|soc_system:u0|soc_system_ARM_A9_HPS:arm_a9_hps|soc_system_ARM_A9_HPS_hps_io:hps_io|soc_system_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_cvo_0 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0 " "Elaborating entity \"soc_system_alt_vip_cl_cvo_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_cvo_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_cvo_0_video_in soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in " "Elaborating entity \"soc_system_alt_vip_cl_cvo_0_video_in\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "video_in" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" "vid_front" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_1_to_latency_0 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter " "Elaborating entity \"alt_vip_common_latency_1_to_latency_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_video_packet_decode:video_input\|alt_vip_common_latency_1_to_latency_0:latency_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" "latency_converter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_decode/src_hdl/alt_vip_common_video_packet_decode.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:rsp_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "rsp_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_resp:vid_front\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "data_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_cmd soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back " "Elaborating entity \"alt_vip_video_input_bridge_cmd\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" "vid_back" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0_video_in.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "cmd_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485710957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_decode:din_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "din_decoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|soc_system_alt_vip_cl_cvo_0_video_in:video_in\|alt_vip_video_input_bridge_cmd:vid_back\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" "data_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_cmd.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_scheduler soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler " "Elaborating entity \"alt_vip_cvo_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "scheduler" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_vib_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_vib_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "cmd_vib_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_encode:cmd_mode_banks_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "cmd_mode_banks_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_decode:resp_mode_banks_decoder " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_scheduler:scheduler\|alt_vip_common_event_packet_decode:resp_mode_banks_decoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" "resp_mode_banks_decoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_scheduler.sv" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_pip_sop_realign soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_pip_sop_realign:sop_align " "Elaborating entity \"alt_vip_pip_sop_realign\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_pip_sop_realign:sop_align\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "sop_align" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485711924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_core soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core " "Elaborating entity \"alt_vip_cvo_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" "cvo_core" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_cvo_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485712021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:enable_resync_sync " "Elaborating entity \"alt_vip_common_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:enable_resync_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "enable_resync_sync" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485712292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_trigger_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vip_common_trigger_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "mode_change_trigger_sync" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485712518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_stream_marker soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_stream_marker:stream_marker " "Elaborating entity \"alt_vip_cvo_stream_marker\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_stream_marker:stream_marker\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "stream_marker" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485712850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_mode_banks soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks " "Elaborating entity \"alt_vip_cvo_mode_banks\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "mode_banks" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_calculate_mode soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_cvo_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vip_cvo_calculate_mode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_cvo_calculate_mode:u_calculate_mode\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_common_sync:interlaced_field_sync " "Elaborating entity \"alt_vip_common_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_mode_banks:mode_banks\|alt_vip_common_sync:interlaced_field_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "interlaced_field_sync" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_generic_step_count soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:h_counter " "Elaborating entity \"alt_vip_common_generic_step_count\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:h_counter\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "h_counter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_generic_step_count soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:pixel_lane_vertical_counter\[0\].v_counter " "Elaborating entity \"alt_vip_common_generic_step_count\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_generic_step_count:pixel_lane_vertical_counter\[0\].v_counter\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "pixel_lane_vertical_counter\[0\].v_counter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sync soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vip_common_sync\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_sync:genlock_enable_sync\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "genlock_enable_sync" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_fifo soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo " "Elaborating entity \"alt_vip_common_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "input_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 1026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485713736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" "input_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_0qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_0qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_0qq1 " "Found entity 1: dcfifo_0qq1" {  } { { "db/dcfifo_0qq1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_0qq1 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated " "Elaborating entity \"dcfifo_0qq1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_sab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sab " "Found entity 1: a_gray2bin_sab" {  } { { "db/a_gray2bin_sab.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_gray2bin_sab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sab soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_gray2bin_sab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_sab\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_gray2bin_sab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_0qq1.tdf" "rdptr_g_gray2bin" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rv6 " "Found entity 1: a_graycounter_rv6" {  } { { "db/a_graycounter_rv6.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_graycounter_rv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rv6 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_graycounter_rv6:rdptr_g1p " "Elaborating entity \"a_graycounter_rv6\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_graycounter_rv6:rdptr_g1p\"" {  } { { "db/dcfifo_0qq1.tdf" "rdptr_g1p" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ndc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ndc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ndc " "Found entity 1: a_graycounter_ndc" {  } { { "db/a_graycounter_ndc.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_graycounter_ndc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ndc soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_graycounter_ndc:wrptr_g1p " "Elaborating entity \"a_graycounter_ndc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|a_graycounter_ndc:wrptr_g1p\"" {  } { { "db/dcfifo_0qq1.tdf" "wrptr_g1p" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8d1 " "Found entity 1: altsyncram_u8d1" {  } { { "db/altsyncram_u8d1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_u8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8d1 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|altsyncram_u8d1:fifo_ram " "Elaborating entity \"altsyncram_u8d1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|altsyncram_u8d1:fifo_ram\"" {  } { { "db/dcfifo_0qq1.tdf" "fifo_ram" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_0qq1.tdf" "rdaclr" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|dffpipe_se9:rs_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|dffpipe_se9:rs_brp\"" {  } { { "db/dcfifo_0qq1.tdf" "rs_brp" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\"" {  } { { "db/dcfifo_0qq1.tdf" "rs_dgwp" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe15 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_cpl:rs_dgwp\|dffpipe_te9:dffpipe15\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe15" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_0qq1.tdf" "ws_dgrp" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe18 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_ue9:dffpipe18\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe18" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vu5 " "Found entity 1: cmpr_vu5" {  } { { "db/cmpr_vu5.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_vu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vu5 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_vu5\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|cmpr_vu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_0qq1.tdf" "rdempty_eq_comp1_lsb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485714359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485714359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_0qq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_0qq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/dcfifo_0qq1.tdf" 106 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_sync_conditioner soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner " "Elaborating entity \"alt_vip_cvo_sync_conditioner\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "pixel_channel_sync_conditioner" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_sync_generation soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner\|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs\[0\].pixel_lane_sync_generator " "Elaborating entity \"alt_vip_cvo_sync_generation\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_sync_conditioner:pixel_channel_sync_conditioner\|alt_vip_cvo_sync_generation:internal_sync_signalling.gen_hdmi_syncs\[0\].pixel_lane_sync_generator\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" "internal_sync_signalling.gen_hdmi_syncs\[0\].pixel_lane_sync_generator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_sync_conditioner.sv" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_cvo_statemachine soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_statemachine:statemachine " "Elaborating entity \"alt_vip_cvo_statemachine\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0\|alt_vip_cvo_core:cvo_core\|alt_vip_cvo_statemachine:statemachine\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "statemachine" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_mixer_0 soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0 " "Elaborating entity \"soc_system_alt_vip_cl_mixer_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_mixer_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_input_bridge_resp soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_input_bridge_resp:vib_resp0 " "Elaborating entity \"alt_vip_video_input_bridge_resp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_input_bridge_resp:vib_resp0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "vib_resp0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485714906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_input_bridge_resp:vib_resp0\|alt_vip_common_video_packet_decode:video_input " "Elaborating entity \"alt_vip_common_video_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_input_bridge_resp:vib_resp0\|alt_vip_common_video_packet_decode:video_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" "video_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_input_bridge_resp.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485715003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mixer_alpha_merge soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mixer_alpha_merge:alpha_merge0 " "Elaborating entity \"alt_vip_mixer_alpha_merge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mixer_alpha_merge:alpha_merge0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "alpha_merge0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485715415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_alg_core soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg " "Elaborating entity \"alt_vip_tpg_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "tpg" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485715963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" "cmd_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\|alt_vip_common_event_packet_encode:data_output " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_tpg_alg_core:tpg\|alt_vip_common_event_packet_encode:data_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" "data_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_alg_core.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_alg_core soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core " "Elaborating entity \"alt_vip_mix_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "mixer_core" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_common_event_packet_decode:input_decodes_g\[0\].din_decoder0 " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_common_event_packet_decode:input_decodes_g\[0\].din_decoder0\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "input_decodes_g\[0\].din_decoder0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sop_align soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_common_sop_align:input_layers_g\[0\].sop_realign_inst " "Elaborating entity \"alt_vip_common_sop_align\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_common_sop_align:input_layers_g\[0\].sop_realign_inst\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "input_layers_g\[0\].sop_realign_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_alg_core_align soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_align:input_layers_g\[0\].offset_align_inst " "Elaborating entity \"alt_vip_mix_alg_core_align\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_align:input_layers_g\[0\].offset_align_inst\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "input_layers_g\[0\].offset_align_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485716859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_alg_core_switch soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_switch:layer_switch " "Elaborating entity \"alt_vip_mix_alg_core_switch\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_switch:layer_switch\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "layer_switch" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_alg_core_blend soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_blend:blend_background " "Elaborating entity \"alt_vip_mix_alg_core_blend\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_alg_core:mixer_core\|alt_vip_mix_alg_core_blend:blend_background\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" "blend_background" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_alg_core.sv" 786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717391 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "background_data_unpack " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"background_data_unpack\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717408 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "din_mix_data_unpack " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"din_mix_data_unpack\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717408 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "background_data_unpack_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"background_data_unpack_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "din_mix_data_unpack_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"din_mix_data_unpack_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dout_data_unpack " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dout_data_unpack\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mult_add_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mult_add_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mult_add_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mult_add_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mult_add_multipliers " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mult_add_multipliers\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485717409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "vob" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_event_packet_decode:cmd_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_event_packet_decode:cmd_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "cmd_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_decode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_event_packet_decode:data_input " "Elaborating entity \"alt_vip_common_event_packet_decode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_event_packet_decode:data_input\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "data_input" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_message_pipeline_stage soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_message_pipeline_stage:din_pipe_stage " "Elaborating entity \"alt_vip_common_message_pipeline_stage\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_message_pipeline_stage:din_pipe_stage\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "din_pipe_stage" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_sop_align soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_sop_align:sop_realigner " "Elaborating entity \"alt_vip_common_sop_align\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_sop_align:sop_realigner\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "sop_realigner" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485717975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output " "Elaborating entity \"alt_vip_common_video_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" "video_output" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_video_output_bridge.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_video_packet_empty soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter " "Elaborating entity \"alt_vip_common_video_packet_empty\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_video_packet_empty:empty_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "empty_converter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_latency_0_to_latency_1 soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter " "Elaborating entity \"alt_vip_common_latency_0_to_latency_1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_video_output_bridge:vob\|alt_vip_common_video_packet_encode:video_output\|alt_vip_common_latency_0_to_latency_1:latency_converter\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" "latency_converter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_video_packet_encode/src_hdl/alt_vip_common_video_packet_encode.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_mix_scheduler soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler " "Elaborating entity \"alt_vip_mix_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "scheduler" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718350 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "command_vib_args_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"command_vib_args_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485718554 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vib_response_args_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vib_response_args_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485718554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:vob_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:vob_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "vob_cmd_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_slave_interface soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface " "Elaborating entity \"alt_vip_common_slave_interface\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "slave_interface" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485718885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_slave_interface_mux soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\|alt_vip_common_slave_interface_mux:non_data_read_mux " "Elaborating entity \"alt_vip_common_slave_interface_mux\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_slave_interface:slave_interface\|alt_vip_common_slave_interface_mux:non_data_read_mux\"" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "non_data_read_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:mux_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:mux_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "mux_cmd_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_common_event_packet_encode soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:tpg_cmd_encoder " "Elaborating entity \"alt_vip_common_event_packet_encode\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_mix_scheduler:scheduler\|alt_vip_common_event_packet_encode:tpg_cmd_encoder\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" "tpg_cmd_encoder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_mix_scheduler.sv" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_message_sink_terminator soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_message_sink_terminator:cmd_mux_term " "Elaborating entity \"alt_vip_message_sink_terminator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_mixer_0:alt_vip_cl_mixer_0\|alt_vip_message_sink_terminator:cmd_mux_term\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" "cmd_mux_term" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_mixer_0.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_0 soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0 " "Elaborating entity \"soc_system_alt_vip_cl_tpg_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_tpg_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_video_output_bridge soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out " "Elaborating entity \"alt_vip_video_output_bridge\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_video_output_bridge:video_out\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "video_out" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_0_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler " "Elaborating entity \"soc_system_alt_vip_cl_tpg_0_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "scheduler" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485719993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_multi_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst " "Elaborating entity \"alt_vip_tpg_multi_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|soc_system_alt_vip_cl_tpg_0_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" "tpg_multi_scheduler_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0_scheduler.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0 " "Elaborating entity \"alt_vip_tpg_bars_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" "core_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_0.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[0\].in_par_lut\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[0\].in_par_lut" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[1\].in_par_lut\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[1\].in_par_lut" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_bars_alg_core_par_lut soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut " "Elaborating entity \"alt_vip_tpg_bars_alg_core_par_lut\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_0:alt_vip_cl_tpg_0\|alt_vip_tpg_bars_alg_core:core_0\|alt_vip_tpg_bars_alg_core_par_lut:pip_gen\[0\].col_gen\[2\].in_par_lut\"" {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" "pip_gen\[0\].col_gen\[2\].in_par_lut" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_tpg_bars_alg_core.sv" 568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_1 soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1 " "Elaborating entity \"soc_system_alt_vip_cl_tpg_1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_cl_tpg_1" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485720864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_cl_tpg_1_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|soc_system_alt_vip_cl_tpg_1_scheduler:scheduler " "Elaborating entity \"soc_system_alt_vip_cl_tpg_1_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|soc_system_alt_vip_cl_tpg_1_scheduler:scheduler\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" "scheduler" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_multi_scheduler soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|soc_system_alt_vip_cl_tpg_1_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst " "Elaborating entity \"alt_vip_tpg_multi_scheduler\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|soc_system_alt_vip_cl_tpg_1_scheduler:scheduler\|alt_vip_tpg_multi_scheduler:tpg_multi_scheduler_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" "tpg_multi_scheduler_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1_scheduler.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vip_tpg_const_alg_core soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|alt_vip_tpg_const_alg_core:core_0 " "Elaborating entity \"alt_vip_tpg_const_alg_core\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_cl_tpg_1:alt_vip_cl_tpg_1\|alt_vip_tpg_const_alg_core:core_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" "core_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_alt_vip_cl_tpg_1.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0 soc_system:u0\|soc_system_dma_0:dma_0 " "Elaborating entity \"soc_system_dma_0\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\"" {  } { { "soc_system/synthesis/soc_system.v" "dma_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_read_data_mux soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux " "Elaborating entity \"soc_system_dma_0_read_data_mux\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_read_data_mux:the_soc_system_dma_0_read_data_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_read_data_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_byteenables soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables " "Elaborating entity \"soc_system_dma_0_byteenables\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_byteenables:the_soc_system_dma_0_byteenables\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_byteenables" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module " "Elaborating entity \"soc_system_dma_0_fifo_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_fifo_module" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_fifo_module_fifo_ram_module soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram " "Elaborating entity \"soc_system_dma_0_fifo_module_fifo_ram_module\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "soc_system_dma_0_fifo_module_fifo_ram" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborating entity \"lpm_ram_dp\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "lpm_ram_dp_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Instantiated megafunction \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file UNUSED " "Parameter \"lpm_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_EAB=ON " "Parameter \"lpm_hint\" = \"USE_EAB=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_rdaddress_control REGISTERED " "Parameter \"lpm_rdaddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 5 " "Parameter \"lpm_widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_wraddress_control REGISTERED " "Parameter \"lpm_wraddress_control\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "suppress_memory_conversion_warnings ON " "Parameter \"suppress_memory_conversion_warnings\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485721849 ""}  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485721849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram " "Elaborating entity \"altdpram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\"" {  } { { "lpm_ram_dp.tdf" "sram" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721885 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\"" {  } { { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1j02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1j02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1j02 " "Found entity 1: altsyncram_1j02" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485721965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485721965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1j02 soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated " "Elaborating entity \"altsyncram_1j02\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_read soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read " "Elaborating entity \"soc_system_dma_0_mem_read\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_read:the_soc_system_dma_0_mem_read\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_read" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dma_0_mem_write soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write " "Elaborating entity \"soc_system_dma_0_mem_write\" for hierarchy \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_mem_write:the_soc_system_dma_0_mem_write\"" {  } { { "soc_system/synthesis/submodules/soc_system_dma_0.v" "the_soc_system_dma_0_mem_write" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0 " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"soc_system:u0\|altera_avalon_mm_bridge:mm_bridge_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_bridge_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485721998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_0 soc_system:u0\|soc_system_pll_0:pll_0 " "Elaborating entity \"soc_system_pll_0\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "altera_pll_i" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722034 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485722054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 65.000000 MHz " "Parameter \"output_clock_frequency1\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 5.000000 MHz " "Parameter \"output_clock_frequency2\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722061 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_pll_0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sys_pll soc_system:u0\|soc_system_sys_pll:sys_pll " "Elaborating entity \"soc_system_sys_pll\" for hierarchy \"soc_system:u0\|soc_system_sys_pll:sys_pll\"" {  } { { "soc_system/synthesis/soc_system.v" "sys_pll" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sys_pll_sys_pll soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll " "Elaborating entity \"soc_system_sys_pll_sys_pll\" for hierarchy \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\"" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll.v" "sys_pll" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "altera_pll_i" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722070 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1616485722085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722090 ""}  } { { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal soc_system:u0\|soc_system_sys_pll:sys_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"soc_system:u0\|soc_system_sys_pll:sys_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "soc_system/synthesis/submodules/soc_system_sys_pll.v" "reset_from_locked" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_video_dma soc_system:u0\|soc_system_video_dma:video_dma " "Elaborating entity \"soc_system_video_dma\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\"" {  } { { "soc_system/synthesis/soc_system.v" "video_dma" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 soc_system_video_dma.v(234) " "Verilog HDL assignment warning at soc_system_video_dma.v(234): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485722098 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 soc_system_video_dma.v(235) " "Verilog HDL assignment warning at soc_system_video_dma.v(235): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485722098 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 soc_system_video_dma.v(240) " "Verilog HDL assignment warning at soc_system_video_dma.v(240): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485722098 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 soc_system_video_dma.v(319) " "Verilog HDL assignment warning at soc_system_video_dma.v(319): truncated value with size 32 to match size of target (15)" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1616485722099 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\"" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "Image_Buffer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\"" {  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722243 ""}  } { { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8bg1 " "Found entity 1: scfifo_8bg1" {  } { { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8bg1 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated " "Elaborating entity \"scfifo_8bg1\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_t2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_t2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_t2a1 " "Found entity 1: a_dpfifo_t2a1" {  } { { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_t2a1 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo " "Elaborating entity \"a_dpfifo_t2a1\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\"" {  } { { "db/scfifo_8bg1.tdf" "dpfifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3i1 " "Found entity 1: altsyncram_t3i1" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3i1 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram " "Elaborating entity \"altsyncram_t3i1\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\"" {  } { { "db/a_dpfifo_t2a1.tdf" "FIFOram" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_6l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_t2a1.tdf" "almost_full_comparer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_t2a1.tdf" "three_comparison" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_h2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_t2a1.tdf" "rd_ptr_msb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_u27.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_t2a1.tdf" "usedw_counter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_i2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_t2a1.tdf" "wr_ptr" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videocard_top soc_system:u0\|videocard_top:videocard_new_0 " "Elaborating entity \"videocard_top\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\"" {  } { { "soc_system/synthesis/soc_system.v" "videocard_new_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videocard soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst " "Elaborating entity \"videocard\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\"" {  } { { "soc_system/synthesis/submodules/videocard_top.v" "videocard_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_way_rom soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|four_way_rom:rom " "Elaborating entity \"four_way_rom\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|four_way_rom:rom\"" {  } { { "videocard/videocard.v" "rom" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|arbiter:arbiter_inst " "Elaborating entity \"arbiter\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|arbiter:arbiter_inst\"" {  } { { "videocard/videocard.v" "arbiter_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|interrupt_controller:inter_controller " "Elaborating entity \"interrupt_controller\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|interrupt_controller:inter_controller\"" {  } { { "videocard/videocard.v" "inter_controller" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0 " "Elaborating entity \"core\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\"" {  } { { "videocard/videocard.v" "core0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/videocard/videocard.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_decoder soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|instr_decoder:instr_decoder_main " "Elaborating entity \"instr_decoder\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|instr_decoder:instr_decoder_main\"" {  } { { "core/core.v" "instr_decoder_main" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main " "Elaborating entity \"alu\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\"" {  } { { "core/core.v" "alu_main" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/core.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module " "Elaborating entity \"divider\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\"" {  } { { "core/alu.v" "div_module" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/alu.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "core/divider.v" "LPM_DIVIDE_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "core/divider.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722707 ""}  } { { "core/divider.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/core/divider.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l4u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l4u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l4u " "Found entity 1: lpm_divide_l4u" {  } { { "db/lpm_divide_l4u.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/lpm_divide_l4u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_l4u soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated " "Elaborating entity \"lpm_divide_l4u\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_anh soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\|sign_div_unsign_anh:divider " "Elaborating entity \"sign_div_unsign_anh\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\|sign_div_unsign_anh:divider\"" {  } { { "db/lpm_divide_l4u.tdf" "divider" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/lpm_divide_l4u.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/alt_u_div_p2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485722799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485722799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_p2f soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_p2f:divider " "Elaborating entity \"alt_u_div_p2f\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|videocard:videocard_inst\|core:core0\|alu:alu_main\|divider:div_module\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_l4u:auto_generated\|sign_div_unsign_anh:divider\|alt_u_div_p2f:divider\"" {  } { { "db/sign_div_unsign_anh.tdf" "divider" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/sign_div_unsign_anh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_dual soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst " "Elaborating entity \"RAM_dual\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\"" {  } { { "soc_system/synthesis/submodules/videocard_top.v" "ram_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM_dual.v" "altsyncram_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM_dual.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485722995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485722995 ""}  } { { "memory/RAM_dual.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/memory/RAM_dual.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485722995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fgo2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fgo2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fgo2 " "Found entity 1: altsyncram_fgo2" {  } { { "db/altsyncram_fgo2.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_fgo2.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485723088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485723088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fgo2 soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated " "Elaborating entity \"altsyncram_fgo2\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485723254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485723254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_fgo2.tdf" "decode2" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_fgo2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485723295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485723295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|RAM_dual:ram_inst\|altsyncram:altsyncram_component\|altsyncram_fgo2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_fgo2.tdf" "mux4" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_fgo2.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_mapped_control soc_system:u0\|videocard_top:videocard_new_0\|memory_mapped_control:mm_control " "Elaborating entity \"memory_mapped_control\" for hierarchy \"soc_system:u0\|videocard_top:videocard_new_0\|memory_mapped_control:mm_control\"" {  } { { "soc_system/synthesis/submodules/videocard_top.v" "mm_control" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/videocard_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:videocard_new_0_memory_main_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:videocard_new_0_memory_main_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:videocard_new_0_memory_main_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:videocard_new_0_memory_main_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:videocard_new_0_memory_main_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:videocard_new_0_memory_main_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:videocard_new_0_memory_main_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_agent_rdata_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:videocard_new_0_memory_main_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_rsp_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485723755 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485723756 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485723756 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "videocard_new_0_memory_main_cmd_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723803 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616485723816 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616485723817 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:videocard_new_0_memory_main_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "crosser" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485723997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:mm_bridge_0_s0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:mm_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_agent_rdata_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "mm_bridge_0_s0_burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:mm_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"soc_system_mm_interconnect_2\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_2" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_translator:mm_bridge_0_m0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_avalon_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "video_dma_avalon_control_slave_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_cl_mixer_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:alt_vip_cl_mixer_0_control_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_cl_mixer_0_control_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_0_control_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_0_control_port_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "dma_0_control_port_slave_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:videocard_new_0_memory_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:videocard_new_0_memory_control_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:mm_bridge_0_m0_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:video_dma_avalon_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:video_dma_avalon_control_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "video_dma_avalon_control_slave_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:video_dma_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:video_dma_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:video_dma_avalon_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:video_dma_avalon_control_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "video_dma_avalon_control_slave_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_cl_mixer_0_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_cl_mixer_0_control_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_cl_mixer_0_control_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_cl_mixer_0_control_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:alt_vip_cl_mixer_0_control_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "alt_vip_cl_mixer_0_control_agent_rdata_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:videocard_new_0_memory_control_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:videocard_new_0_memory_control_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:videocard_new_0_memory_control_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:videocard_new_0_memory_control_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_agent_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:videocard_new_0_memory_control_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_agent_rdata_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router " "Elaborating entity \"soc_system_mm_interconnect_2_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router:router\|soc_system_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_2_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_001" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_001:router_001\|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_004 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_2_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "router_004" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\|soc_system_mm_interconnect_2_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_2_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_router_004:router_004\|soc_system_mm_interconnect_2_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "mm_bridge_0_m0_limiter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:videocard_new_0_memory_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_cmd_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_2_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "cmd_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_demux_003 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_demux_003:rsp_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_demux_003" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_rsp_mux soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_2_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "rsp_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_rsp_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724799 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485724807 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485724808 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485724808 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:videocard_new_0_memory_control_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:videocard_new_0_memory_control_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "videocard_new_0_memory_control_cmd_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "crosser" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 1954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter_003 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter_003 " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "avalon_st_adapter_003" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 2240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter_003\|soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_2:mm_interconnect_2\|soc_system_mm_interconnect_2_avalon_st_adapter_003:avalon_st_adapter_003\|soc_system_mm_interconnect_2_avalon_st_adapter_003_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" "error_adapter_0" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_avalon_st_adapter_003.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"soc_system_mm_interconnect_3\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_3" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485724968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:dma_0_read_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:dma_0_read_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "dma_0_read_master_translator" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:dma_0_read_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_agent:dma_0_read_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "dma_0_read_master_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router " "Elaborating entity \"soc_system_mm_interconnect_3_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_3_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_3_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485725262 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|soc_system_mm_interconnect_3_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router:router\|soc_system_mm_interconnect_3_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001 soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_3_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "router_001" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_3_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_router_001:router_001\|soc_system_mm_interconnect_3_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "the_default_decode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:dma_0_read_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_traffic_limiter:dma_0_read_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "dma_0_read_master_limiter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_cmd_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_3_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "cmd_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_demux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_demux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_3_rsp_mux soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_3_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "rsp_mux" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|soc_system_mm_interconnect_3_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "arb" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725336 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485725344 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485725345 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1616485725345 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725389 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616485725401 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1616485725401 "|ucu_gpu_top|soc_system:u0|soc_system_mm_interconnect_3:mm_interconnect_3|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "crosser" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_3:mm_interconnect_3\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_003 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_003\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_003" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "ucu_gpu_top.v" "debounce_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "ucu_gpu_top.v" "hps_reset_inst" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725565 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485725568 ""}  } { { "ip/altsource_probe/hps_reset.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485725568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485725989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "ucu_gpu_top.v" "pulse_cold_reset" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "ucu_gpu_top.v" "pulse_warm_reset" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "ucu_gpu_top.v" "pulse_debug_reset" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485726380 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "ip/altsource_probe/hps_reset.v" "altsource_probe_component" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ip/altsource_probe/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1616485729485 "|ucu_gpu_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "reset_value h_counter 32 16 " "Port \"reset_value\" on the entity instantiation of \"h_counter\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "h_counter" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 795 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729886 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_common_generic_step_count:h_counter"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_anc_line u_calculate_mode 32 16 " "Port \"is_anc_line\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729890 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_ap_line u_calculate_mode 32 16 " "Port \"is_ap_line\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729890 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_f_falling_edge u_calculate_mode 32 16 " "Port \"is_f_falling_edge\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729890 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_f_rising_edge u_calculate_mode 32 16 " "Port \"is_f_rising_edge\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_blank u_calculate_mode 32 16 " "Port \"is_h_blank\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_front_porch u_calculate_mode 32 16 " "Port \"is_h_front_porch\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_sync_length u_calculate_mode 32 16 " "Port \"is_h_sync_length\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_h_sync_polarity u_calculate_mode 32 1 " "Port \"is_h_sync_polarity\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_interlaced u_calculate_mode 32 1 " "Port \"is_interlaced\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_line_count_f0 u_calculate_mode 32 16 " "Port \"is_line_count_f0\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_line_count_f1 u_calculate_mode 32 16 " "Port \"is_line_count_f1\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_sample_count_f0 u_calculate_mode 32 16 " "Port \"is_sample_count_f0\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_sample_count_f1 u_calculate_mode 32 16 " "Port \"is_sample_count_f1\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_anc_line u_calculate_mode 32 16 " "Port \"is_v1_anc_line\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_blank u_calculate_mode 32 16 " "Port \"is_v1_blank\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729891 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_front_porch u_calculate_mode 32 16 " "Port \"is_v1_front_porch\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_rising_edge u_calculate_mode 32 16 " "Port \"is_v1_rising_edge\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v1_sync_length u_calculate_mode 32 16 " "Port \"is_v1_sync_length\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_blank u_calculate_mode 32 16 " "Port \"is_v_blank\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_front_porch u_calculate_mode 32 16 " "Port \"is_v_front_porch\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_sync_length u_calculate_mode 32 16 " "Port \"is_v_sync_length\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "is_v_sync_polarity u_calculate_mode 32 1 " "Port \"is_v_sync_polarity\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "trs u_calculate_mode 32 4 " "Port \"trs\" on the entity instantiation of \"u_calculate_mode\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" "u_calculate_mode" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_mode_banks.sv" 384 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485729892 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks|alt_vip_cvo_calculate_mode:u_calculate_mode"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "vid_std mode_banks 1 16 " "Port \"vid_std\" on the entity instantiation of \"mode_banks\" is connected to a signal of width 1. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "mode_banks" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 666 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1616485729897 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_mode_banks:mode_banks"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "av_st_din_data stream_marker 56 91 " "Port \"av_st_din_data\" on the entity instantiation of \"stream_marker\" is connected to a signal of width 56. The formal width of the signal in the module is 91.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" "stream_marker" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/src_hdl/alt_vip_cvo_core.sv" 572 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1616485729898 "|ucu_gpu_top|soc_system:u0|soc_system_alt_vip_cl_cvo_0:alt_vip_cl_cvo_0|alt_vip_cvo_core:cvo_core|alt_vip_cvo_stream_marker:stream_marker"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga_reset_n " "Net \"hps_fpga_reset_n\" is missing source, defaulting to GND" {  } { { "ucu_gpu_top.v" "hps_fpga_reset_n" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616485730085 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1616485730085 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga_reset_n " "Net \"hps_fpga_reset_n\" is missing source, defaulting to GND" {  } { { "ucu_gpu_top.v" "hps_fpga_reset_n" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 92 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1616485730093 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1616485730093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_se84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_se84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_se84 " "Found entity 1: altsyncram_se84" {  } { { "db/altsyncram_se84.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_se84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485734694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485734694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilc " "Found entity 1: mux_ilc" {  } { { "db/mux_ilc.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/mux_ilc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485734933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485734933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485734989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485734989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rai " "Found entity 1: cntr_rai" {  } { { "db/cntr_rai.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_rai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3vi " "Found entity 1: cntr_3vi" {  } { { "db/cntr_3vi.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_3vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_59i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_59i " "Found entity 1: cntr_59i" {  } { { "db/cntr_59i.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_59i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485735346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485735346 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485735760 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616485736431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.23.09:48:58 Progress: Loading sld56d70052/alt_sld_fab_wrapper_hw.tcl " "2021.03.23.09:48:58 Progress: Loading sld56d70052/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485738916 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485740351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485740459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741357 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741523 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741829 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485741829 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616485742479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld56d70052/alt_sld_fab.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485742844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485742844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743276 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/ip/sld56d70052/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485743404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485743404 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 38 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 68 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 98 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 128 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 158 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 188 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 218 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 248 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 278 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 308 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 338 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 368 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 398 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 428 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 458 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 488 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 518 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 548 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 578 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 608 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 638 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 668 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 698 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 728 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 758 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_video_dma:video_dma\|scfifo:Image_Buffer\|scfifo_8bg1:auto_generated\|a_dpfifo_t2a1:dpfifo\|altsyncram_t3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t3i1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_t3i1.tdf" 788 2 0 } } { "db/a_dpfifo_t2a1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/a_dpfifo_t2a1.tdf" 46 2 0 } } { "db/scfifo_8bg1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/scfifo_8bg1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/soc_system_video_dma.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_video_dma.v" 377 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 697 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_video_dma:video_dma|scfifo:Image_Buffer|scfifo_8bg1:auto_generated|a_dpfifo_t2a1:dpfifo|altsyncram_t3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 280 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 340 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[13\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[14\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[15\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 490 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[16\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[17\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[18\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[19\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 640 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[22\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 700 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[23\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 730 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 760 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 880 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 910 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 940 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|soc_system_dma_0:dma_0\|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module\|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram\|lpm_ram_dp:lpm_ram_dp_component\|altdpram:sram\|altsyncram:ram_block\|altsyncram_1j02:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_1j02.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_1j02.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altdpram.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altdpram.tdf" 207 4 0 } } { "lpm_ram_dp.tdf" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/lpm_ram_dp.tdf" 72 3 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 214 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 389 0 0 } } { "soc_system/synthesis/submodules/soc_system_dma_0.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_dma_0.v" 923 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 625 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_dma_0:dma_0|soc_system_dma_0_fifo_module:the_soc_system_dma_0_fifo_module|soc_system_dma_0_fifo_module_fifo_ram_module:soc_system_dma_0_fifo_module_fifo_ram|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|altsyncram:ram_block|altsyncram_1j02:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616485746909 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll_sys_pll.v" 88 0 0 } } { "soc_system/synthesis/submodules/soc_system_sys_pll.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_sys_pll.v" 24 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/soc_system.v" 675 0 0 } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 246 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485746909 "|ucu_gpu_top|soc_system:u0|soc_system_sys_pll:sys_pll|soc_system_sys_pll_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1616485746909 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1616485746909 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1616485759492 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1616485759492 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616485759492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485759529 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616485759529 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616485759529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_00n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_00n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_00n1 " "Found entity 1: altsyncram_00n1" {  } { { "db/altsyncram_00n1.tdf" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/db/altsyncram_00n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616485759568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485759568 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Video and Image Processing Suite " "\"Video and Image Processing Suite\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1616485762568 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1616485762568 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-TEST_PATTERN_GENERATOR_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-TEST_PATTERN_GENERATOR_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached " "The Test Pattern Generator II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-MIXER_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-MIXER_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The Mixer II MegaCore function will be disabled after time-out is reached " "The Mixer II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "IP-CVO_II " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature IP-CVO_II" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The CVO II MegaCore function will be disabled after time-out is reached " "The CVO II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The CVO II MegaCore function will be disabled after time-out is reached " "The CVO II MegaCore function will be disabled after time-out is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1616485762741 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1616485762741 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1616485762742 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1616485762742 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "51 " "51 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1616485762781 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1616485763235 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/modules/alt_vip_common_slave_interface/src_hdl/alt_vip_common_slave_interface.sv" 826 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 2 1616485770291 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 2 1616485770291 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"HDMI_I2C_SCL\" and its non-tri-state driver." {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 0 1616485771690 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 0 1616485771690 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_I2S " "bidirectional pin \"HDMI_I2S\" has no driver" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1616485771690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_LRCLK " "bidirectional pin \"HDMI_LRCLK\" has no driver" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1616485771690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 18 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1616485771690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_SCLK " "bidirectional pin \"HDMI_SCLK\" has no driver" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 0 1616485771690 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 0 1616485771690 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2C_SCL~synth " "Node \"HDMI_I2C_SCL~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485772583 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1616485772583 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616485772585 "|ucu_gpu_top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616485772585 ""}
{ "Warning" "WSTA_COULD_NOT_GET_VALUE_FROM_CLOCK_PERIOD" "destination  set_net_delay \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_field_reg\[*\]\}\] \[get_keepers \{*\|cvo_core*\|mode_banks\|vid_interlaced_field\[*\]\}\] " "No destination clock period was found satisfying the set_net_delay assignment from \"\[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_field_reg\[*\]\}\]\" to \"\[get_keepers \{*\|cvo_core*\|mode_banks\|vid_interlaced_field\[*\]\}\]\". This assignment will be ignored." {  } {  } 0 17897 "No %1!s!clock period was found satisfying the %2!s! assignment from \"%3!s!\" to \"%4!s!\". This assignment will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1616485773473 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485773501 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1923 " "1923 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616485781034 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1616485781584 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485781829 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1616485782242 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485782471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu.map.smsg " "Generated suppressed messages file /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485785195 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 1147 0 0 1114 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 1147 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1114 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1616485967717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "26 0 4 0 0 " "Adding 26 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616485968433 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616485968433 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616485969466 ""}  } { { "altera_pll.v" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1616485969466 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 85 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616485970727 "|ucu_gpu_top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616485970727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26108 " "Implemented 26108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_OPINS" "80 " "Implemented 80 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24584 " "Implemented 24584 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_RAMS" "685 " "Implemented 685 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1616485970811 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1616485970811 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616485970811 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 265 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 265 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1131 " "Peak virtual memory: 1131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616485970982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 09:52:50 2021 " "Processing ended: Tue Mar 23 09:52:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616485970982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:41 " "Elapsed time: 00:04:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616485970982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:47 " "Total CPU time (on all processors): 00:05:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616485970982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616485970982 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616485974628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616485974629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 09:52:51 2021 " "Processing started: Tue Mar 23 09:52:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616485974629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616485974629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ucu_gpu -c ucu_gpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ucu_gpu -c ucu_gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616485974630 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616485974667 ""}
{ "Info" "0" "" "Project  = ucu_gpu" {  } {  } 0 0 "Project  = ucu_gpu" 0 0 "Fitter" 0 0 1616485974668 ""}
{ "Info" "0" "" "Revision = ucu_gpu" {  } {  } 0 0 "Revision = ucu_gpu" 0 0 "Fitter" 0 0 1616485974668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616485975185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616485975186 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ucu_gpu 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"ucu_gpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616485975337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616485975381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616485975382 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1616485975490 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1616485975504 ""}  } { { "altera_pll.v" "" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1616485975504 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1616485976320 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616485976342 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616485981298 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1616485982326 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 172 " "No exact pin location assignment(s) for 72 pins of 172 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1616485982847 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1616485982887 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1616485982887 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1616485998894 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 7 global CLKCTRL_G9 " "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 7 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616486000904 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 5462 global CLKCTRL_G4 " "soc_system:u0\|soc_system_sys_pll:sys_pll\|soc_system_sys_pll_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 5462 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616486000904 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4221 global CLKCTRL_G5 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4221 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616486000904 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 342 global CLKCTRL_G6 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 342 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616486000904 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 2682 global CLKCTRL_G7 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 2682 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616486000904 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616486000904 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 33 global CLKCTRL_G2 " "FPGA_CLK1_50~inputCLKENA0 with 33 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616486000905 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK2_50~inputCLKENA0 16 global CLKCTRL_G1 " "FPGA_CLK2_50~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1616486000905 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1616486000905 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616486000907 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vip_common_sync " "Entity alt_vip_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0qq1 " "Entity dcfifo_0qq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486006628 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1616486006628 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_NANO_SOC_GHRD.sdc " "Synopsys Design Constraints File file not found: 'DE10_NANO_SOC_GHRD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616486007061 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616486007062 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616486007139 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616486007152 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_cvo_core.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616486007208 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 25 *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vip_cvo_core.sdc(25): *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 25 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(25): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007269 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 26 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(26): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007269 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|interlaced_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|interlaced_reg could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|vid_interlaced keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|vid_interlaced could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007272 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007273 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007275 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007275 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|h_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|h_total_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|vid_h_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|vid_h_total\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007276 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|v_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|v_total_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|vid_v_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|vid_v_total\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007277 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007278 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007279 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007281 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007283 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007284 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007285 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007285 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007286 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007287 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007288 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007289 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007290 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007291 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007292 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007293 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|h_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|h_sync_polarity_reg could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|vid_h_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|vid_h_sync_polarity could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007293 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|v_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|v_sync_polarity_reg could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|vid_v_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|vid_v_sync_polarity could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007295 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007297 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007299 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486007299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007299 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007300 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007300 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007300 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007301 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007301 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007301 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007302 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007302 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007303 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007303 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007303 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007304 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007304 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007304 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007305 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007305 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007305 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007305 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007306 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007306 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007306 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007307 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007307 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007307 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007308 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007308 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 86 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(86): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007309 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 87 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(87): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007309 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 88 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(88): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007309 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 89 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(89): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007310 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 90 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(90): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007310 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 91 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(91): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007310 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 92 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(92): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007310 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 93 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(93): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007311 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 94 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(94): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007311 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 95 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(95): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007311 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 96 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(96): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007312 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 97 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(97): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007312 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 98 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(98): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007312 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 99 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(99): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007312 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 100 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(100): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007313 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 101 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(101): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007313 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 102 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(102): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007313 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 103 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(103): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007313 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 104 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(104): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007314 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 105 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(105): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007314 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 106 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(106): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007315 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 107 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(107): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007315 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 108 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(108): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007315 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 109 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(109): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007316 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 110 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(110): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007316 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 111 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(111): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486007316 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486007316 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616486007328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1616486007332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008260 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008266 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008266 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616486008269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008269 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008269 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008269 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008270 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008270 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008270 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008270 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008270 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008271 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008271 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008271 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008271 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008272 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008272 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008272 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008272 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008272 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008273 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008273 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008273 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008273 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008273 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008274 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008274 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008274 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008274 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008274 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008274 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008275 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008275 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008275 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008275 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008275 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008276 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008276 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008277 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008277 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008277 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008277 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008277 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008278 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008278 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008278 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008278 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008279 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008279 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008279 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008279 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008280 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008280 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008280 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008280 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008281 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008281 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008281 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008281 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008282 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008282 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008282 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008282 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008283 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008283 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008283 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008283 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008283 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008283 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008283 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008284 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008284 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008284 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008284 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008284 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008284 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008285 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008285 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008285 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1616486008285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008286 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008286 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008286 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008287 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008287 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008288 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008288 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008288 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008289 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008289 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008289 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008289 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008290 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008290 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008290 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008291 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008291 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008291 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008292 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008292 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008292 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008293 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008293 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008293 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008293 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008293 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008294 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008294 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008294 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008294 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008294 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008295 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008295 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008295 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008295 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008296 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008296 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008296 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008296 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008296 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008297 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008297 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008297 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008298 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008298 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008299 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008299 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008299 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008300 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008300 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008300 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008300 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008300 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008301 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008301 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008301 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008301 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008301 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008302 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008302 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008302 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008302 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008302 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008303 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008303 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008303 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008303 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008303 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008304 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008304 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008304 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008304 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008305 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008305 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008305 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008305 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008306 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008306 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008306 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008306 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008307 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008307 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008307 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008307 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008308 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008308 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008308 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008309 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008309 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008309 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008309 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008310 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008310 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008310 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008311 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008311 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008312 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008312 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008312 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008313 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008313 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008313 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008313 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008314 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008314 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008314 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008314 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008315 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008315 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008315 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008315 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008316 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008316 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008316 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008316 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008317 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008317 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008317 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008317 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008317 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008318 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008318 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008318 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008318 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008319 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008319 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008319 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008319 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008320 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008320 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008320 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008320 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008320 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008321 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008321 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008321 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008322 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008322 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008322 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008322 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008322 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008323 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008323 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008323 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008323 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008323 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008324 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008324 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1616486008324 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486008324 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1616486008324 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 FPGA_CLK1_50 " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486008402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1616486008402 "|ucu_gpu_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486008402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1616486008402 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK FPGA_CLK2_50 " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486008402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1616486008402 "|ucu_gpu_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486008402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1616486008402 "|ucu_gpu_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486008402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1616486008402 "|ucu_gpu_top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486008402 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1616486008402 "|ucu_gpu_top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486008410 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1616486008410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616486008730 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1616486008731 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486008773 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486008773 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1616486008773 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486008776 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1616486008776 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1616486008778 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1616486008779 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1616486008779 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616486009632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616486009816 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616486009823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616486009868 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616486009982 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616486010071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616486010071 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616486010115 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616486012822 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1616486012873 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616486012873 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1616486013708 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1616486017855 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1616486020839 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1616486020856 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1616486022711 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1616486022712 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1616486025645 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1616486025662 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1616486027577 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:19 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:19" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1616486033087 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616486034444 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616486034658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616486034659 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616486034731 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616486039254 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616486039325 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616486039325 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:01 " "Fitter preparation operations ending: elapsed time is 00:01:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616486041514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616486047787 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1616486053495 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:36 " "Fitter placement preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616486084328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616486105110 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616486135783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616486135784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616486143531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616486199019 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616486199019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616486236047 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.65 " "Total time spent on timing analysis during the Fitter is 20.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616486257104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616486258061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616486267041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616486267061 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616486278540 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:06 " "Fitter post-fit operations ending: elapsed time is 00:01:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616486323697 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616486324996 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "6 " "Following 6 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently enabled " "Pin HDMI_I2C_SCL has a permanently enabled output enable" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_SPIM_SS } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HDMI_I2S } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HDMI_LRCLK } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HDMI_MCLK } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HDMI_SCLK } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1616486325188 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 780 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "ucu_gpu_top.v" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/ucu_gpu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1616486325188 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1616486325188 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu.fit.smsg " "Generated suppressed messages file /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616486327308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 514 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 514 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3216 " "Peak virtual memory: 3216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616486334642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 09:58:54 2021 " "Processing ended: Tue Mar 23 09:58:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616486334642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:03 " "Elapsed time: 00:06:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616486334642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:11:37 " "Total CPU time (on all processors): 00:11:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616486334642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616486334642 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616486335953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616486335954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 09:58:55 2021 " "Processing started: Tue Mar 23 09:58:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616486335954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616486335954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ucu_gpu -c ucu_gpu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ucu_gpu -c ucu_gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616486335954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1616486340007 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616486353379 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1616486353386 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1616486353900 ""}
{ "Warning" "" "" "File /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu_time_limited.sof contains one or more time-limited megafunctions that support the Intel FPGA IP Evaluation Mode feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." {  } {  } 0 210039 "" 0 0 "Assembler" 0 -1 1616486354214 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu_time_limited.sof 6AF7 00EE " "SRAM Object File /home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/output_files/ucu_gpu_time_limited.sof contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x6AF7, Product: 0x00EE" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports Intel FPGA IP Evaluation Mode feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1616486354214 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1616486354771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "761 " "Peak virtual memory: 761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616486355153 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 09:59:15 2021 " "Processing ended: Tue Mar 23 09:59:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616486355153 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616486355153 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616486355153 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616486355153 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616486355559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616486358613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616486358613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 09:59:15 2021 " "Processing started: Tue Mar 23 09:59:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616486358613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616486358613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ucu_gpu -c ucu_gpu " "Command: quartus_sta ucu_gpu -c ucu_gpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616486358614 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616486358643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616486360843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616486360843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486360899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486360899 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vip_common_sync " "Entity alt_vip_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_0qq1 " "Entity dcfifo_0qq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe18\|dffe19a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1616486363801 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1616486363801 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE10_NANO_SOC_GHRD.sdc " "Synopsys Design Constraints File file not found: 'DE10_NANO_SOC_GHRD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616486364334 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364334 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364424 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/modules/alt_vip_common_fifo/src_hdl/alt_vip_common_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364445 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vip_cvo_core.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vip_cvo_core.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364577 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 25 *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vip_cvo_core.sdc(25): *\|cvo_core*\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 25 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(25): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364639 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vip_cvo_core.sdc 26 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vip_cvo_core.sdc(26): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"*\|\$\{corename\}*\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364639 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364639 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|interlaced_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|interlaced_reg could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 29 *\|cvo_core*\|mode_banks\|vid_interlaced keeper " "Ignored filter at alt_vip_cvo_core.sdc(29): *\|cvo_core*\|mode_banks\|vid_interlaced could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364646 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364646 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 29 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(29): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364646 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 30 *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(30): *\|cvo_core*\|mode_banks\|vid_h_total_minus_one\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364647 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364647 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 30 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(30): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364647 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 31 *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(31): *\|cvo_core*\|mode_banks\|vid_v_total_minus_one\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364648 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 31 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(31): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 32 *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(32): *\|cvo_core*\|mode_banks\|vid_h_total_minus_two\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364648 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364648 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 32 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(32): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|h_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|h_total_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364649 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 33 *\|cvo_core*\|mode_banks\|vid_h_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(33): *\|cvo_core*\|mode_banks\|vid_h_total\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364649 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364650 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 33 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(33): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|v_total_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|v_total_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364650 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 34 *\|cvo_core*\|mode_banks\|vid_v_total\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(34): *\|cvo_core*\|mode_banks\|vid_v_total\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364650 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364651 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 34 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(34): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|h_blank_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 35 *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(35): *\|cvo_core*\|mode_banks\|vid_h_blank\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364652 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 35 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(35): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 36 *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(36): *\|cvo_core*\|mode_banks\|vid_h_sync_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364652 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 36 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(36): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364652 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 37 *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(37): *\|cvo_core*\|mode_banks\|vid_h_sync_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364653 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 37 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(37): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 38 *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(38): *\|cvo_core*\|mode_banks\|vid_f2_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364654 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 38 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(38): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 39 *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(39): *\|cvo_core*\|mode_banks\|vid_f1_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364655 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 39 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(39): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 40 *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(40): *\|cvo_core*\|mode_banks\|vid_f1_v_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364655 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 40 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(40): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 41 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(41): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364656 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 41 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(41): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364656 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 42 *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(42): *\|cvo_core*\|mode_banks\|vid_f2_v_sync_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364657 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 42 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(42): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 43 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(43): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364658 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 43 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(43): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 44 *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(44): *\|cvo_core*\|mode_banks\|vid_f1_v_sync_end\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364658 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 44 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(44): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 45 *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(45): *\|cvo_core*\|mode_banks\|vid_f_rising_edge\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364659 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 45 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(45): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364659 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 46 *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(46): *\|cvo_core*\|mode_banks\|vid_f_falling_edge\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364660 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 46 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(46): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364660 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 47 *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(47): *\|cvo_core*\|mode_banks\|vid_f1_v_end_nxt\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364661 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 47 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(47): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 48 *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(48): *\|cvo_core*\|mode_banks\|vid_f2_anc_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364661 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364662 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 48 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(48): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 49 *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(49): *\|cvo_core*\|mode_banks\|vid_f1_anc_v_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364662 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 49 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(49): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364662 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|h_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|h_sync_polarity_reg could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 50 *\|cvo_core*\|mode_banks\|vid_h_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(50): *\|cvo_core*\|mode_banks\|vid_h_sync_polarity could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364663 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 50 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(50): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|v_sync_polarity_reg keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|v_sync_polarity_reg could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364666 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 51 *\|cvo_core*\|mode_banks\|vid_v_sync_polarity keeper " "Ignored filter at alt_vip_cvo_core.sdc(51): *\|cvo_core*\|mode_banks\|vid_v_sync_polarity could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364669 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 51 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(51): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|h_total_check_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 52 *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(52): *\|cvo_core*\|mode_banks\|vid_h_total_check\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364670 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364670 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 52 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(52): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|ap_start_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 53 *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(53): *\|cvo_core*\|mode_banks\|vid_ap_start\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364671 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 53 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(53): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_cvo_core.sdc 54 *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] keeper " "Ignored filter at alt_vip_cvo_core.sdc(54): *\|cvo_core*\|mode_banks\|vid_h_frame_complete_point\[*\] could not be matched with a keeper" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <from> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100 " "set_max_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\]  -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] 100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364671 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay alt_vip_cvo_core.sdc 54 Argument <to> is an empty collection " "Ignored set_max_delay at alt_vip_cvo_core.sdc(54): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364671 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364671 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 57 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(57): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 58 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(58): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 59 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(59): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 60 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(60): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 61 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(61): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364672 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 62 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(62): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 63 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(63): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 64 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(64): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 65 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(65): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 66 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(66): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 67 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(67): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364673 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 68 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(68): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 69 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(69): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 70 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(70): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 71 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(71): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 72 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(72): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364674 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 73 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(73): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 74 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(74): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 75 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(75): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 76 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(76): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 77 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(77): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 78 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(78): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364675 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 79 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(79): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364676 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 80 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(80): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364676 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 81 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(81): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <from> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100 " "set_min_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -100" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364676 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay alt_vip_cvo_core.sdc 82 Argument <to> is an empty collection " "Ignored set_min_delay at alt_vip_cvo_core.sdc(82): Argument <to> is an empty collection" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 86 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(86): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|interlaced_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|interlaced_reg\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_interlaced\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 87 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(87): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 88 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(88): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_minus_one_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_minus_one_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total_minus_one\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 89 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(89): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_minus_two_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_minus_two_reg\[*\]\"\]    -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_minus_two\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 90 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(90): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 91 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(91): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_total_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_total_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_total\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364677 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364677 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 92 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(92): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_blank_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_blank_reg\[*\]\"\]              -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_blank\[*\]\"\]           -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 93 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(93): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_start_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_start\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 94 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(94): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_end_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_end\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 95 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(95): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 96 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(96): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_start_reg\[*\]\"\]           -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_start\[*\]\"\]        -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 97 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(97): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364678 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364678 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 98 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(98): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 99 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(99): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 100 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(100): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_start_reg\[*\]\"\]      -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_start\[*\]\"\]   -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 101 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(101): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_sync_end_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_sync_end_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_sync_end\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 102 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(102): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_rising_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_rising_edge_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_rising_edge\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364679 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 103 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(103): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f_falling_edge_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f_falling_edge_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f_falling_edge\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364680 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 104 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(104): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_v_end_nxt_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_v_end_nxt_reg\[*\]\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_v_end_nxt\[*\]\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364680 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 105 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(105): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f2_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f2_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f2_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364680 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 106 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(106): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|f1_anc_v_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|f1_anc_v_start_reg\[*\]\"\]       -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_f1_anc_v_start\[*\]\"\]    -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364680 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 107 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(107): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364681 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 108 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(108): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|v_sync_polarity_reg\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|v_sync_polarity_reg\"\]         -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_v_sync_polarity\"\]      -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364681 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 109 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(109): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_total_check_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_total_check_reg\[*\]\"\]        -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_total_check\[*\]\"\]     -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364681 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 110 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(110): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|ap_start_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|ap_start_reg\[*\]\"\]             -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_ap_start\[*\]\"\]          -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364681 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_cvo_core.sdc 111 argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements " "Ignored set_net_delay at alt_vip_cvo_core.sdc(111): argument -from with value \[get_keepers \{*\|cvo_core*\|mode_banks\|h_frame_complete_point_reg\[*\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 " "set_net_delay -from \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|h_frame_complete_point_reg\[*\]\"\] -to \[get_keepers \"*\|\$\{corename\}*\|mode_banks\|vid_h_frame_complete_point\[*\]\"\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486364682 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/alt_vip_cvo_core.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486364682 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486364695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1616486364723 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486364723 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486365787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365890 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365890 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365890 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365897 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365897 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1616486365900 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365901 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365901 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365902 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365902 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365903 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365903 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365903 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365904 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365904 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365904 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365905 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365905 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365905 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365906 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365906 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365906 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365906 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365907 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365907 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365907 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365907 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365908 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365908 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365908 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365908 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 22 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(22): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365909 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 23 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365909 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365909 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365909 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365909 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 26 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(26): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365910 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 27 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365910 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 28 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(28): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365910 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 29 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365910 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365911 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 30 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(30): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365911 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 31 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365911 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365911 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365912 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365912 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365912 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365912 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365912 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365913 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365913 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365913 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365913 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365914 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365914 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365914 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365914 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365915 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 44 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365915 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365915 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 46 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365915 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365916 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(47): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365916 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 48 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365916 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365917 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 50 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365917 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365917 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 52 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365918 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365918 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365918 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365919 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 56 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(56): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365919 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365919 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365920 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365920 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365920 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365920 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365921 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365921 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365921 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365922 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365922 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365922 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365922 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365923 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365923 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365923 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365923 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365923 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1616486365924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 3 *fpga_interfaces\|f2sdram~FF_3768 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(3): *fpga_interfaces\|f2sdram~FF_3768 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3768\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365924 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 4 *fpga_interfaces\|f2sdram~FF_3769 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(4): *fpga_interfaces\|f2sdram~FF_3769 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3769\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365925 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365925 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365926 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 7 *fpga_interfaces\|f2sdram~FF_3773 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(7): *fpga_interfaces\|f2sdram~FF_3773 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3773\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365926 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 8 *fpga_interfaces\|f2sdram~FF_3774 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(8): *fpga_interfaces\|f2sdram~FF_3774 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3774\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365927 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365927 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365927 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 11 *fpga_interfaces\|f2sdram~FF_3778 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(11): *fpga_interfaces\|f2sdram~FF_3778 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 11 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(11): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3778\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365928 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 12 *fpga_interfaces\|f2sdram~FF_3779 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(12): *fpga_interfaces\|f2sdram~FF_3779 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3779\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365928 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365928 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365929 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365929 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365929 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3783 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3783 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3783\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365930 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 16 *fpga_interfaces\|f2sdram~FF_3784 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(16): *fpga_interfaces\|f2sdram~FF_3784 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3784\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365930 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 17 *fpga_interfaces\|f2sdram~FF_3785 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(17): *fpga_interfaces\|f2sdram~FF_3785 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 17 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(17): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3785\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365931 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 18 *fpga_interfaces\|f2sdram~FF_3786 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(18): *fpga_interfaces\|f2sdram~FF_3786 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3786\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365931 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 19 *fpga_interfaces\|f2sdram~FF_3790 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(19): *fpga_interfaces\|f2sdram~FF_3790 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 19 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(19): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3790\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365932 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365932 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365932 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 22 *fpga_interfaces\|f2sdram~FF_3795 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(22): *fpga_interfaces\|f2sdram~FF_3795 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3795\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365933 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365933 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365933 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365933 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365934 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3798 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3798 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365934 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3798\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365934 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365934 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 26 *fpga_interfaces\|f2sdram~FF_3799 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(26): *fpga_interfaces\|f2sdram~FF_3799 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3799\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365935 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365935 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 28 *fpga_interfaces\|f2sdram~FF_3802 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(28): *fpga_interfaces\|f2sdram~FF_3802 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365935 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3802\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365936 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 29 *fpga_interfaces\|f2sdram~FF_3803 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(29): *fpga_interfaces\|f2sdram~FF_3803 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 29 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(29): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3803\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365936 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365936 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365936 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3806 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3806 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3806\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365937 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 32 *fpga_interfaces\|f2sdram~FF_3808 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(32): *fpga_interfaces\|f2sdram~FF_3808 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365937 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 32 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(32): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3808\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365937 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365937 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 33 *fpga_interfaces\|f2sdram~FF_3809 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(33): *fpga_interfaces\|f2sdram~FF_3809 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3809\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365938 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 34 *fpga_interfaces\|f2sdram~FF_3811 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(34): *fpga_interfaces\|f2sdram~FF_3811 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365938 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 34 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(34): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3811\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365938 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365938 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365939 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365939 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 37 *fpga_interfaces\|f2sdram~FF_3815 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(37): *fpga_interfaces\|f2sdram~FF_3815 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3815\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365940 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 38 *fpga_interfaces\|f2sdram~FF_3816 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(38): *fpga_interfaces\|f2sdram~FF_3816 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 38 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3816\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365940 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365940 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365940 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365941 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3820 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3820 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3820\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365941 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 42 *fpga_interfaces\|f2sdram~FF_3821 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(42): *fpga_interfaces\|f2sdram~FF_3821 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 42 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(42): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3821\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365941 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365941 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365942 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365942 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3830 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3830 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3830\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365942 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365942 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 46 *fpga_interfaces\|f2sdram~FF_3831 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(46): *fpga_interfaces\|f2sdram~FF_3831 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3831\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365943 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365943 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 48 *fpga_interfaces\|f2sdram~FF_3834 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(48): *fpga_interfaces\|f2sdram~FF_3834 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3834\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365943 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 49 *fpga_interfaces\|f2sdram~FF_3835 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(49): *fpga_interfaces\|f2sdram~FF_3835 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365943 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3835\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365944 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365944 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_4494 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_4494 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4494\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365944 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 52 *fpga_interfaces\|f2sdram~FF_4495 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(52): *fpga_interfaces\|f2sdram~FF_4495 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 52 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(52): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4495\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365944 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365944 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 53 *fpga_interfaces\|f2sdram~FF_4496 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(53): *fpga_interfaces\|f2sdram~FF_4496 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4496\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365945 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 54 *fpga_interfaces\|f2sdram~FF_4497 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(54): *fpga_interfaces\|f2sdram~FF_4497 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 54 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(54): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4497\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365945 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 55 *fpga_interfaces\|f2sdram~FF_4498 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(55): *fpga_interfaces\|f2sdram~FF_4498 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4498\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365945 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365945 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 56 *fpga_interfaces\|f2sdram~FF_4499 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(56): *fpga_interfaces\|f2sdram~FF_4499 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4499\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365946 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 57 *fpga_interfaces\|f2sdram~FF_4500 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(57): *fpga_interfaces\|f2sdram~FF_4500 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 57 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(57): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4500\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365946 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 58 *fpga_interfaces\|f2sdram~FF_4501 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(58): *fpga_interfaces\|f2sdram~FF_4501 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 58 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(58): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4501\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365946 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 59 *fpga_interfaces\|f2sdram~FF_4502 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(59): *fpga_interfaces\|f2sdram~FF_4502 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365946 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4502\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365947 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 60 *fpga_interfaces\|f2sdram~FF_4503 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(60): *fpga_interfaces\|f2sdram~FF_4503 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 60 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(60): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4503\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365947 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 61 *fpga_interfaces\|f2sdram~FF_4504 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(61): *fpga_interfaces\|f2sdram~FF_4504 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4504\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365947 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 62 *fpga_interfaces\|f2sdram~FF_4505 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(62): *fpga_interfaces\|f2sdram~FF_4505 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365947 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4505\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365948 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 63 *fpga_interfaces\|f2sdram~FF_4506 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(63): *fpga_interfaces\|f2sdram~FF_4506 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_4506\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365948 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 64 *fpga_interfaces\|f2sdram~FF_1054 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(64): *fpga_interfaces\|f2sdram~FF_1054 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1054\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365948 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 65 *fpga_interfaces\|f2sdram~FF_1055 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(65): *fpga_interfaces\|f2sdram~FF_1055 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365948 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 65 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(65): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1055\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365949 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365949 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365949 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1118 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1118 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1118\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365949 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365949 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 69 *fpga_interfaces\|f2sdram~FF_1119 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(69): *fpga_interfaces\|f2sdram~FF_1119 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1119\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365950 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365950 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365950 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365950 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365951 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3408 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3408 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3408\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365951 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365951 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365951 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365952 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365952 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3417 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3417 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365952 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3417\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365953 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365953 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365953 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_798 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_798 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_798\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365953 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365953 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 81 *fpga_interfaces\|f2sdram~FF_799 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(81): *fpga_interfaces\|f2sdram~FF_799 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_799\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365954 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 82 *fpga_interfaces\|f2sdram~FF_800 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(82): *fpga_interfaces\|f2sdram~FF_800 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_800\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365954 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 83 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(83): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365954 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365954 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_862 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_862 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_862\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365955 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 85 *fpga_interfaces\|f2sdram~FF_863 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(85): *fpga_interfaces\|f2sdram~FF_863 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_863\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365955 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365955 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365955 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365956 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_926 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_926 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_926\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365956 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 89 *fpga_interfaces\|f2sdram~FF_927 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(89): *fpga_interfaces\|f2sdram~FF_927 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_927\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365956 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365956 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365957 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365957 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365957 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365957 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_990 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_990 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_990\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365958 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 93 *fpga_interfaces\|f2sdram~FF_991 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(93): *fpga_interfaces\|f2sdram~FF_991 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365958 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_991\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365958 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365958 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365959 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365959 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365959 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_ARM_A9_HPS_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365960 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_ARM_A9_HPS_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_ARM_A9_HPS_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1616486365960 ""}  } { { "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" "" { Text "/home/pasha/Documents/poc_acs/project/PureFPGA/MCCP/soc_system/synthesis/submodules/soc_system_ARM_A9_HPS_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1616486365960 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 FPGA_CLK1_50 " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK FPGA_CLK2_50 " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486366076 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486366076 "|ucu_gpu_top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486366085 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616486366085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486375693 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486375694 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486375753 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486375753 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486375753 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486375756 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486375756 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616486375760 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1616486375786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.574 " "Worst-case setup slack is 1.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.574               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.574               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.377               0.000 altera_reserved_tck  " "    8.377               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.164               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 altera_reserved_tck  " "    0.190               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.040 " "Worst-case recovery slack is 3.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.040               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.040               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.469               0.000 altera_reserved_tck  " "   27.469               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.562               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 altera_reserved_tck  " "    0.937               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.523 " "Worst-case minimum pulse width slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.523               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.540               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.540               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.969               0.000 altera_reserved_tck  " "   14.969               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486375932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486375932 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486376346 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486377427 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.574" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486378375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378405 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486378405 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.040" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378435 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486378435 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486378465 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486378465 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486378516 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1616486378516 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" {  } {  } 0 0 "Address Command (Slow 1100mV 100C Model)              \|  0.537  0.503" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 100C Model)          \|  2.043     --" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" {  } {  } 0 0 "Core (Slow 1100mV 100C Model)                         \|  1.574  0.164" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 100C Model)        \|   3.04  0.562" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 100C Model)                    \|  0.475  0.409" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" {  } {  } 0 0 "Postamble (Slow 1100mV 100C Model)                    \|  0.371  0.371" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" {  } {  } 0 0 "Read Capture (Slow 1100mV 100C Model)                 \|   0.18  0.133" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" {  } {  } 0 0 "Write (Slow 1100mV 100C Model)                        \|  0.165   0.17" 0 0 "Timing Analyzer" 0 0 1616486378517 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1616486378655 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616486378737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616486393344 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 FPGA_CLK1_50 " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK FPGA_CLK2_50 " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395159 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395159 "|ucu_gpu_top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486395160 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486395160 "|ucu_gpu_top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486395169 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616486395169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486404514 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486404514 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486404572 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486404572 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486404572 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486404573 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486404573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.573 " "Worst-case setup slack is 1.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.573               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.587               0.000 altera_reserved_tck  " "    8.587               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.216               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.130 " "Worst-case recovery slack is 3.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.130               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.130               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.854               0.000 altera_reserved_tck  " "   27.854               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.590 " "Worst-case removal slack is 0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.590               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.590               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896               0.000 altera_reserved_tck  " "    0.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.525 " "Worst-case minimum pulse width slack is 0.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.525               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.525               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.546               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.966               0.000 altera_reserved_tck  " "   14.966               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486404817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486404817 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486405203 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486406217 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.573" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407316 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486407316 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.216" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407395 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486407395 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.130" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407448 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486407448 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486407505 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486407505 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" {  } {  } 0 0 "Address Command (Slow 1100mV -40C Model)              \|  0.538  0.512" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV -40C Model)          \|  2.111     --" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" {  } {  } 0 0 "Core (Slow 1100mV -40C Model)                         \|  1.573  0.216" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV -40C Model)        \|   3.13   0.59" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" {  } {  } 0 0 "DQS vs CK (Slow 1100mV -40C Model)                    \|  0.534  0.457" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" {  } {  } 0 0 "Postamble (Slow 1100mV -40C Model)                    \|  0.341  0.341" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" {  } {  } 0 0 "Read Capture (Slow 1100mV -40C Model)                 \|  0.222  0.175" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" {  } {  } 0 0 "Write (Slow 1100mV -40C Model)                        \|   0.22  0.229" 0 0 "Timing Analyzer" 0 0 1616486407581 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 100C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 100C Model" 0 0 "Timing Analyzer" 0 0 1616486407763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616486408106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616486419716 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 FPGA_CLK1_50 " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421444 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421444 "|ucu_gpu_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK FPGA_CLK2_50 " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486421445 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486421445 "|ucu_gpu_top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486421454 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616486421454 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486430824 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486430824 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486430881 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486430881 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486430881 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486430883 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486430883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486430947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486430947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486430947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.421               0.000 altera_reserved_tck  " "   12.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486430947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486430947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.045 " "Worst-case hold slack is 0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 altera_reserved_tck  " "    0.045               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.083               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486431027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.731 " "Worst-case recovery slack is 3.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.731               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.731               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.367               0.000 altera_reserved_tck  " "   29.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486431095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.341 " "Worst-case removal slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 altera_reserved_tck  " "    0.341               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486431149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.741               0.000 altera_reserved_tck  " "   14.741               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486431197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486431197 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486431648 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486432645 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486433936 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486433936 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.083" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434009 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486434009 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.731" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434082 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486434082 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486434157 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486434157 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" {  } {  } 0 0 "Address Command (Fast 1100mV 100C Model)              \|  0.607  0.569" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 100C Model)          \|  2.244     --" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" {  } {  } 0 0 "Core (Fast 1100mV 100C Model)                         \|  2.113  0.083" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 100C Model)        \|  3.731  0.497" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 100C Model)                    \|    0.6   0.59" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" {  } {  } 0 0 "Postamble (Fast 1100mV 100C Model)                    \|  0.513  0.513" 0 0 "Timing Analyzer" 0 0 1616486434260 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" {  } {  } 0 0 "Read Capture (Fast 1100mV 100C Model)                 \|   0.37  0.322" 0 0 "Timing Analyzer" 0 0 1616486434261 ""}
{ "Info" "0" "" "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" {  } {  } 0 0 "Write (Fast 1100mV 100C Model)                        \|  0.287  0.287" 0 0 "Timing Analyzer" 0 0 1616486434261 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1616486434514 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK1_50 " "Node: FPGA_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 FPGA_CLK1_50 " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 is being clocked by FPGA_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435827 "|ucu_gpu_top|FPGA_CLK1_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|SDAO is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435827 "|ucu_gpu_top|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FPGA_CLK2_50 " "Node: FPGA_CLK2_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK FPGA_CLK2_50 " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK is being clocked by FPGA_CLK2_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435827 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435827 "|ucu_gpu_top|FPGA_CLK2_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435828 "|ucu_gpu_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C0_SCLK " "Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C0_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435828 "|ucu_gpu_top|HPS_I2C0_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1616486435828 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1616486435828 "|ucu_gpu_top|HPS_I2C1_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1616486435838 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1616486435838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486444953 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486444953 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486445013 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sys_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1616486445013 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486445013 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1616486445015 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1616486445015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.113 " "Worst-case setup slack is 2.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.113               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.244               0.000 altera_reserved_tck  " "   13.244               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 altera_reserved_tck  " "    0.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.076               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.843 " "Worst-case recovery slack is 3.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.843               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.843               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.096               0.000 altera_reserved_tck  " "   30.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.281 " "Worst-case removal slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 altera_reserved_tck  " "    0.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.463               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.895               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.895               0.000 soc_system:u0\|soc_system_ARM_A9_HPS:arm_a9_hps\|soc_system_ARM_A9_HPS_hps_io:hps_io\|soc_system_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.733               0.000 altera_reserved_tck  " "   14.733               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616486445417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616486445417 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1616486445969 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486446951 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448423 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486448423 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448524 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486448524 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.843" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448632 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486448632 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1616486448746 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616486448746 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1616486448862 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1616486448862 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" {  } {  } 0 0 "Address Command (Fast 1100mV -40C Model)              \|  0.587  0.589" 0 0 "Timing Analyzer" 0 0 1616486448862 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV -40C Model)          \|  2.256     --" 0 0 "Timing Analyzer" 0 0 1616486448862 ""}
{ "Info" "0" "" "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" {  } {  } 0 0 "Core (Fast 1100mV -40C Model)                         \|  2.113  0.076" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV -40C Model)        \|  3.843  0.463" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" {  } {  } 0 0 "DQS vs CK (Fast 1100mV -40C Model)                    \|   0.59  0.628" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" {  } {  } 0 0 "Postamble (Fast 1100mV -40C Model)                    \|  0.527  0.527" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" {  } {  } 0 0 "Read Capture (Fast 1100mV -40C Model)                 \|   0.37  0.323" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "0" "" "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" {  } {  } 0 0 "Write (Fast 1100mV -40C Model)                        \|    0.3    0.3" 0 0 "Timing Analyzer" 0 0 1616486448863 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616486451694 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616486451698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 533 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 533 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2095 " "Peak virtual memory: 2095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616486452587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 10:00:52 2021 " "Processing ended: Tue Mar 23 10:00:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616486452587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616486452587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616486452587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616486452587 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1315 s " "Quartus Prime Full Compilation was successful. 0 errors, 1315 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616486453702 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus Prime Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sdram_io.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sdram_io.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/alt_types.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/alt_types.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/system.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/system.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/tclrpt.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/tclrpt.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/tclrpt.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/tclrpt.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/sequencer/emif.pre.xml " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/sequencer/emif.pre.xml has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_ISW_FILE soc_system/synthesis/submodules/hps.pre.xml " "Assignment HPS_ISW_FILE with value soc_system/synthesis/submodules/hps.pre.xml has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""} { "Info" "IFLOW_ASSIGNMENT_DELETED" "HPS_PARTITION ON " "Assignment HPS_PARTITION with value ON has been deleted." {  } {  } 0 293030 "Assignment %1!s! with value %2!s! has been deleted." 0 0 "Design Software" 0 -1 1616486714032 ""}  } {  } 0 293031 "Detected changes in Quartus Prime Settings File (.qsf)." 0 0 "Timing Analyzer" 0 -1 1616486714032 ""}
