#-----------------------------------------------------------
# PlanAhead v14.6 (64-bit)
# Build 269223 by xbuild on Wed Jun  5 11:07:37 MDT 2013
# Start of session at: Mon Jan 13 15:36:15 2014
# Process ID: 24689
# Log file: /home/maxwell/GitHub/TrabajoSED/HexCounter/planAhead_run_1/planAhead.log
# Journal file: /home/maxwell/GitHub/TrabajoSED/HexCounter/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source /home/maxwell/GitHub/TrabajoSED/HexCounter/pa.fromNetlist.tcl
set_property iostandard LVCMOS33 [get_ports [list {DIG1[7]} {DIG1[6]} {DIG1[5]} {DIG1[4]} {DIG1[3]} {DIG1[2]} {DIG1[1]} {DIG1[0]} {DIG2[7]} {DIG2[6]} {DIG2[5]} {DIG2[4]} {DIG2[3]} {DIG2[2]} {DIG2[1]} {DIG2[0]} {DIG_IN[3]} {DIG_IN[2]} {DIG_IN[1]} {DIG_IN[0]} CLK START RESET LOAD PAUSE]]
set_property drive 12 [get_ports [list {DIG1[7]} {DIG1[6]} {DIG1[5]} {DIG1[4]} {DIG1[3]} {DIG1[2]} {DIG1[1]} {DIG1[0]} {DIG2[7]} {DIG2[6]} {DIG2[5]} {DIG2[4]} {DIG2[3]} {DIG2[2]} {DIG2[1]} {DIG2[0]} {DIG_IN[3]} {DIG_IN[2]} {DIG_IN[1]} {DIG_IN[0]} CLK START RESET LOAD PAUSE]]
set_property slew SLOW [get_ports [list {DIG1[7]} {DIG1[6]} {DIG1[5]} {DIG1[4]} {DIG1[3]} {DIG1[2]} {DIG1[1]} {DIG1[0]} {DIG2[7]} {DIG2[6]} {DIG2[5]} {DIG2[4]} {DIG2[3]} {DIG2[2]} {DIG2[1]} {DIG2[0]} {DIG_IN[3]} {DIG_IN[2]} {DIG_IN[1]} {DIG_IN[0]} CLK START RESET LOAD PAUSE]]
