$date
	Thu Oct 26 09:48:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 5 ! Q [4:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module h1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 5 $ Q [4:0] $end
$scope module st1 $end
$var wire 1 % D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 & Q $end
$upscope $end
$scope module st2 $end
$var wire 1 ' D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module st3 $end
$var wire 1 ) D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 * Q $end
$upscope $end
$scope module st4 $end
$var wire 1 + D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 , Q $end
$upscope $end
$scope module st5 $end
$var wire 1 - D $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
bx $
1#
0"
bx !
$end
#10
1%
0'
0)
0+
0-
0&
0(
0*
0,
b0 !
b0 $
0.
1"
#20
0"
0#
#30
1'
b10000 !
b10000 $
1&
1"
#40
0"
#50
1)
b11000 !
b11000 $
1(
1"
#60
0"
#70
1+
b11100 !
b11100 $
1*
1"
#80
0"
#90
1-
b11110 !
b11110 $
1,
1"
#100
0"
#110
0%
b11111 !
b11111 $
1.
1"
#120
0"
#130
0'
b1111 !
b1111 $
0&
1"
#140
0"
#150
0)
b111 !
b111 $
0(
1"
#160
0"
#170
0+
b11 !
b11 $
0*
1"
#180
0"
#190
0-
b1 !
b1 $
0,
1"
#200
0"
#210
1%
b0 !
b0 $
0.
1"
#220
0"
#230
1'
b10000 !
b10000 $
1&
1"
#240
0"
