# TCL File Generated by Component Editor 18.0
# Sun Dec 15 00:34:05 PKT 2019
# DO NOT MODIFY


# 
# riscv_core "riscv_core" v1.0
# Naqash 2019.12.15.00:34:05
# riscv_core
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module riscv_core
# 
set_module_property DESCRIPTION riscv_core
set_module_property NAME riscv_core
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP custom_core
set_module_property AUTHOR Naqash
set_module_property DISPLAY_NAME riscv_core
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL riscv_core
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file fpu_add_sub.v VERILOG PATH fpu_add_sub.v
add_fileset_file fpu_add_sub_bb.v VERILOG PATH fpu_add_sub_bb.v
add_fileset_file fpu_compare.v VERILOG PATH fpu_compare.v
add_fileset_file fpu_compare_bb.v VERILOG PATH fpu_compare_bb.v
add_fileset_file fpu_convert.v VERILOG PATH fpu_convert.v
add_fileset_file fpu_convert_bb.v VERILOG PATH fpu_convert_bb.v
add_fileset_file fpu_convert_float_integer.v VERILOG PATH fpu_convert_float_integer.v
add_fileset_file fpu_convert_float_integer_bb.v VERILOG PATH fpu_convert_float_integer_bb.v
add_fileset_file fpu_div.v VERILOG PATH fpu_div.v
add_fileset_file fpu_div_bb.v VERILOG PATH fpu_div_bb.v
add_fileset_file fpu_mult.v VERILOG PATH fpu_mult.v
add_fileset_file fpu_mult_bb.v VERILOG PATH fpu_mult_bb.v
add_fileset_file fpu_sqrt.v VERILOG PATH fpu_sqrt.v
add_fileset_file fpu_sqrt_bb.v VERILOG PATH fpu_sqrt_bb.v
add_fileset_file DRAM.v VERILOG PATH ../riscv_core/DRAM.v
add_fileset_file FPU.v VERILOG PATH ../riscv_core/FPU.v
add_fileset_file Fpu_Controller.v VERILOG PATH ../riscv_core/Fpu_Controller.v
add_fileset_file IRAM.v VERILOG PATH ../riscv_core/IRAM.v
add_fileset_file alu.v VERILOG PATH ../riscv_core/alu.v
add_fileset_file aluSource.v VERILOG PATH ../riscv_core/aluSource.v
add_fileset_file controlUnit.v VERILOG PATH ../riscv_core/controlUnit.v
add_fileset_file forwadingUnit.v VERILOG PATH ../riscv_core/forwadingUnit.v
add_fileset_file hdu.v VERILOG PATH ../riscv_core/hdu.v
add_fileset_file immGen.v VERILOG PATH ../riscv_core/immGen.v
add_fileset_file mux.v VERILOG PATH ../riscv_core/mux.v
add_fileset_file regFile.v VERILOG PATH ../riscv_core/regFile.v
add_fileset_file riscv.v VERILOG PATH ../riscv_core/riscv.v TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst_n reset_n Input 1


# 
# connection point avalon_master
# 
add_interface avalon_master avalon start
set_interface_property avalon_master addressUnits SYMBOLS
set_interface_property avalon_master associatedClock clock
set_interface_property avalon_master associatedReset reset_sink
set_interface_property avalon_master bitsPerSymbol 8
set_interface_property avalon_master burstOnBurstBoundariesOnly false
set_interface_property avalon_master burstcountUnits WORDS
set_interface_property avalon_master doStreamReads false
set_interface_property avalon_master doStreamWrites false
set_interface_property avalon_master holdTime 0
set_interface_property avalon_master linewrapBursts false
set_interface_property avalon_master maximumPendingReadTransactions 0
set_interface_property avalon_master maximumPendingWriteTransactions 0
set_interface_property avalon_master readLatency 0
set_interface_property avalon_master readWaitTime 1
set_interface_property avalon_master setupTime 0
set_interface_property avalon_master timingUnits Cycles
set_interface_property avalon_master writeWaitTime 0
set_interface_property avalon_master ENABLED true
set_interface_property avalon_master EXPORT_OF ""
set_interface_property avalon_master PORT_NAME_MAP ""
set_interface_property avalon_master CMSIS_SVD_VARIABLES ""
set_interface_property avalon_master SVD_ADDRESS_GROUP ""

add_interface_port avalon_master av_chipselect chipselect Output 1
add_interface_port avalon_master av_address address Output 8
add_interface_port avalon_master av_read_n read_n Output 1
add_interface_port avalon_master av_readdata readdata Input 32
add_interface_port avalon_master av_write_n write_n Output 1
add_interface_port avalon_master av_writedata writedata Output 32
add_interface_port avalon_master av_waitrequest waitrequest Input 1

