Classic Timing Analyzer report for main
Sat May 27 12:03:24 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_100m'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                            ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.105 ns                         ; RXD                             ; UARTIn:u2|r_RX_Data_R           ; --         ; clk_100m ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.309 ns                        ; UARTInAdapter:u3|t_Guitar[0][2] ; seg0[3]                         ; clk_100m   ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -6.839 ns                        ; RXD                             ; UARTIn:u2|r_RX_Data_R           ; --         ; clk_100m ; 0            ;
; Clock Setup: 'clk_100m'      ; N/A   ; None          ; 184.26 MHz ( period = 5.427 ns ) ; UARTIn:u2|r_RX_Byte[1]          ; UARTInAdapter:u3|t_Guitar[0][7] ; clk_100m   ; clk_100m ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                 ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F672C8       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_100m        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_100m'                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; UARTIn:u2|r_RX_Byte[1]          ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; UARTIn:u2|r_RX_Byte[1]          ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; UARTIn:u2|r_RX_Byte[1]          ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; UARTIn:u2|r_RX_Byte[1]          ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; UARTIn:u2|r_RX_Byte[1]          ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; UARTIn:u2|r_RX_Byte[1]          ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; UARTIn:u2|r_RX_Byte[1]          ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; UARTIn:u2|r_RX_Byte[1]          ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 5.157 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; UARTIn:u2|r_RX_Byte[3]          ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; UARTIn:u2|r_RX_Byte[3]          ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; UARTIn:u2|r_RX_Byte[3]          ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; UARTIn:u2|r_RX_Byte[3]          ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; UARTIn:u2|r_RX_Byte[3]          ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; UARTIn:u2|r_RX_Byte[3]          ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; UARTIn:u2|r_RX_Byte[3]          ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 200.04 MHz ( period = 4.999 ns )                    ; UARTIn:u2|r_RX_Byte[3]          ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; 202.55 MHz ( period = 4.937 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[4] ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 202.55 MHz ( period = 4.937 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[4] ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 202.55 MHz ( period = 4.937 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[4] ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 202.55 MHz ( period = 4.937 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[4] ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 202.55 MHz ( period = 4.937 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[4] ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 202.55 MHz ( period = 4.937 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[4] ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 202.55 MHz ( period = 4.937 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[4] ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 202.55 MHz ( period = 4.937 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[4] ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[5]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[4]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[6]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[9]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[3]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[0]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[7]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[1]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 205.13 MHz ( period = 4.875 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Clk_Count[8]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[7] ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[7] ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[7] ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[7] ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[7] ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[7] ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[7] ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 208.59 MHz ( period = 4.794 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[7] ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.522 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[5]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[4]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[6]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[9]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[3]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[0]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[7]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[1]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 209.91 MHz ( period = 4.764 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Clk_Count[8]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.500 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; UARTIn:u2|r_RX_Byte[2]          ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; UARTIn:u2|r_RX_Byte[2]          ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; UARTIn:u2|r_RX_Byte[2]          ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; UARTIn:u2|r_RX_Byte[2]          ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; UARTIn:u2|r_RX_Byte[2]          ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; UARTIn:u2|r_RX_Byte[2]          ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; UARTIn:u2|r_RX_Byte[2]          ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 210.00 MHz ( period = 4.762 ns )                    ; UARTIn:u2|r_RX_Byte[2]          ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.492 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; UARTIn:u2|r_RX_Byte[4]          ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; UARTIn:u2|r_RX_Byte[4]          ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; UARTIn:u2|r_RX_Byte[4]          ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; UARTIn:u2|r_RX_Byte[4]          ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; UARTIn:u2|r_RX_Byte[4]          ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; UARTIn:u2|r_RX_Byte[4]          ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; UARTIn:u2|r_RX_Byte[4]          ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 212.68 MHz ( period = 4.702 ns )                    ; UARTIn:u2|r_RX_Byte[4]          ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; UARTIn:u2|r_RX_Byte[7]          ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; UARTIn:u2|r_RX_Byte[7]          ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; UARTIn:u2|r_RX_Byte[7]          ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; UARTIn:u2|r_RX_Byte[7]          ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; UARTIn:u2|r_RX_Byte[7]          ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; UARTIn:u2|r_RX_Byte[7]          ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; UARTIn:u2|r_RX_Byte[7]          ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 213.90 MHz ( period = 4.675 ns )                    ; UARTIn:u2|r_RX_Byte[7]          ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[5]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[4]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[6]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[9]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[3]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[0]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[7]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[1]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Clk_Count[8]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.407 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[5]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[5]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[4]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[4]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[6]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[6]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[9]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[9]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[3]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[3]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[0]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[0]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[7]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[7]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[1]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[1]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Clk_Count[8]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 214.68 MHz ( period = 4.658 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_Clk_Count[8]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[5] ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[5] ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[5] ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[5] ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[5] ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[5] ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[5] ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 215.56 MHz ( period = 4.639 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[5] ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.367 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[5]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[4]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[6]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[9]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[3]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[0]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[7]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[1]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 215.89 MHz ( period = 4.632 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_Clk_Count[8]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.368 ns                ;
; N/A                                     ; 216.17 MHz ( period = 4.626 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_RX_Byte[1]             ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.366 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[5]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[4]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[6]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[9]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[3]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[0]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[7]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[1]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.22 MHz ( period = 4.625 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Clk_Count[8]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.361 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[5]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[4]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[6]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[9]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[3]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[0]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[7]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[1]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 216.73 MHz ( period = 4.614 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Clk_Count[8]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.350 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_Bit_Index[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.280 ns                ;
; N/A                                     ; 221.14 MHz ( period = 4.522 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_SM_Main.s_RX_Data_Bits ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.258 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[6] ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[6] ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[6] ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[6] ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[6] ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[6] ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[6] ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; UARTInAdapter:u3|\FSM:p_Byte[6] ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.213 ns                ;
; N/A                                     ; 224.01 MHz ( period = 4.464 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_RX_Byte[1]             ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.204 ns                ;
; N/A                                     ; 226.14 MHz ( period = 4.422 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_RX_Byte[1]             ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.162 ns                ;
; N/A                                     ; 226.76 MHz ( period = 4.410 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_RX_Byte[4]             ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.152 ns                ;
; N/A                                     ; 226.81 MHz ( period = 4.409 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_RX_Byte[1]             ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 227.07 MHz ( period = 4.404 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_SM_Main.s_Idle         ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.148 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_Bit_Index[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.118 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; UARTIn:u2|r_RX_Byte[6]          ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; UARTIn:u2|r_RX_Byte[6]          ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; UARTIn:u2|r_RX_Byte[6]          ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; UARTIn:u2|r_RX_Byte[6]          ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; UARTIn:u2|r_RX_Byte[6]          ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; UARTIn:u2|r_RX_Byte[6]          ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; UARTIn:u2|r_RX_Byte[6]          ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 228.36 MHz ( period = 4.379 ns )                    ; UARTIn:u2|r_RX_Byte[6]          ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 228.52 MHz ( period = 4.376 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_RX_Byte[1]             ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.116 ns                ;
; N/A                                     ; 229.10 MHz ( period = 4.365 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_RX_Byte[1]             ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.105 ns                ;
; N/A                                     ; 229.31 MHz ( period = 4.361 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_RX_Byte[5]             ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.103 ns                ;
; N/A                                     ; 229.36 MHz ( period = 4.360 ns )                    ; UARTIn:u2|r_Clk_Count[7]        ; UARTIn:u2|r_SM_Main.s_RX_Data_Bits ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.096 ns                ;
; N/A                                     ; 229.62 MHz ( period = 4.355 ns )                    ; UARTIn:u2|r_Clk_Count[0]        ; UARTIn:u2|r_SM_Main.s_Idle         ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.099 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[5]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[4]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[6]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[9]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[3]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[0]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[7]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[1]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 229.73 MHz ( period = 4.353 ns )                    ; UARTIn:u2|r_Clk_Count[1]        ; UARTIn:u2|r_Clk_Count[8]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 230.52 MHz ( period = 4.338 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_Bit_Index[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.076 ns                ;
; N/A                                     ; 231.21 MHz ( period = 4.325 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_Bit_Index[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.063 ns                ;
; N/A                                     ; 231.59 MHz ( period = 4.318 ns )                    ; UARTIn:u2|r_Clk_Count[3]        ; UARTIn:u2|r_SM_Main.s_RX_Data_Bits ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.054 ns                ;
; N/A                                     ; 232.29 MHz ( period = 4.305 ns )                    ; UARTIn:u2|r_Clk_Count[5]        ; UARTIn:u2|r_SM_Main.s_RX_Data_Bits ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.041 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; UARTIn:u2|r_RX_Byte[5]          ; UARTInAdapter:u3|t_Guitar[0][0]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; UARTIn:u2|r_RX_Byte[5]          ; UARTInAdapter:u3|t_Guitar[0][1]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; UARTIn:u2|r_RX_Byte[5]          ; UARTInAdapter:u3|t_Guitar[0][2]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; UARTIn:u2|r_RX_Byte[5]          ; UARTInAdapter:u3|t_Guitar[0][3]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; UARTIn:u2|r_RX_Byte[5]          ; UARTInAdapter:u3|t_Guitar[0][4]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; UARTIn:u2|r_RX_Byte[5]          ; UARTInAdapter:u3|t_Guitar[0][5]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; UARTIn:u2|r_RX_Byte[5]          ; UARTInAdapter:u3|t_Guitar[0][6]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; UARTIn:u2|r_RX_Byte[5]          ; UARTInAdapter:u3|t_Guitar[0][7]    ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.028 ns                ;
; N/A                                     ; 232.67 MHz ( period = 4.298 ns )                    ; UARTIn:u2|r_Clk_Count[4]        ; UARTIn:u2|r_SM_Main.s_Idle         ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 232.99 MHz ( period = 4.292 ns )                    ; UARTIn:u2|r_Clk_Count[2]        ; UARTIn:u2|r_Bit_Index[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.030 ns                ;
; N/A                                     ; 233.59 MHz ( period = 4.281 ns )                    ; UARTIn:u2|r_Clk_Count[8]        ; UARTIn:u2|r_Bit_Index[2]           ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 234.08 MHz ( period = 4.272 ns )                    ; UARTIn:u2|r_Clk_Count[9]        ; UARTIn:u2|r_SM_Main.s_Idle         ; clk_100m   ; clk_100m ; None                        ; None                      ; 4.016 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                    ; To Clock ;
+-------+--------------+------------+------+-----------------------+----------+
; N/A   ; None         ; 7.105 ns   ; RXD  ; UARTIn:u2|r_RX_Data_R ; clk_100m ;
+-------+--------------+------------+------+-----------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+---------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------+---------+------------+
; N/A   ; None         ; 10.309 ns  ; UARTInAdapter:u3|t_Guitar[0][2] ; seg0[3] ; clk_100m   ;
; N/A   ; None         ; 10.306 ns  ; UARTInAdapter:u3|t_Guitar[0][2] ; seg0[2] ; clk_100m   ;
; N/A   ; None         ; 10.276 ns  ; UARTInAdapter:u3|t_Guitar[0][1] ; seg0[1] ; clk_100m   ;
; N/A   ; None         ; 10.259 ns  ; UARTInAdapter:u3|t_Guitar[0][0] ; seg0[1] ; clk_100m   ;
; N/A   ; None         ; 10.241 ns  ; UARTInAdapter:u3|t_Guitar[0][3] ; seg0[3] ; clk_100m   ;
; N/A   ; None         ; 10.235 ns  ; UARTInAdapter:u3|t_Guitar[0][1] ; seg0[2] ; clk_100m   ;
; N/A   ; None         ; 9.987 ns   ; UARTInAdapter:u3|t_Guitar[0][0] ; seg0[2] ; clk_100m   ;
; N/A   ; None         ; 9.962 ns   ; UARTInAdapter:u3|t_Guitar[0][2] ; seg0[5] ; clk_100m   ;
; N/A   ; None         ; 9.947 ns   ; UARTInAdapter:u3|t_Guitar[0][2] ; seg0[4] ; clk_100m   ;
; N/A   ; None         ; 9.922 ns   ; UARTInAdapter:u3|t_Guitar[0][1] ; seg0[5] ; clk_100m   ;
; N/A   ; None         ; 9.917 ns   ; UARTInAdapter:u3|t_Guitar[0][1] ; seg0[4] ; clk_100m   ;
; N/A   ; None         ; 9.905 ns   ; UARTInAdapter:u3|t_Guitar[0][0] ; seg0[6] ; clk_100m   ;
; N/A   ; None         ; 9.893 ns   ; UARTInAdapter:u3|t_Guitar[0][1] ; seg0[6] ; clk_100m   ;
; N/A   ; None         ; 9.859 ns   ; UARTInAdapter:u3|t_Guitar[0][3] ; seg0[1] ; clk_100m   ;
; N/A   ; None         ; 9.854 ns   ; UARTInAdapter:u3|t_Guitar[0][3] ; seg0[2] ; clk_100m   ;
; N/A   ; None         ; 9.851 ns   ; UARTInAdapter:u3|t_Guitar[0][0] ; seg0[0] ; clk_100m   ;
; N/A   ; None         ; 9.847 ns   ; UARTInAdapter:u3|t_Guitar[0][1] ; seg0[3] ; clk_100m   ;
; N/A   ; None         ; 9.843 ns   ; UARTInAdapter:u3|t_Guitar[0][3] ; seg0[0] ; clk_100m   ;
; N/A   ; None         ; 9.629 ns   ; UARTInAdapter:u3|t_Guitar[0][0] ; seg0[5] ; clk_100m   ;
; N/A   ; None         ; 9.625 ns   ; UARTInAdapter:u3|t_Guitar[0][0] ; seg0[4] ; clk_100m   ;
; N/A   ; None         ; 9.622 ns   ; UARTIn:u2|r_RX_Byte[6]          ; seg2[6] ; clk_100m   ;
; N/A   ; None         ; 9.610 ns   ; UARTInAdapter:u3|t_Guitar[0][6] ; seg1[1] ; clk_100m   ;
; N/A   ; None         ; 9.595 ns   ; UARTInAdapter:u3|t_Guitar[0][6] ; seg1[0] ; clk_100m   ;
; N/A   ; None         ; 9.570 ns   ; UARTInAdapter:u3|t_Guitar[0][7] ; seg1[1] ; clk_100m   ;
; N/A   ; None         ; 9.564 ns   ; UARTInAdapter:u3|t_Guitar[0][7] ; seg1[0] ; clk_100m   ;
; N/A   ; None         ; 9.538 ns   ; UARTInAdapter:u3|t_Guitar[0][2] ; seg0[1] ; clk_100m   ;
; N/A   ; None         ; 9.529 ns   ; UARTInAdapter:u3|t_Guitar[0][0] ; seg0[3] ; clk_100m   ;
; N/A   ; None         ; 9.523 ns   ; UARTInAdapter:u3|t_Guitar[0][5] ; seg1[1] ; clk_100m   ;
; N/A   ; None         ; 9.512 ns   ; UARTInAdapter:u3|t_Guitar[0][5] ; seg1[0] ; clk_100m   ;
; N/A   ; None         ; 9.500 ns   ; UARTInAdapter:u3|t_Guitar[0][3] ; seg0[5] ; clk_100m   ;
; N/A   ; None         ; 9.492 ns   ; UARTInAdapter:u3|t_Guitar[0][3] ; seg0[4] ; clk_100m   ;
; N/A   ; None         ; 9.451 ns   ; UARTInAdapter:u3|t_Guitar[0][2] ; seg0[6] ; clk_100m   ;
; N/A   ; None         ; 9.402 ns   ; UARTInAdapter:u3|t_Guitar[0][2] ; seg0[0] ; clk_100m   ;
; N/A   ; None         ; 9.256 ns   ; UARTInAdapter:u3|t_Guitar[0][6] ; seg1[3] ; clk_100m   ;
; N/A   ; None         ; 9.250 ns   ; UARTInAdapter:u3|t_Guitar[0][6] ; seg1[2] ; clk_100m   ;
; N/A   ; None         ; 9.244 ns   ; UARTInAdapter:u3|t_Guitar[0][6] ; seg1[6] ; clk_100m   ;
; N/A   ; None         ; 9.214 ns   ; UARTInAdapter:u3|t_Guitar[0][7] ; seg1[2] ; clk_100m   ;
; N/A   ; None         ; 9.182 ns   ; UARTInAdapter:u3|t_Guitar[0][7] ; seg1[3] ; clk_100m   ;
; N/A   ; None         ; 9.160 ns   ; UARTInAdapter:u3|t_Guitar[0][5] ; seg1[6] ; clk_100m   ;
; N/A   ; None         ; 9.148 ns   ; UARTInAdapter:u3|t_Guitar[0][3] ; seg0[6] ; clk_100m   ;
; N/A   ; None         ; 9.124 ns   ; UARTInAdapter:u3|t_Guitar[0][5] ; seg1[2] ; clk_100m   ;
; N/A   ; None         ; 9.107 ns   ; UARTInAdapter:u3|t_Guitar[0][4] ; seg1[1] ; clk_100m   ;
; N/A   ; None         ; 9.106 ns   ; UARTInAdapter:u3|t_Guitar[0][4] ; seg1[0] ; clk_100m   ;
; N/A   ; None         ; 9.103 ns   ; UARTInAdapter:u3|t_Guitar[0][5] ; seg1[5] ; clk_100m   ;
; N/A   ; None         ; 9.097 ns   ; UARTInAdapter:u3|t_Guitar[0][1] ; seg0[0] ; clk_100m   ;
; N/A   ; None         ; 9.036 ns   ; UARTInAdapter:u3|t_Guitar[0][5] ; seg1[3] ; clk_100m   ;
; N/A   ; None         ; 8.827 ns   ; UARTInAdapter:u3|t_Guitar[0][6] ; seg1[4] ; clk_100m   ;
; N/A   ; None         ; 8.797 ns   ; UARTInAdapter:u3|t_Guitar[0][7] ; seg1[5] ; clk_100m   ;
; N/A   ; None         ; 8.786 ns   ; UARTInAdapter:u3|t_Guitar[0][7] ; seg1[4] ; clk_100m   ;
; N/A   ; None         ; 8.752 ns   ; UARTInAdapter:u3|t_Guitar[0][4] ; seg1[2] ; clk_100m   ;
; N/A   ; None         ; 8.745 ns   ; UARTInAdapter:u3|t_Guitar[0][4] ; seg1[6] ; clk_100m   ;
; N/A   ; None         ; 8.514 ns   ; UARTIn:u2|r_RX_Byte[4]          ; seg2[4] ; clk_100m   ;
; N/A   ; None         ; 8.476 ns   ; UARTInAdapter:u3|t_Guitar[0][4] ; seg1[3] ; clk_100m   ;
; N/A   ; None         ; 8.463 ns   ; UARTInAdapter:u3|t_Guitar[0][7] ; seg1[6] ; clk_100m   ;
; N/A   ; None         ; 8.391 ns   ; UARTInAdapter:u3|t_Guitar[0][4] ; seg1[5] ; clk_100m   ;
; N/A   ; None         ; 8.374 ns   ; UARTInAdapter:u3|t_Guitar[0][4] ; seg1[4] ; clk_100m   ;
; N/A   ; None         ; 8.179 ns   ; UARTIn:u2|r_RX_Byte[5]          ; seg2[5] ; clk_100m   ;
; N/A   ; None         ; 8.155 ns   ; UARTIn:u2|r_RX_Byte[0]          ; seg2[0] ; clk_100m   ;
; N/A   ; None         ; 8.145 ns   ; UARTIn:u2|r_RX_Byte[2]          ; seg2[2] ; clk_100m   ;
; N/A   ; None         ; 8.138 ns   ; UARTIn:u2|r_RX_Byte[3]          ; seg2[3] ; clk_100m   ;
; N/A   ; None         ; 8.104 ns   ; UARTInAdapter:u3|t_Guitar[0][6] ; seg1[5] ; clk_100m   ;
; N/A   ; None         ; 8.087 ns   ; UARTInAdapter:u3|t_Guitar[0][5] ; seg1[4] ; clk_100m   ;
; N/A   ; None         ; 7.798 ns   ; UARTIn:u2|r_RX_Byte[1]          ; seg2[1] ; clk_100m   ;
+-------+--------------+------------+---------------------------------+---------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                    ; To Clock ;
+---------------+-------------+-----------+------+-----------------------+----------+
; N/A           ; None        ; -6.839 ns ; RXD  ; UARTIn:u2|r_RX_Data_R ; clk_100m ;
+---------------+-------------+-----------+------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat May 27 12:03:23 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjectGuitar -c main --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_100m" is an undefined clock
Info: Clock "clk_100m" has Internal fmax of 184.26 MHz between source register "UARTIn:u2|r_RX_Byte[1]" and destination register "UARTInAdapter:u3|t_Guitar[0][0]" (period= 5.427 ns)
    Info: + Longest register to register delay is 5.157 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y1_N3; Fanout = 5; REG Node = 'UARTIn:u2|r_RX_Byte[1]'
        Info: 2: + IC(1.105 ns) + CELL(0.616 ns) = 1.721 ns; Loc. = LCCOMB_X34_Y1_N10; Fanout = 1; COMB Node = 'UARTInAdapter:u3|Equal0~0'
        Info: 3: + IC(0.396 ns) + CELL(0.651 ns) = 2.768 ns; Loc. = LCCOMB_X34_Y1_N0; Fanout = 12; COMB Node = 'UARTInAdapter:u3|Equal0~4'
        Info: 4: + IC(0.371 ns) + CELL(0.206 ns) = 3.345 ns; Loc. = LCCOMB_X34_Y1_N4; Fanout = 8; COMB Node = 'UARTInAdapter:u3|t_Guitar[0][3]~48'
        Info: 5: + IC(0.957 ns) + CELL(0.855 ns) = 5.157 ns; Loc. = LCFF_X30_Y1_N25; Fanout = 7; REG Node = 'UARTInAdapter:u3|t_Guitar[0][0]'
        Info: Total cell delay = 2.328 ns ( 45.14 % )
        Info: Total interconnect delay = 2.829 ns ( 54.86 % )
    Info: - Smallest clock skew is -0.006 ns
        Info: + Shortest clock path from clock "clk_100m" to destination register is 3.341 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'
            Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'
            Info: 3: + IC(1.440 ns) + CELL(0.666 ns) = 3.341 ns; Loc. = LCFF_X30_Y1_N25; Fanout = 7; REG Node = 'UARTInAdapter:u3|t_Guitar[0][0]'
            Info: Total cell delay = 1.766 ns ( 52.86 % )
            Info: Total interconnect delay = 1.575 ns ( 47.14 % )
        Info: - Longest clock path from clock "clk_100m" to source register is 3.347 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'
            Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'
            Info: 3: + IC(1.446 ns) + CELL(0.666 ns) = 3.347 ns; Loc. = LCFF_X33_Y1_N3; Fanout = 5; REG Node = 'UARTIn:u2|r_RX_Byte[1]'
            Info: Total cell delay = 1.766 ns ( 52.76 % )
            Info: Total interconnect delay = 1.581 ns ( 47.24 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "UARTIn:u2|r_RX_Data_R" (data pin = "RXD", clock pin = "clk_100m") is 7.105 ns
    Info: + Longest pin to register delay is 10.493 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C19; Fanout = 1; PIN Node = 'RXD'
        Info: 2: + IC(9.109 ns) + CELL(0.460 ns) = 10.493 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 1; REG Node = 'UARTIn:u2|r_RX_Data_R'
        Info: Total cell delay = 1.384 ns ( 13.19 % )
        Info: Total interconnect delay = 9.109 ns ( 86.81 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk_100m" to destination register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'
        Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'
        Info: 3: + IC(1.447 ns) + CELL(0.666 ns) = 3.348 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 1; REG Node = 'UARTIn:u2|r_RX_Data_R'
        Info: Total cell delay = 1.766 ns ( 52.75 % )
        Info: Total interconnect delay = 1.582 ns ( 47.25 % )
Info: tco from clock "clk_100m" to destination pin "seg0[3]" through register "UARTInAdapter:u3|t_Guitar[0][2]" is 10.309 ns
    Info: + Longest clock path from clock "clk_100m" to source register is 3.341 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'
        Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'
        Info: 3: + IC(1.440 ns) + CELL(0.666 ns) = 3.341 ns; Loc. = LCFF_X30_Y1_N13; Fanout = 7; REG Node = 'UARTInAdapter:u3|t_Guitar[0][2]'
        Info: Total cell delay = 1.766 ns ( 52.86 % )
        Info: Total interconnect delay = 1.575 ns ( 47.14 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y1_N13; Fanout = 7; REG Node = 'UARTInAdapter:u3|t_Guitar[0][2]'
        Info: 2: + IC(0.526 ns) + CELL(0.647 ns) = 1.173 ns; Loc. = LCCOMB_X30_Y1_N24; Fanout = 1; COMB Node = 'seg7:u4|Mux3~0'
        Info: 3: + IC(2.275 ns) + CELL(3.216 ns) = 6.664 ns; Loc. = PIN_AC8; Fanout = 0; PIN Node = 'seg0[3]'
        Info: Total cell delay = 3.863 ns ( 57.97 % )
        Info: Total interconnect delay = 2.801 ns ( 42.03 % )
Info: th for register "UARTIn:u2|r_RX_Data_R" (data pin = "RXD", clock pin = "clk_100m") is -6.839 ns
    Info: + Longest clock path from clock "clk_100m" to destination register is 3.348 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk_100m'
        Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 47; COMB Node = 'clk_100m~clkctrl'
        Info: 3: + IC(1.447 ns) + CELL(0.666 ns) = 3.348 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 1; REG Node = 'UARTIn:u2|r_RX_Data_R'
        Info: Total cell delay = 1.766 ns ( 52.75 % )
        Info: Total interconnect delay = 1.582 ns ( 47.25 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 10.493 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_C19; Fanout = 1; PIN Node = 'RXD'
        Info: 2: + IC(9.109 ns) + CELL(0.460 ns) = 10.493 ns; Loc. = LCFF_X34_Y2_N17; Fanout = 1; REG Node = 'UARTIn:u2|r_RX_Data_R'
        Info: Total cell delay = 1.384 ns ( 13.19 % )
        Info: Total interconnect delay = 9.109 ns ( 86.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Sat May 27 12:03:24 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


