// Seed: 1517965773
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wire id_5,
    input wand id_6,
    input tri id_7,
    input tri id_8,
    output tri1 id_9,
    input supply1 id_10,
    output wand id_11,
    input tri id_12,
    output tri0 id_13,
    output uwire id_14,
    output wor id_15,
    input tri1 id_16,
    output tri id_17,
    output supply1 id_18,
    input wor id_19,
    output wire id_20,
    input wire id_21,
    input wire id_22,
    input supply1 id_23,
    output tri0 id_24
    , id_27,
    output tri1 id_25
);
  assign id_27 = id_3 ? 1 : ~1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wand  id_3
);
  supply1 id_5, id_6;
  assign id_5 = id_0;
  wire id_7;
  initial begin
    $display(id_0, id_6, id_3);
  end
  module_0(
      id_3,
      id_6,
      id_6,
      id_0,
      id_6,
      id_0,
      id_1,
      id_1,
      id_0,
      id_6,
      id_3,
      id_2,
      id_5,
      id_2,
      id_2,
      id_6,
      id_1,
      id_6,
      id_2,
      id_3,
      id_6,
      id_3,
      id_3,
      id_5,
      id_2,
      id_2
  );
  wire id_8;
  wire id_9;
  xor (id_2, id_0, id_7, id_6, id_1, id_5);
endmodule
