 
set ::env(PROJECT_NAME) xteacore
set ::env(DESIGN_TOP) xtea
set ::env(DESIGN_DIR)  RTL_Benchmark/VHDL/Cores/crypto_core/xteacore/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/Cores/crypto_core/xteacore/trunk/rtl/xtea.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
