{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428363206494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428363206494 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:33:26 2015 " "Processing started: Mon Apr 06 19:33:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428363206494 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428363206494 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428363206494 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428363206836 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Gpu gpu.v(23) " "Verilog Module Declaration warning at gpu.v(23): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Gpu\"" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 23 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363206870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gpu " "Found entity 1: Gpu" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaController " "Found entity 1: VgaController" {  } { { "vga_controller.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "pixel_gen.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/pixel_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file multi_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiSram " "Found entity 1: MultiSram" {  } { { "multi_sram.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/multi_sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "seven_segment.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback " "Found entity 1: Writeback" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "sign_extension.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206890 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "lg_highlevel lg_highlevel.v(35) " "Verilog Module Declaration warning at lg_highlevel.v(35): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"lg_highlevel\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 35 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363206892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lg_highlevel.v 1 1 " "Found 1 design units, including 1 entities, in source file lg_highlevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 lg_highlevel " "Found entity 1: lg_highlevel" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206892 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fetch.v(99) " "Verilog HDL information at fetch.v(99): always construct contains both blocking and non-blocking assignments" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1428363206894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428363206896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428363206896 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "gpu_test.v " "Can't analyze file -- file gpu_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1428363206897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GPUStallSignal lg_highlevel.v(226) " "Verilog HDL Implicit Net warning at lg_highlevel.v(226): created implicit net for \"GPUStallSignal\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363206897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWEn_ED lg_highlevel.v(255) " "Verilog HDL Implicit Net warning at lg_highlevel.v(255): created implicit net for \"RegWEn_ED\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363206897 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VRegWEn_ED lg_highlevel.v(257) " "Verilog HDL Implicit Net warning at lg_highlevel.v(257): created implicit net for \"VRegWEn_ED\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 257 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363206898 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CCWEn_ED lg_highlevel.v(259) " "Verilog HDL Implicit Net warning at lg_highlevel.v(259): created implicit net for \"CCWEn_ED\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363206898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lg_highlevel " "Elaborating entity \"lg_highlevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428363206936 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lg_highlevel.v(78) " "Verilog HDL warning at lg_highlevel.v(78): ignoring unsupported system task" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 78 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1428363206940 "|lg_highlevel"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "test_clock lg_highlevel.v(82) " "Verilog HDL warning at lg_highlevel.v(82): assignments to test_clock create a combinational loop" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 82 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1428363206940 "|lg_highlevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "lg_highlevel.v" "pll0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/CPSC/3220/project7/gpu_frame_restored/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206974 ""}  } { { "pll.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1428363206974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch Fetch:Fetch0 " "Elaborating entity \"Fetch\" for hierarchy \"Fetch:Fetch0\"" {  } { { "lg_highlevel.v" "Fetch0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363206978 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 255 fetch.v(50) " "Verilog HDL warning at fetch.v(50): number of words (9) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 50 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1428363206981 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 fetch.v(76) " "Verilog HDL assignment warning at fetch.v(76): truncated value with size 32 to match size of target (16)" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363206983 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fe_valid fetch.v(76) " "Verilog HDL Always Construct warning at fetch.v(76): inferring latch(es) for variable \"fe_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363206983 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "latch_keep fetch.v(76) " "Verilog HDL Always Construct warning at fetch.v(76): inferring latch(es) for variable \"latch_keep\", which holds its previous value in one or more paths through the always construct" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363206983 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fetch.v(125) " "Verilog HDL assignment warning at fetch.v(125): truncated value with size 32 to match size of target (3)" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363206984 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 fetch.v(44) " "Net \"InstMem.data_a\" at fetch.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1428363206987 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 fetch.v(44) " "Net \"InstMem.waddr_a\" at fetch.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1428363206987 "|lg_highlevel|Fetch:Fetch0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 fetch.v(44) " "Net \"InstMem.we_a\" at fetch.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1428363206988 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch_keep fetch.v(82) " "Inferred latch for \"latch_keep\" at fetch.v(82)" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363206989 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fe_valid fetch.v(82) " "Inferred latch for \"fe_valid\" at fetch.v(82)" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363206989 "|lg_highlevel|Fetch:Fetch0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode Decode:Decode0 " "Elaborating entity \"Decode\" for hierarchy \"Decode:Decode0\"" {  } { { "lg_highlevel.v" "Decode0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207000 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VRF decode.v(137) " "Verilog HDL or VHDL warning at decode.v(137): object \"VRF\" assigned a value but never read" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_VALID decode.v(140) " "Verilog HDL or VHDL warning at decode.v(140): object \"RF_VALID\" assigned a value but never read" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VRF_VALID decode.v(141) " "Verilog HDL or VHDL warning at decode.v(141): object \"VRF_VALID\" assigned a value but never read" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CCValue decode.v(179) " "Verilog HDL or VHDL warning at decode.v(179): object \"CCValue\" assigned a value but never read" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dep_stall decode.v(193) " "Verilog HDL Always Construct warning at decode.v(193): inferring latch(es) for variable \"dep_stall\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Src1Value decode.v(193) " "Verilog HDL Always Construct warning at decode.v(193): inferring latch(es) for variable \"Src1Value\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Src2Value decode.v(193) " "Verilog HDL Always Construct warning at decode.v(193): inferring latch(es) for variable \"Src2Value\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DestRegIdx decode.v(193) " "Verilog HDL Always Construct warning at decode.v(193): inferring latch(es) for variable \"DestRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_DestVRegIdx decode.v(111) " "Output port \"O_DestVRegIdx\" at decode.v(111) has no driver" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_Idx decode.v(112) " "Output port \"O_Idx\" at decode.v(112) has no driver" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc1Value decode.v(116) " "Output port \"O_VecSrc1Value\" at decode.v(116) has no driver" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc2Value decode.v(117) " "Output port \"O_VecSrc2Value\" at decode.v(117) has no driver" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[0\] decode.v(193) " "Inferred latch for \"DestRegIdx\[0\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[1\] decode.v(193) " "Inferred latch for \"DestRegIdx\[1\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[2\] decode.v(193) " "Inferred latch for \"DestRegIdx\[2\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DestRegIdx\[3\] decode.v(193) " "Inferred latch for \"DestRegIdx\[3\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[0\] decode.v(193) " "Inferred latch for \"Src2Value\[0\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207002 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[1\] decode.v(193) " "Inferred latch for \"Src2Value\[1\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[2\] decode.v(193) " "Inferred latch for \"Src2Value\[2\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[3\] decode.v(193) " "Inferred latch for \"Src2Value\[3\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[4\] decode.v(193) " "Inferred latch for \"Src2Value\[4\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[5\] decode.v(193) " "Inferred latch for \"Src2Value\[5\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[6\] decode.v(193) " "Inferred latch for \"Src2Value\[6\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[7\] decode.v(193) " "Inferred latch for \"Src2Value\[7\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[8\] decode.v(193) " "Inferred latch for \"Src2Value\[8\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[9\] decode.v(193) " "Inferred latch for \"Src2Value\[9\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[10\] decode.v(193) " "Inferred latch for \"Src2Value\[10\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[11\] decode.v(193) " "Inferred latch for \"Src2Value\[11\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[12\] decode.v(193) " "Inferred latch for \"Src2Value\[12\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[13\] decode.v(193) " "Inferred latch for \"Src2Value\[13\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[14\] decode.v(193) " "Inferred latch for \"Src2Value\[14\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src2Value\[15\] decode.v(193) " "Inferred latch for \"Src2Value\[15\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[0\] decode.v(193) " "Inferred latch for \"Src1Value\[0\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[1\] decode.v(193) " "Inferred latch for \"Src1Value\[1\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[2\] decode.v(193) " "Inferred latch for \"Src1Value\[2\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[3\] decode.v(193) " "Inferred latch for \"Src1Value\[3\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[4\] decode.v(193) " "Inferred latch for \"Src1Value\[4\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[5\] decode.v(193) " "Inferred latch for \"Src1Value\[5\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[6\] decode.v(193) " "Inferred latch for \"Src1Value\[6\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[7\] decode.v(193) " "Inferred latch for \"Src1Value\[7\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[8\] decode.v(193) " "Inferred latch for \"Src1Value\[8\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[9\] decode.v(193) " "Inferred latch for \"Src1Value\[9\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[10\] decode.v(193) " "Inferred latch for \"Src1Value\[10\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[11\] decode.v(193) " "Inferred latch for \"Src1Value\[11\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[12\] decode.v(193) " "Inferred latch for \"Src1Value\[12\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207003 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[13\] decode.v(193) " "Inferred latch for \"Src1Value\[13\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207004 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[14\] decode.v(193) " "Inferred latch for \"Src1Value\[14\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207004 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Src1Value\[15\] decode.v(193) " "Inferred latch for \"Src1Value\[15\]\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207004 "|lg_highlevel|Decode:Decode0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dep_stall decode.v(193) " "Inferred latch for \"dep_stall\" at decode.v(193)" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207004 "|lg_highlevel|Decode:Decode0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension Decode:Decode0\|SignExtension:SE0 " "Elaborating entity \"SignExtension\" for hierarchy \"Decode:Decode0\|SignExtension:SE0\"" {  } { { "decode.v" "SE0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:Execute0 " "Elaborating entity \"Execute\" for hierarchy \"Execute:Execute0\"" {  } { { "lg_highlevel.v" "Execute0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207007 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(212) " "Verilog HDL assignment warning at execute.v(212): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207008 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(223) " "Verilog HDL assignment warning at execute.v(223): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207008 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(234) " "Verilog HDL assignment warning at execute.v(234): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207009 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(245) " "Verilog HDL assignment warning at execute.v(245): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207009 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(256) " "Verilog HDL assignment warning at execute.v(256): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207009 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(267) " "Verilog HDL assignment warning at execute.v(267): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207009 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 execute.v(278) " "Verilog HDL assignment warning at execute.v(278): truncated value with size 32 to match size of target (16)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207010 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "My_O_BranchPC_Signal execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"My_O_BranchPC_Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207013 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "My_O_BranchAddrSelect_Signal execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"My_O_BranchAddrSelect_Signal\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207013 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch_Was_Taken execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"Branch_Was_Taken\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207013 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MARValue execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"MARValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207013 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDRValue execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"MDRValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207014 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_O_DestValue execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"ALU_O_DestValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207014 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_O_DestRegIdx execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"ALU_O_DestRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207014 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CCWEn execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"CCWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207014 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWEn execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"RegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207014 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CCValue execute.v(121) " "Verilog HDL Always Construct warning at execute.v(121): inferring latch(es) for variable \"CCValue\", which holds its previous value in one or more paths through the always construct" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207014 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(314) " "Verilog HDL assignment warning at execute.v(314): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207014 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(316) " "Verilog HDL assignment warning at execute.v(316): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207014 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 execute.v(317) " "Verilog HDL assignment warning at execute.v(317): truncated value with size 32 to match size of target (1)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207014 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_R15PC execute.v(74) " "Output port \"O_R15PC\" at execute.v(74) has no driver" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207018 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_DestVRegIdx execute.v(78) " "Output port \"O_DestVRegIdx\" at execute.v(78) has no driver" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207018 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc1Value execute.v(82) " "Output port \"O_VecSrc1Value\" at execute.v(82) has no driver" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207018 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecDestValue execute.v(83) " "Output port \"O_VecDestValue\" at execute.v(83) has no driver" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207018 "|lg_highlevel|Execute:Execute0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VRegWEn_Signal execute.v(107) " "Output port \"O_VRegWEn_Signal\" at execute.v(107) has no driver" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207018 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWEn execute.v(121) " "Inferred latch for \"RegWEn\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCWEn execute.v(121) " "Inferred latch for \"CCWEn\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[0\] execute.v(121) " "Inferred latch for \"ALU_O_DestRegIdx\[0\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[1\] execute.v(121) " "Inferred latch for \"ALU_O_DestRegIdx\[1\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[2\] execute.v(121) " "Inferred latch for \"ALU_O_DestRegIdx\[2\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestRegIdx\[3\] execute.v(121) " "Inferred latch for \"ALU_O_DestRegIdx\[3\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[0\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[0\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[1\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[1\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[2\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[2\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[3\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[3\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[4\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[4\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207021 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[5\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[5\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[6\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[6\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[7\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[7\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[8\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[8\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[9\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[9\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[10\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[10\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[11\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[11\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[12\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[12\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[13\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[13\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[14\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[14\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_O_DestValue\[15\] execute.v(121) " "Inferred latch for \"ALU_O_DestValue\[15\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[0\] execute.v(121) " "Inferred latch for \"MDRValue\[0\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[1\] execute.v(121) " "Inferred latch for \"MDRValue\[1\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[2\] execute.v(121) " "Inferred latch for \"MDRValue\[2\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[3\] execute.v(121) " "Inferred latch for \"MDRValue\[3\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207022 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[4\] execute.v(121) " "Inferred latch for \"MDRValue\[4\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[5\] execute.v(121) " "Inferred latch for \"MDRValue\[5\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[6\] execute.v(121) " "Inferred latch for \"MDRValue\[6\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[7\] execute.v(121) " "Inferred latch for \"MDRValue\[7\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[8\] execute.v(121) " "Inferred latch for \"MDRValue\[8\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[9\] execute.v(121) " "Inferred latch for \"MDRValue\[9\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[10\] execute.v(121) " "Inferred latch for \"MDRValue\[10\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[11\] execute.v(121) " "Inferred latch for \"MDRValue\[11\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[12\] execute.v(121) " "Inferred latch for \"MDRValue\[12\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[13\] execute.v(121) " "Inferred latch for \"MDRValue\[13\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[14\] execute.v(121) " "Inferred latch for \"MDRValue\[14\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDRValue\[15\] execute.v(121) " "Inferred latch for \"MDRValue\[15\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[0\] execute.v(121) " "Inferred latch for \"MARValue\[0\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[1\] execute.v(121) " "Inferred latch for \"MARValue\[1\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[2\] execute.v(121) " "Inferred latch for \"MARValue\[2\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[3\] execute.v(121) " "Inferred latch for \"MARValue\[3\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207023 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[4\] execute.v(121) " "Inferred latch for \"MARValue\[4\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[5\] execute.v(121) " "Inferred latch for \"MARValue\[5\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[6\] execute.v(121) " "Inferred latch for \"MARValue\[6\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[7\] execute.v(121) " "Inferred latch for \"MARValue\[7\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[8\] execute.v(121) " "Inferred latch for \"MARValue\[8\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[9\] execute.v(121) " "Inferred latch for \"MARValue\[9\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[10\] execute.v(121) " "Inferred latch for \"MARValue\[10\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[11\] execute.v(121) " "Inferred latch for \"MARValue\[11\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[12\] execute.v(121) " "Inferred latch for \"MARValue\[12\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[13\] execute.v(121) " "Inferred latch for \"MARValue\[13\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[14\] execute.v(121) " "Inferred latch for \"MARValue\[14\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MARValue\[15\] execute.v(121) " "Inferred latch for \"MARValue\[15\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_Was_Taken.1 execute.v(121) " "Inferred latch for \"Branch_Was_Taken.1\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_Was_Taken.0 execute.v(121) " "Inferred latch for \"Branch_Was_Taken.0\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchAddrSelect_Signal execute.v(121) " "Inferred latch for \"My_O_BranchAddrSelect_Signal\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207024 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[0\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[0\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[1\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[1\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[2\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[2\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[3\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[3\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[4\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[4\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[5\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[5\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[6\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[6\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[7\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[7\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[8\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[8\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[9\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[9\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207025 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[10\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[10\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207026 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[11\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[11\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207026 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[12\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[12\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207026 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[13\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[13\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207026 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[14\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[14\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207026 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "My_O_BranchPC_Signal\[15\] execute.v(121) " "Inferred latch for \"My_O_BranchPC_Signal\[15\]\" at execute.v(121)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207026 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCValue\[0\] execute.v(307) " "Inferred latch for \"CCValue\[0\]\" at execute.v(307)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207026 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCValue\[1\] execute.v(307) " "Inferred latch for \"CCValue\[1\]\" at execute.v(307)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207026 "|lg_highlevel|Execute:Execute0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCValue\[2\] execute.v(307) " "Inferred latch for \"CCValue\[2\]\" at execute.v(307)" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 307 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207026 "|lg_highlevel|Execute:Execute0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Memory0 " "Elaborating entity \"Memory\" for hierarchy \"Memory:Memory0\"" {  } { { "lg_highlevel.v" "Memory0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207044 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dst_value memory.v(194) " "Verilog HDL or VHDL warning at memory.v(194): object \"dst_value\" assigned a value but never read" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428363207046 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "38 0 255 memory.v(113) " "Verilog HDL warning at memory.v(113): number of words (38) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 113 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1428363207046 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 6 memory.v(196) " "Verilog HDL assignment warning at memory.v(196): truncated value with size 16 to match size of target (6)" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207046 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 memory.v(235) " "Verilog HDL assignment warning at memory.v(235): truncated value with size 16 to match size of target (10)" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207046 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 memory.v(237) " "Verilog HDL assignment warning at memory.v(237): truncated value with size 16 to match size of target (8)" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207046 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_R15PC memory.v(82) " "Output port \"O_R15PC\" at memory.v(82) has no driver" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207047 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_DestVRegIdx memory.v(84) " "Output port \"O_DestVRegIdx\" at memory.v(84) has no driver" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207047 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecSrc1Value memory.v(88) " "Output port \"O_VecSrc1Value\" at memory.v(88) has no driver" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207047 "|lg_highlevel|Memory:Memory0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecDestValue memory.v(89) " "Output port \"O_VecDestValue\" at memory.v(89) has no driver" {  } { { "memory.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207047 "|lg_highlevel|Memory:Memory0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg Memory:Memory0\|SevenSeg:sseg0 " "Elaborating entity \"SevenSeg\" for hierarchy \"Memory:Memory0\|SevenSeg:sseg0\"" {  } { { "memory.v" "sseg0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/memory.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Writeback Writeback:Writeback0 " "Elaborating entity \"Writeback\" for hierarchy \"Writeback:Writeback0\"" {  } { { "lg_highlevel.v" "Writeback0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertex_point_status writeback.v(84) " "Verilog HDL or VHDL warning at writeback.v(84): object \"vertex_point_status\" assigned a value but never read" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "writeback.v(96) " "Verilog HDL Case Statement warning at writeback.v(96): incomplete case statement has no default case item" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_CCWEn writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_CCWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_CCValue writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_CCValue\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_RegWEn writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_RegWEn\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_WriteBackRegIdx writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_WriteBackRegIdx\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_WriteBackData writeback.v(96) " "Verilog HDL Always Construct warning at writeback.v(96): inferring latch(es) for variable \"O_WriteBackData\", which holds its previous value in one or more paths through the always construct" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_WriteBackVRegIdx writeback.v(68) " "Output port \"O_WriteBackVRegIdx\" at writeback.v(68) has no driver" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_PC writeback.v(75) " "Output port \"O_PC\" at writeback.v(75) has no driver" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VecDestValue writeback.v(70) " "Output port \"O_VecDestValue\" at writeback.v(70) has no driver" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "O_VRegWEn writeback.v(73) " "Output port \"O_VRegWEn\" at writeback.v(73) has no driver" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[0\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[0\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[1\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[1\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[2\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[2\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207055 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[3\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[3\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[4\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[4\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[5\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[5\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[6\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[6\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[7\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[7\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[8\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[8\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[9\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[9\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[10\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[10\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[11\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[11\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[12\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[12\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[13\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[13\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[14\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[14\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackData\[15\] writeback.v(96) " "Inferred latch for \"O_WriteBackData\[15\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[0\] writeback.v(96) " "Inferred latch for \"O_WriteBackRegIdx\[0\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[1\] writeback.v(96) " "Inferred latch for \"O_WriteBackRegIdx\[1\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[2\] writeback.v(96) " "Inferred latch for \"O_WriteBackRegIdx\[2\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_WriteBackRegIdx\[3\] writeback.v(96) " "Inferred latch for \"O_WriteBackRegIdx\[3\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_RegWEn writeback.v(96) " "Inferred latch for \"O_RegWEn\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCValue\[0\] writeback.v(96) " "Inferred latch for \"O_CCValue\[0\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCValue\[1\] writeback.v(96) " "Inferred latch for \"O_CCValue\[1\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCValue\[2\] writeback.v(96) " "Inferred latch for \"O_CCValue\[2\]\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_CCWEn writeback.v(96) " "Inferred latch for \"O_CCWEn\" at writeback.v(96)" {  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207056 "|lg_highlevel|Writeback:Writeback0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaController VgaController:VgaController0 " "Elaborating entity \"VgaController\" for hierarchy \"VgaController:VgaController0\"" {  } { { "lg_highlevel.v" "VgaController0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(58) " "Verilog HDL assignment warning at vga_controller.v(58): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207059 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(59) " "Verilog HDL assignment warning at vga_controller.v(59): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207059 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_controller.v(60) " "Verilog HDL assignment warning at vga_controller.v(60): truncated value with size 32 to match size of target (4)" {  } { { "vga_controller.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207059 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 vga_controller.v(71) " "Verilog HDL assignment warning at vga_controller.v(71): truncated value with size 32 to match size of target (20)" {  } { { "vga_controller.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207059 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(72) " "Verilog HDL assignment warning at vga_controller.v(72): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207059 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(73) " "Verilog HDL assignment warning at vga_controller.v(73): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207059 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(101) " "Verilog HDL assignment warning at vga_controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207059 "|lg_highlevel|VgaController:VgaController0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.v(123) " "Verilog HDL assignment warning at vga_controller.v(123): truncated value with size 32 to match size of target (10)" {  } { { "vga_controller.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/vga_controller.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207059 "|lg_highlevel|VgaController:VgaController0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gpu Gpu:Gpu0 " "Elaborating entity \"Gpu\" for hierarchy \"Gpu:Gpu0\"" {  } { { "lg_highlevel.v" "Gpu0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 gpu.v(79) " "Verilog HDL assignment warning at gpu.v(79): truncated value with size 32 to match size of target (24)" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207061 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 gpu.v(84) " "Verilog HDL assignment warning at gpu.v(84): truncated value with size 32 to match size of target (18)" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207062 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 gpu.v(91) " "Verilog HDL assignment warning at gpu.v(91): truncated value with size 32 to match size of target (18)" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207062 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "O_GPUStallSignal gpu.v(65) " "Verilog HDL Always Construct warning at gpu.v(65): inferring latch(es) for variable \"O_GPUStallSignal\", which holds its previous value in one or more paths through the always construct" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428363207062 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(122) " "Verilog HDL assignment warning at gpu.v(122): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207062 "|lg_highlevel|Gpu:Gpu0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gpu.v(137) " "Verilog HDL assignment warning at gpu.v(137): truncated value with size 32 to match size of target (10)" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207062 "|lg_highlevel|Gpu:Gpu0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O_GPUStallSignal gpu.v(65) " "Inferred latch for \"O_GPUStallSignal\" at gpu.v(65)" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428363207062 "|lg_highlevel|Gpu:Gpu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:PixelGen0 " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:PixelGen0\"" {  } { { "lg_highlevel.v" "PixelGen0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(48) " "Verilog HDL assignment warning at pixel_gen.v(48): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/pixel_gen.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207064 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 pixel_gen.v(52) " "Verilog HDL assignment warning at pixel_gen.v(52): truncated value with size 32 to match size of target (18)" {  } { { "pixel_gen.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/pixel_gen.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207064 "|lg_highlevel|PixelGen:PixelGen0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiSram MultiSram:MultiSram0 " "Elaborating entity \"MultiSram\" for hierarchy \"MultiSram:MultiSram0\"" {  } { { "lg_highlevel.v" "MultiSram0" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1428363207065 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 multi_sram.v(44) " "Verilog HDL assignment warning at multi_sram.v(44): truncated value with size 32 to match size of target (18)" {  } { { "multi_sram.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/multi_sram.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428363207066 "|lg_highlevel|MultiSram:MultiSram0"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "GPUStallSignal " "Net \"GPUStallSignal\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "GPUStallSignal" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 226 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1428363207192 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1428363207192 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "GPUStallSignal " "Net \"GPUStallSignal\" is missing source, defaulting to GND" {  } { { "lg_highlevel.v" "GPUStallSignal" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 226 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1428363207192 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1428363207192 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Decode:Decode0\|RF " "RAM logic \"Decode:Decode0\|RF\" is uninferred due to asynchronous read logic" {  } { { "decode.v" "RF" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 136 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1428363208097 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1428363208097 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/CPSC/3220/project7/gpu_frame_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/CPSC/3220/project7/gpu_frame_restored/db/lg_highlevel.ram0_Fetch_4c7a7c9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1428363208104 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1428363208744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[2\] " "Latch Decode:Decode0\|Src1Value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208768 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[0\] " "Latch Decode:Decode0\|Src2Value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208768 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[1\] " "Latch Decode:Decode0\|Src2Value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208768 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208768 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[2\] " "Latch Decode:Decode0\|Src2Value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[3\] " "Latch Decode:Decode0\|Src2Value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[4\] " "Latch Decode:Decode0\|Src2Value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[5\] " "Latch Decode:Decode0\|Src2Value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[6\] " "Latch Decode:Decode0\|Src2Value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[7\] " "Latch Decode:Decode0\|Src2Value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[8\] " "Latch Decode:Decode0\|Src2Value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[9\] " "Latch Decode:Decode0\|Src2Value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchAddrSelect_Signal " "Latch Execute:Execute0\|My_O_BranchAddrSelect_Signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[5\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[5\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|dep_stall " "Latch Decode:Decode0\|dep_stall has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[29\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[29\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208769 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208769 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[1\] " "Latch Decode:Decode0\|Src1Value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[0\] " "Latch Decode:Decode0\|Src1Value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[3\] " "Latch Decode:Decode0\|Src1Value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[6\] " "Latch Decode:Decode0\|Src1Value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[5\] " "Latch Decode:Decode0\|Src1Value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[4\] " "Latch Decode:Decode0\|Src1Value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[7\] " "Latch Decode:Decode0\|Src1Value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[10\] " "Latch Decode:Decode0\|Src1Value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[9\] " "Latch Decode:Decode0\|Src1Value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[8\] " "Latch Decode:Decode0\|Src1Value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208770 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208770 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[11\] " "Latch Decode:Decode0\|Src1Value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[14\] " "Latch Decode:Decode0\|Src1Value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[13\] " "Latch Decode:Decode0\|Src1Value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[12\] " "Latch Decode:Decode0\|Src1Value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src1Value\[15\] " "Latch Decode:Decode0\|Src1Value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[2\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[3\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[4\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[5\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[6\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208771 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208771 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|My_O_BranchPC_Signal\[7\] " "Latch Execute:Execute0\|My_O_BranchPC_Signal\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|DestRegIdx\[0\] " "Latch Decode:Decode0\|DestRegIdx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|DestRegIdx\[1\] " "Latch Decode:Decode0\|DestRegIdx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[25\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[25\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[2\] " "Latch Execute:Execute0\|ALU_O_DestValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|Branch_Was_Taken.1_1822 " "Latch Execute:Execute0\|Branch_Was_Taken.1_1822 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[3\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[0\] " "Latch Execute:Execute0\|ALU_O_DestValue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[1\] " "Latch Execute:Execute0\|ALU_O_DestValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[3\] " "Latch Execute:Execute0\|ALU_O_DestValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[4\] " "Latch Execute:Execute0\|ALU_O_DestValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[5\] " "Latch Execute:Execute0\|ALU_O_DestValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[6\] " "Latch Execute:Execute0\|ALU_O_DestValue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208772 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208772 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[7\] " "Latch Execute:Execute0\|ALU_O_DestValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[8\] " "Latch Execute:Execute0\|ALU_O_DestValue\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[9\] " "Latch Execute:Execute0\|ALU_O_DestValue\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[10\] " "Latch Execute:Execute0\|ALU_O_DestValue\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[11\] " "Latch Execute:Execute0\|ALU_O_DestValue\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[4\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[14\] " "Latch Execute:Execute0\|ALU_O_DestValue\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[13\] " "Latch Execute:Execute0\|ALU_O_DestValue\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[12\] " "Latch Execute:Execute0\|ALU_O_DestValue\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Execute:Execute0\|ALU_O_DestValue\[15\] " "Latch Execute:Execute0\|ALU_O_DestValue\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Decode:Decode0\|O_Opcode\[0\] " "Ports D and ENA on the latch are fed by the same signal Decode:Decode0\|O_Opcode\[0\]" {  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 422 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[15\] " "Latch Decode:Decode0\|Src2Value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[14\] " "Latch Decode:Decode0\|Src2Value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208773 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208773 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[13\] " "Latch Decode:Decode0\|Src2Value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208774 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[12\] " "Latch Decode:Decode0\|Src2Value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208774 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[11\] " "Latch Decode:Decode0\|Src2Value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208774 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208774 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Decode:Decode0\|Src2Value\[10\] " "Latch Decode:Decode0\|Src2Value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Fetch:Fetch0\|O_IR\[24\] " "Ports D and ENA on the latch are fed by the same signal Fetch:Fetch0\|O_IR\[24\]" {  } { { "fetch.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/fetch.v" 99 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428363208774 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428363208774 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "gpu.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/gpu.v" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1428363208777 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1428363208777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428363208989 "|lg_highlevel|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428363208989 "|lg_highlevel|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428363208989 "|lg_highlevel|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1428363208989 "|lg_highlevel|SRAM_OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1428363208989 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1428363209435 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPSC/3220/project7/gpu_frame_restored/output_files/lg_highlevel.map.smsg " "Generated suppressed messages file D:/CPSC/3220/project7/gpu_frame_restored/output_files/lg_highlevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1428363209498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428363209613 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209613 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lg_highlevel.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/lg_highlevel.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363209686 "|lg_highlevel|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1428363209686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1149 " "Implemented 1149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428363209688 ""} { "Info" "ICUT_CUT_TM_OPINS" "83 " "Implemented 83 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428363209688 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1428363209688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1032 " "Implemented 1032 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428363209688 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1428363209688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428363209688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 237 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 237 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428363209713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:33:29 2015 " "Processing ended: Mon Apr 06 19:33:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428363209713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428363209713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428363209713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428363209713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428363210640 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428363210641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:33:30 2015 " "Processing started: Mon Apr 06 19:33:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428363210641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1428363210641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1428363210641 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1428363210701 ""}
{ "Info" "0" "" "Project  = lg_highlevel" {  } {  } 0 0 "Project  = lg_highlevel" 0 0 "Fitter" 0 0 1428363210701 ""}
{ "Info" "0" "" "Revision = lg_highlevel" {  } {  } 0 0 "Revision = lg_highlevel" 0 0 "Fitter" 0 0 1428363210701 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1428363210795 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lg_highlevel EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"lg_highlevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428363210804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428363210826 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428363210826 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll0\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"pll:pll0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll0\|altpll:altpll_component\|_clk0 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for pll:pll0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/cpsc/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1428363210854 ""}  } { { "altpll.tdf" "" { Text "d:/cpsc/altera/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1428363210854 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428363210875 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1428363210882 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428363211129 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428363211129 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428363211129 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1428363211129 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/cpsc/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cpsc/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1992 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428363211131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/cpsc/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cpsc/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1993 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428363211131 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/cpsc/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/cpsc/altera/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1994 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428363211131 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1428363211131 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "109 " "TimeQuest Timing Analyzer is analyzing 109 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1428363211319 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lg_highlevel.sdc " "Synopsys Design Constraints File file not found: 'lg_highlevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1428363211321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1428363211321 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1428363211323 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~0  from: dataa  to: combout " "Cell: Decode0\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~2  from: datad  to: combout " "Cell: Decode0\|WideOr1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~4  from: datac  to: combout " "Cell: Decode0\|WideOr1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~5  from: datac  to: combout " "Cell: Decode0\|WideOr1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~5  from: datad  to: combout " "Cell: Decode0\|WideOr1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~6  from: dataa  to: combout " "Cell: Decode0\|WideOr1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr3~2  from: dataa  to: combout " "Cell: Decode0\|WideOr3~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector51~0  from: datac  to: combout " "Cell: Execute0\|Selector51~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector51~1  from: datad  to: combout " "Cell: Execute0\|Selector51~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|WideOr3~0  from: dataa  to: combout " "Cell: Execute0\|WideOr3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|WideOr4~0  from: dataa  to: combout " "Cell: Execute0\|WideOr4~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363211327 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1428363211327 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1428363211332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node pll:pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211367 ""}  } { { "altpll.tdf" "" { Text "d:/cpsc/altera/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|Decoder0~1  " "Automatically promoted node Execute:Execute0\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211367 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Decoder0~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1475 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Writeback:Writeback0\|Selector28~2  " "Automatically promoted node Writeback:Writeback0\|Selector28~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211367 ""}  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Writeback:Writeback0|Selector28~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1951 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:Decode0\|WideOr3~3  " "Automatically promoted node Decode:Decode0\|WideOr3~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211367 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decode:Decode0|WideOr3~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1610 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:Decode0\|WideOr5~1  " "Automatically promoted node Decode:Decode0\|WideOr5~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211367 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decode:Decode0|WideOr5~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1616 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|WideOr3~1  " "Automatically promoted node Execute:Execute0\|WideOr3~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211367 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|WideOr3~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1925 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|Selector51~3  " "Automatically promoted node Execute:Execute0\|Selector51~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211367 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Execute:Execute0\|My_O_BranchAddrSelect_Signal " "Destination node Execute:Execute0\|My_O_BranchAddrSelect_Signal" {  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 100 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|My_O_BranchAddrSelect_Signal } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 807 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1428363211367 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1428363211367 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|Selector51~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1657 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211367 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Writeback:Writeback0\|Selector1~1  " "Automatically promoted node Writeback:Writeback0\|Selector1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211368 ""}  } { { "writeback.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/writeback.v" 96 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Writeback:Writeback0|Selector1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1770 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decode:Decode0\|WideOr6~1  " "Automatically promoted node Decode:Decode0\|WideOr6~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211368 ""}  } { { "decode.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/decode.v" 193 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Decode:Decode0|WideOr6~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1764 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211368 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Execute:Execute0\|WideOr4~1  " "Automatically promoted node Execute:Execute0\|WideOr4~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428363211368 ""}  } { { "execute.v" "" { Text "D:/CPSC/3220/project7/gpu_frame_restored/execute.v" 121 -1 0 } } { "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/cpsc/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Execute:Execute0|WideOr4~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 0 { 0 ""} 0 1761 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428363211368 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1428363211468 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428363211469 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428363211469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428363211471 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428363211472 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1428363211473 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1428363211474 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1428363211475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1428363211507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1428363211509 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1428363211509 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCDAT " "Ignored I/O standard assignment to node \"AUD_ADCDAT\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_ADCLRCK " "Ignored I/O standard assignment to node \"AUD_ADCLRCK\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_BCLK " "Ignored I/O standard assignment to node \"AUD_BCLK\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACDAT " "Ignored I/O standard assignment to node \"AUD_DACDAT\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_DACLRCK " "Ignored I/O standard assignment to node \"AUD_DACLRCK\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "AUD_XCK " "Ignored I/O standard assignment to node \"AUD_XCK\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[0\] " "Ignored I/O standard assignment to node \"CLOCK_24\[0\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "CLOCK_24\[1\] " "Ignored I/O standard assignment to node \"CLOCK_24\[1\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[0\] " "Ignored I/O standard assignment to node \"GPIO_0\[0\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[10\] " "Ignored I/O standard assignment to node \"GPIO_0\[10\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[11\] " "Ignored I/O standard assignment to node \"GPIO_0\[11\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[12\] " "Ignored I/O standard assignment to node \"GPIO_0\[12\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[13\] " "Ignored I/O standard assignment to node \"GPIO_0\[13\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[14\] " "Ignored I/O standard assignment to node \"GPIO_0\[14\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[15\] " "Ignored I/O standard assignment to node \"GPIO_0\[15\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[16\] " "Ignored I/O standard assignment to node \"GPIO_0\[16\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[17\] " "Ignored I/O standard assignment to node \"GPIO_0\[17\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[18\] " "Ignored I/O standard assignment to node \"GPIO_0\[18\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[19\] " "Ignored I/O standard assignment to node \"GPIO_0\[19\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[1\] " "Ignored I/O standard assignment to node \"GPIO_0\[1\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[20\] " "Ignored I/O standard assignment to node \"GPIO_0\[20\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[21\] " "Ignored I/O standard assignment to node \"GPIO_0\[21\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[22\] " "Ignored I/O standard assignment to node \"GPIO_0\[22\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[23\] " "Ignored I/O standard assignment to node \"GPIO_0\[23\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[24\] " "Ignored I/O standard assignment to node \"GPIO_0\[24\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[25\] " "Ignored I/O standard assignment to node \"GPIO_0\[25\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[26\] " "Ignored I/O standard assignment to node \"GPIO_0\[26\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[27\] " "Ignored I/O standard assignment to node \"GPIO_0\[27\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[28\] " "Ignored I/O standard assignment to node \"GPIO_0\[28\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[29\] " "Ignored I/O standard assignment to node \"GPIO_0\[29\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[2\] " "Ignored I/O standard assignment to node \"GPIO_0\[2\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[30\] " "Ignored I/O standard assignment to node \"GPIO_0\[30\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[31\] " "Ignored I/O standard assignment to node \"GPIO_0\[31\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[32\] " "Ignored I/O standard assignment to node \"GPIO_0\[32\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[33\] " "Ignored I/O standard assignment to node \"GPIO_0\[33\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[34\] " "Ignored I/O standard assignment to node \"GPIO_0\[34\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[35\] " "Ignored I/O standard assignment to node \"GPIO_0\[35\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[3\] " "Ignored I/O standard assignment to node \"GPIO_0\[3\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[4\] " "Ignored I/O standard assignment to node \"GPIO_0\[4\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[5\] " "Ignored I/O standard assignment to node \"GPIO_0\[5\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[6\] " "Ignored I/O standard assignment to node \"GPIO_0\[6\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[7\] " "Ignored I/O standard assignment to node \"GPIO_0\[7\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[8\] " "Ignored I/O standard assignment to node \"GPIO_0\[8\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_0\[9\] " "Ignored I/O standard assignment to node \"GPIO_0\[9\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[0\] " "Ignored I/O standard assignment to node \"GPIO_1\[0\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[10\] " "Ignored I/O standard assignment to node \"GPIO_1\[10\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[11\] " "Ignored I/O standard assignment to node \"GPIO_1\[11\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[12\] " "Ignored I/O standard assignment to node \"GPIO_1\[12\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[13\] " "Ignored I/O standard assignment to node \"GPIO_1\[13\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[14\] " "Ignored I/O standard assignment to node \"GPIO_1\[14\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[15\] " "Ignored I/O standard assignment to node \"GPIO_1\[15\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[16\] " "Ignored I/O standard assignment to node \"GPIO_1\[16\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[17\] " "Ignored I/O standard assignment to node \"GPIO_1\[17\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[18\] " "Ignored I/O standard assignment to node \"GPIO_1\[18\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[19\] " "Ignored I/O standard assignment to node \"GPIO_1\[19\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[1\] " "Ignored I/O standard assignment to node \"GPIO_1\[1\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[20\] " "Ignored I/O standard assignment to node \"GPIO_1\[20\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[21\] " "Ignored I/O standard assignment to node \"GPIO_1\[21\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[22\] " "Ignored I/O standard assignment to node \"GPIO_1\[22\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[23\] " "Ignored I/O standard assignment to node \"GPIO_1\[23\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[24\] " "Ignored I/O standard assignment to node \"GPIO_1\[24\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[25\] " "Ignored I/O standard assignment to node \"GPIO_1\[25\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[26\] " "Ignored I/O standard assignment to node \"GPIO_1\[26\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[27\] " "Ignored I/O standard assignment to node \"GPIO_1\[27\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[28\] " "Ignored I/O standard assignment to node \"GPIO_1\[28\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[29\] " "Ignored I/O standard assignment to node \"GPIO_1\[29\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[2\] " "Ignored I/O standard assignment to node \"GPIO_1\[2\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[30\] " "Ignored I/O standard assignment to node \"GPIO_1\[30\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[31\] " "Ignored I/O standard assignment to node \"GPIO_1\[31\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[32\] " "Ignored I/O standard assignment to node \"GPIO_1\[32\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[33\] " "Ignored I/O standard assignment to node \"GPIO_1\[33\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[34\] " "Ignored I/O standard assignment to node \"GPIO_1\[34\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[35\] " "Ignored I/O standard assignment to node \"GPIO_1\[35\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[3\] " "Ignored I/O standard assignment to node \"GPIO_1\[3\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[4\] " "Ignored I/O standard assignment to node \"GPIO_1\[4\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[5\] " "Ignored I/O standard assignment to node \"GPIO_1\[5\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[6\] " "Ignored I/O standard assignment to node \"GPIO_1\[6\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[7\] " "Ignored I/O standard assignment to node \"GPIO_1\[7\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[8\] " "Ignored I/O standard assignment to node \"GPIO_1\[8\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "GPIO_1\[9\] " "Ignored I/O standard assignment to node \"GPIO_1\[9\]\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SCLK " "Ignored I/O standard assignment to node \"I2C_SCLK\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "I2C_SDAT " "Ignored I/O standard assignment to node \"I2C_SDAT\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428363211556 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1428363211556 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[0\] " "Node \"CLOCK_24\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_24\[1\] " "Node \"CLOCK_24\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_24\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/cpsc/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1428363211561 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1428363211561 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428363211568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1428363212262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428363212565 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1428363212575 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1428363214268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428363214268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1428363214387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "D:/CPSC/3220/project7/gpu_frame_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1428363215719 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1428363215719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428363216930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1428363216932 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1428363216932 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.15 " "Total time spent on timing analysis during the Fitter is 1.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1428363216953 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428363216956 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "99 " "Found 99 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1428363216975 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1428363216975 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428363217213 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428363217259 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428363217502 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428363217671 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1428363217750 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1428363217750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CPSC/3220/project7/gpu_frame_restored/output_files/lg_highlevel.fit.smsg " "Generated suppressed messages file D:/CPSC/3220/project7/gpu_frame_restored/output_files/lg_highlevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1428363217858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 262 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428363218060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:33:38 2015 " "Processing ended: Mon Apr 06 19:33:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428363218060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428363218060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428363218060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428363218060 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1428363218856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428363218856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:33:38 2015 " "Processing started: Mon Apr 06 19:33:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428363218856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1428363218856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1428363218857 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1428363219517 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1428363219544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428363219831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:33:39 2015 " "Processing ended: Mon Apr 06 19:33:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428363219831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428363219831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428363219831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1428363219831 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1428363220442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1428363220784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428363220785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:33:40 2015 " "Processing started: Mon Apr 06 19:33:40 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428363220785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428363220785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lg_highlevel -c lg_highlevel " "Command: quartus_sta lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428363220785 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1428363220849 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1428363220946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428363220975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428363220975 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "109 " "TimeQuest Timing Analyzer is analyzing 109 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1428363221058 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lg_highlevel.sdc " "Synopsys Design Constraints File file not found: 'lg_highlevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1428363221072 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1428363221072 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\] " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK_27\[0\] CLOCK_27\[0\]" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221074 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[0\]\} \{pll0\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|pll\|inclk\[0\]\} -divide_by 15 -multiply_by 14 -duty_cycle 50.00 -name \{pll0\|altpll_component\|pll\|clk\[0\]\} \{pll0\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221074 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221074 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1428363221074 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Decode:Decode0\|O_CCValue\[0\] Decode:Decode0\|O_CCValue\[0\] " "create_clock -period 1.000 -name Decode:Decode0\|O_CCValue\[0\] Decode:Decode0\|O_CCValue\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221075 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Memory:Memory0\|O_MEM_Valid Memory:Memory0\|O_MEM_Valid " "create_clock -period 1.000 -name Memory:Memory0\|O_MEM_Valid Memory:Memory0\|O_MEM_Valid" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221075 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Decode:Decode0\|O_Opcode\[0\] Decode:Decode0\|O_Opcode\[0\] " "create_clock -period 1.000 -name Decode:Decode0\|O_Opcode\[0\] Decode:Decode0\|O_Opcode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221075 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Fetch:Fetch0\|O_IR\[24\] Fetch:Fetch0\|O_IR\[24\] " "create_clock -period 1.000 -name Fetch:Fetch0\|O_IR\[24\] Fetch:Fetch0\|O_IR\[24\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221075 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221075 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~0  from: datad  to: combout " "Cell: Decode0\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~2  from: datad  to: combout " "Cell: Decode0\|WideOr1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~4  from: dataa  to: combout " "Cell: Decode0\|WideOr1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~5  from: dataa  to: combout " "Cell: Decode0\|WideOr1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~5  from: datad  to: combout " "Cell: Decode0\|WideOr1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~6  from: dataa  to: combout " "Cell: Decode0\|WideOr1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr3~2  from: datad  to: combout " "Cell: Decode0\|WideOr3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector51~0  from: datad  to: combout " "Cell: Execute0\|Selector51~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector51~1  from: datad  to: combout " "Cell: Execute0\|Selector51~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|WideOr3~0  from: datad  to: combout " "Cell: Execute0\|WideOr3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|WideOr4~0  from: datad  to: combout " "Cell: Execute0\|WideOr4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221079 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1428363221079 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1428363221082 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1428363221089 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428363221101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.113 " "Worst-case setup slack is -9.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.113     -1053.942 pll0\|altpll_component\|pll\|clk\[0\]  " "   -9.113     -1053.942 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.339      -120.402 Fetch:Fetch0\|O_IR\[24\]  " "   -4.339      -120.402 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.035       -28.042 Decode:Decode0\|O_Opcode\[0\]  " "   -2.035       -28.042 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 Decode:Decode0\|O_CCValue\[0\]  " "    0.225         0.000 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670         0.000 Memory:Memory0\|O_MEM_Valid  " "    0.670         0.000 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428363221102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.201 " "Worst-case hold slack is -5.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.201      -129.813 Decode:Decode0\|O_Opcode\[0\]  " "   -5.201      -129.813 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.559       -22.537 Decode:Decode0\|O_CCValue\[0\]  " "   -4.559       -22.537 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.742       -75.703 Memory:Memory0\|O_MEM_Valid  " "   -3.742       -75.703 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.775       -73.863 Fetch:Fetch0\|O_IR\[24\]  " "   -2.775       -73.863 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "    0.445         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428363221107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428363221108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428363221109 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.079 " "Worst-case minimum pulse width slack is -1.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.079        -6.474 Fetch:Fetch0\|O_IR\[24\]  " "   -1.079        -6.474 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265         0.000 Decode:Decode0\|O_CCValue\[0\]  " "    0.265         0.000 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Decode:Decode0\|O_Opcode\[0\]  " "    0.500         0.000 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:Memory0\|O_MEM_Valid  " "    0.500         0.000 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.730         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "   18.730         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428363221110 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1428363221230 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1428363221231 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~0  from: datad  to: combout " "Cell: Decode0\|WideOr1~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~2  from: datad  to: combout " "Cell: Decode0\|WideOr1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~4  from: dataa  to: combout " "Cell: Decode0\|WideOr1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~5  from: dataa  to: combout " "Cell: Decode0\|WideOr1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~5  from: datad  to: combout " "Cell: Decode0\|WideOr1~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr1~6  from: dataa  to: combout " "Cell: Decode0\|WideOr1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Decode0\|WideOr3~2  from: datad  to: combout " "Cell: Decode0\|WideOr3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector51~0  from: datad  to: combout " "Cell: Execute0\|Selector51~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|Selector51~1  from: datad  to: combout " "Cell: Execute0\|Selector51~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|WideOr3~0  from: datad  to: combout " "Cell: Execute0\|WideOr3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Execute0\|WideOr4~0  from: datad  to: combout " "Cell: Execute0\|WideOr4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221259 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1428363221259 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428363221264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.108 " "Worst-case setup slack is -4.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.108      -544.914 pll0\|altpll_component\|pll\|clk\[0\]  " "   -4.108      -544.914 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.162       -14.392 Fetch:Fetch0\|O_IR\[24\]  " "   -1.162       -14.392 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.471        -0.471 Decode:Decode0\|O_Opcode\[0\]  " "   -0.471        -0.471 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.992         0.000 Decode:Decode0\|O_CCValue\[0\]  " "    0.992         0.000 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.122         0.000 Memory:Memory0\|O_MEM_Valid  " "    1.122         0.000 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428363221267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.784 " "Worst-case hold slack is -2.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.784       -91.823 Decode:Decode0\|O_Opcode\[0\]  " "   -2.784       -91.823 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.565       -13.903 Decode:Decode0\|O_CCValue\[0\]  " "   -2.565       -13.903 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.286       -46.618 Memory:Memory0\|O_MEM_Valid  " "   -2.286       -46.618 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.864       -55.927 Fetch:Fetch0\|O_IR\[24\]  " "   -1.864       -55.927 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428363221275 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428363221279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428363221282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.046 " "Worst-case minimum pulse width slack is -0.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046        -0.276 Fetch:Fetch0\|O_IR\[24\]  " "   -0.046        -0.276 Fetch:Fetch0\|O_IR\[24\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409         0.000 Decode:Decode0\|O_CCValue\[0\]  " "    0.409         0.000 Decode:Decode0\|O_CCValue\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Decode:Decode0\|O_Opcode\[0\]  " "    0.500         0.000 Decode:Decode0\|O_Opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Memory:Memory0\|O_MEM_Valid  " "    0.500         0.000 Memory:Memory0\|O_MEM_Valid " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.518         0.000 CLOCK_27\[0\]  " "   18.518         0.000 CLOCK_27\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.841         0.000 pll0\|altpll_component\|pll\|clk\[0\]  " "   18.841         0.000 pll0\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428363221286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428363221286 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1428363221442 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428363221473 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428363221474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428363221554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:33:41 2015 " "Processing ended: Mon Apr 06 19:33:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428363221554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428363221554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428363221554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428363221554 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428363222392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428363222392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 06 19:33:42 2015 " "Processing started: Mon Apr 06 19:33:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428363222392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428363222392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lg_highlevel -c lg_highlevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428363222392 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lg_highlevel.vo\", \"lg_highlevel_fast.vo lg_highlevel_v.sdo lg_highlevel_v_fast.sdo D:/CPSC/3220/project7/gpu_frame_restored/simulation/modelsim/ simulation " "Generated files \"lg_highlevel.vo\", \"lg_highlevel_fast.vo\", \"lg_highlevel_v.sdo\" and \"lg_highlevel_v_fast.sdo\" in directory \"D:/CPSC/3220/project7/gpu_frame_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1428363222916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428363222953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 06 19:33:42 2015 " "Processing ended: Mon Apr 06 19:33:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428363222953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428363222953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428363222953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428363222953 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 504 s " "Quartus II Full Compilation was successful. 0 errors, 504 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428363223577 ""}
