TimeQuest Timing Analyzer report for lab10
Wed May 24 17:47:41 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Hold: 'Clock'
 13. Slow Model Minimum Pulse Width: 'Clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'Clock'
 26. Fast Model Hold: 'Clock'
 27. Fast Model Minimum Pulse Width: 'Clock'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab10                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                          ;
+-----------+-----------------+------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                  ;
+-----------+-----------------+------------+-------------------------------------------------------+
; 325.1 MHz ; 195.01 MHz      ; Clock      ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -2.076 ; -132.864      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 2.786 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.064 ; -662.111              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; Address[*]  ; Clock      ; 4.201 ; 4.201 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; 4.201 ; 4.201 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; 3.850 ; 3.850 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; 3.872 ; 3.872 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; 3.870 ; 3.870 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; 3.947 ; 3.947 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; 4.005 ; 4.005 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; 3.896 ; 3.896 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; 2.434 ; 2.434 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; 4.866 ; 4.866 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; 4.633 ; 4.633 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; 3.843 ; 3.843 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; 4.145 ; 4.145 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; 4.201 ; 4.201 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; 4.163 ; 4.163 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; 4.585 ; 4.585 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; 4.750 ; 4.750 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; 3.984 ; 3.984 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; 4.179 ; 4.179 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; 4.145 ; 4.145 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; 4.510 ; 4.510 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; 4.866 ; 4.866 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; 4.492 ; 4.492 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; 3.895 ; 3.895 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; 4.192 ; 4.192 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; 3.914 ; 3.914 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; 4.778 ; 4.778 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; 3.903 ; 3.903 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; 4.546 ; 4.546 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; 4.671 ; 4.671 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; 4.173 ; 4.173 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; 3.857 ; 3.857 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; 4.138 ; 4.138 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; 4.390 ; 4.390 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; 4.582 ; 4.582 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; 3.915 ; 3.915 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; 3.854 ; 3.854 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; 3.911 ; 3.911 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; 4.647 ; 4.647 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; 4.209 ; 4.209 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; 3.892 ; 3.892 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; 4.172 ; 4.172 ; Rise       ; Clock           ;
; WrEn        ; Clock      ; 5.106 ; 5.106 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Address[*]  ; Clock      ; -1.831 ; -1.831 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; -3.566 ; -3.566 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; -3.525 ; -3.525 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; -3.572 ; -3.572 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; -3.560 ; -3.560 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; -3.635 ; -3.635 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; -3.664 ; -3.664 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; -3.571 ; -3.571 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; -1.831 ; -1.831 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; -3.538 ; -3.538 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; -3.982 ; -3.982 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; -3.538 ; -3.538 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; -3.570 ; -3.570 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; -3.901 ; -3.901 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; -3.599 ; -3.599 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; -4.274 ; -4.274 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; -4.131 ; -4.131 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; -3.610 ; -3.610 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; -3.888 ; -3.888 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; -3.844 ; -3.844 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; -3.919 ; -3.919 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; -3.968 ; -3.968 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; -3.885 ; -3.885 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; -3.591 ; -3.591 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; -3.559 ; -3.559 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; -3.604 ; -3.604 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; -4.462 ; -4.462 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; -3.590 ; -3.590 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; -4.231 ; -4.231 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; -4.156 ; -4.156 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; -3.881 ; -3.881 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; -3.553 ; -3.553 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; -3.541 ; -3.541 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; -4.095 ; -4.095 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; -4.273 ; -4.273 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; -3.617 ; -3.617 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; -3.561 ; -3.561 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; -3.612 ; -3.612 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; -4.002 ; -4.002 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; -3.917 ; -3.917 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; -3.599 ; -3.599 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; -3.584 ; -3.584 ; Rise       ; Clock           ;
; WrEn        ; Clock      ; -4.481 ; -4.481 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DataOut[*]   ; Clock      ; 12.914 ; 12.914 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 11.938 ; 11.938 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 12.514 ; 12.514 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 12.123 ; 12.123 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 12.745 ; 12.745 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 12.247 ; 12.247 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 12.256 ; 12.256 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 12.277 ; 12.277 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 12.006 ; 12.006 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 12.914 ; 12.914 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 11.967 ; 11.967 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 12.286 ; 12.286 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 12.514 ; 12.514 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 12.259 ; 12.259 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 12.701 ; 12.701 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 12.391 ; 12.391 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 12.562 ; 12.562 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 12.448 ; 12.448 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 12.586 ; 12.586 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 12.606 ; 12.606 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 12.328 ; 12.328 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 12.702 ; 12.702 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 12.045 ; 12.045 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 12.213 ; 12.213 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 12.248 ; 12.248 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 12.296 ; 12.296 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 12.343 ; 12.343 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 12.020 ; 12.020 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 12.121 ; 12.121 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 12.281 ; 12.281 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 12.604 ; 12.604 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 12.632 ; 12.632 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 12.754 ; 12.754 ; Rise       ; Clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DataOut[*]   ; Clock      ; 11.488 ; 11.488 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 11.779 ; 11.779 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 12.505 ; 12.505 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 11.942 ; 11.942 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 12.332 ; 12.332 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 12.078 ; 12.078 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 12.203 ; 12.203 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 12.194 ; 12.194 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 11.998 ; 11.998 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 12.550 ; 12.550 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 11.772 ; 11.772 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 11.817 ; 11.817 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 11.938 ; 11.938 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 12.258 ; 12.258 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 12.277 ; 12.277 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 11.774 ; 11.774 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 12.535 ; 12.535 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 12.281 ; 12.281 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 12.573 ; 12.573 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 12.119 ; 12.119 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 11.892 ; 11.892 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 11.953 ; 11.953 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 11.890 ; 11.890 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 11.997 ; 11.997 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 11.488 ; 11.488 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 12.105 ; 12.105 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 11.615 ; 11.615 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 11.934 ; 11.934 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 11.911 ; 11.911 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 12.032 ; 12.032 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 12.592 ; 12.592 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 12.115 ; 12.115 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 12.411 ; 12.411 ; Rise       ; Clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Address[7] ; DataOut[0]  ; 8.359  ; 8.359  ; 8.359  ; 8.359  ;
; Address[7] ; DataOut[1]  ; 8.650  ; 8.650  ; 8.650  ; 8.650  ;
; Address[7] ; DataOut[2]  ; 7.916  ; 7.916  ; 7.916  ; 7.916  ;
; Address[7] ; DataOut[3]  ; 8.467  ; 8.467  ; 8.467  ; 8.467  ;
; Address[7] ; DataOut[4]  ; 7.761  ; 7.761  ; 7.761  ; 7.761  ;
; Address[7] ; DataOut[5]  ; 8.574  ; 8.574  ; 8.574  ; 8.574  ;
; Address[7] ; DataOut[6]  ; 8.399  ; 8.399  ; 8.399  ; 8.399  ;
; Address[7] ; DataOut[7]  ; 8.126  ; 8.126  ; 8.126  ; 8.126  ;
; Address[7] ; DataOut[8]  ; 8.627  ; 8.627  ; 8.627  ; 8.627  ;
; Address[7] ; DataOut[9]  ; 8.667  ; 8.667  ; 8.667  ; 8.667  ;
; Address[7] ; DataOut[10] ; 8.240  ; 8.240  ; 8.240  ; 8.240  ;
; Address[7] ; DataOut[11] ; 8.925  ; 8.925  ; 8.925  ; 8.925  ;
; Address[7] ; DataOut[12] ; 8.334  ; 8.334  ; 8.334  ; 8.334  ;
; Address[7] ; DataOut[13] ; 8.682  ; 8.682  ; 8.682  ; 8.682  ;
; Address[7] ; DataOut[14] ; 8.258  ; 8.258  ; 8.258  ; 8.258  ;
; Address[7] ; DataOut[15] ; 8.603  ; 8.603  ; 8.603  ; 8.603  ;
; Address[7] ; DataOut[16] ; 8.165  ; 8.165  ; 8.165  ; 8.165  ;
; Address[7] ; DataOut[17] ; 8.655  ; 8.655  ; 8.655  ; 8.655  ;
; Address[7] ; DataOut[18] ; 8.520  ; 8.520  ; 8.520  ; 8.520  ;
; Address[7] ; DataOut[19] ; 8.893  ; 8.893  ; 8.893  ; 8.893  ;
; Address[7] ; DataOut[20] ; 8.603  ; 8.603  ; 8.603  ; 8.603  ;
; Address[7] ; DataOut[21] ; 8.346  ; 8.346  ; 8.346  ; 8.346  ;
; Address[7] ; DataOut[22] ; 8.331  ; 8.331  ; 8.331  ; 8.331  ;
; Address[7] ; DataOut[23] ; 8.373  ; 8.373  ; 8.373  ; 8.373  ;
; Address[7] ; DataOut[24] ; 8.690  ; 8.690  ; 8.690  ; 8.690  ;
; Address[7] ; DataOut[25] ; 8.332  ; 8.332  ; 8.332  ; 8.332  ;
; Address[7] ; DataOut[26] ; 8.116  ; 8.116  ; 8.116  ; 8.116  ;
; Address[7] ; DataOut[27] ; 8.374  ; 8.374  ; 8.374  ; 8.374  ;
; Address[7] ; DataOut[28] ; 8.128  ; 8.128  ; 8.128  ; 8.128  ;
; Address[7] ; DataOut[29] ; 8.738  ; 8.738  ; 8.738  ; 8.738  ;
; Address[7] ; DataOut[30] ; 8.626  ; 8.626  ; 8.626  ; 8.626  ;
; Address[7] ; DataOut[31] ; 8.540  ; 8.540  ; 8.540  ; 8.540  ;
; Address[8] ; DataOut[0]  ; 12.298 ; 12.298 ; 12.298 ; 12.298 ;
; Address[8] ; DataOut[1]  ; 9.890  ; 9.890  ; 9.890  ; 9.890  ;
; Address[8] ; DataOut[2]  ; 11.222 ; 11.222 ; 11.222 ; 11.222 ;
; Address[8] ; DataOut[3]  ; 10.218 ; 10.218 ; 10.218 ; 10.218 ;
; Address[8] ; DataOut[4]  ; 11.106 ; 11.106 ; 11.106 ; 11.106 ;
; Address[8] ; DataOut[5]  ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; Address[8] ; DataOut[6]  ; 12.308 ; 12.308 ; 12.308 ; 12.308 ;
; Address[8] ; DataOut[7]  ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; Address[8] ; DataOut[8]  ; 11.373 ; 11.373 ; 11.373 ; 11.373 ;
; Address[8] ; DataOut[9]  ; 10.194 ; 10.194 ; 10.194 ; 10.194 ;
; Address[8] ; DataOut[10] ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; Address[8] ; DataOut[11] ; 11.112 ; 11.112 ; 11.112 ; 11.112 ;
; Address[8] ; DataOut[12] ; 11.106 ; 11.106 ; 11.106 ; 11.106 ;
; Address[8] ; DataOut[13] ; 12.328 ; 12.328 ; 12.328 ; 12.328 ;
; Address[8] ; DataOut[14] ; 11.932 ; 11.932 ; 11.932 ; 11.932 ;
; Address[8] ; DataOut[15] ; 11.118 ; 11.118 ; 11.118 ; 11.118 ;
; Address[8] ; DataOut[16] ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; Address[8] ; DataOut[17] ; 11.373 ; 11.373 ; 11.373 ; 11.373 ;
; Address[8] ; DataOut[18] ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; Address[8] ; DataOut[19] ; 9.920  ; 9.920  ; 9.920  ; 9.920  ;
; Address[8] ; DataOut[20] ; 10.178 ; 10.178 ; 10.178 ; 10.178 ;
; Address[8] ; DataOut[21] ; 10.679 ; 10.679 ; 10.679 ; 10.679 ;
; Address[8] ; DataOut[22] ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; Address[8] ; DataOut[23] ; 10.679 ; 10.679 ; 10.679 ; 10.679 ;
; Address[8] ; DataOut[24] ; 10.204 ; 10.204 ; 10.204 ; 10.204 ;
; Address[8] ; DataOut[25] ; 11.106 ; 11.106 ; 11.106 ; 11.106 ;
; Address[8] ; DataOut[26] ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; Address[8] ; DataOut[27] ; 10.699 ; 10.699 ; 10.699 ; 10.699 ;
; Address[8] ; DataOut[28] ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; Address[8] ; DataOut[29] ; 11.122 ; 11.122 ; 11.122 ; 11.122 ;
; Address[8] ; DataOut[30] ; 10.188 ; 10.188 ; 10.188 ; 10.188 ;
; Address[8] ; DataOut[31] ; 10.218 ; 10.218 ; 10.218 ; 10.218 ;
; Address[9] ; DataOut[0]  ; 12.423 ; 12.423 ; 12.423 ; 12.423 ;
; Address[9] ; DataOut[1]  ; 10.015 ; 10.015 ; 10.015 ; 10.015 ;
; Address[9] ; DataOut[2]  ; 11.347 ; 11.347 ; 11.347 ; 11.347 ;
; Address[9] ; DataOut[3]  ; 10.343 ; 10.343 ; 10.343 ; 10.343 ;
; Address[9] ; DataOut[4]  ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; Address[9] ; DataOut[5]  ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Address[9] ; DataOut[6]  ; 12.433 ; 12.433 ; 12.433 ; 12.433 ;
; Address[9] ; DataOut[7]  ; 12.354 ; 12.354 ; 12.354 ; 12.354 ;
; Address[9] ; DataOut[8]  ; 11.498 ; 11.498 ; 11.498 ; 11.498 ;
; Address[9] ; DataOut[9]  ; 10.319 ; 10.319 ; 10.319 ; 10.319 ;
; Address[9] ; DataOut[10] ; 12.059 ; 12.059 ; 12.059 ; 12.059 ;
; Address[9] ; DataOut[11] ; 11.237 ; 11.237 ; 11.237 ; 11.237 ;
; Address[9] ; DataOut[12] ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; Address[9] ; DataOut[13] ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; Address[9] ; DataOut[14] ; 12.057 ; 12.057 ; 12.057 ; 12.057 ;
; Address[9] ; DataOut[15] ; 11.243 ; 11.243 ; 11.243 ; 11.243 ;
; Address[9] ; DataOut[16] ; 11.371 ; 11.371 ; 11.371 ; 11.371 ;
; Address[9] ; DataOut[17] ; 11.498 ; 11.498 ; 11.498 ; 11.498 ;
; Address[9] ; DataOut[18] ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Address[9] ; DataOut[19] ; 10.045 ; 10.045 ; 10.045 ; 10.045 ;
; Address[9] ; DataOut[20] ; 10.303 ; 10.303 ; 10.303 ; 10.303 ;
; Address[9] ; DataOut[21] ; 10.804 ; 10.804 ; 10.804 ; 10.804 ;
; Address[9] ; DataOut[22] ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Address[9] ; DataOut[23] ; 10.804 ; 10.804 ; 10.804 ; 10.804 ;
; Address[9] ; DataOut[24] ; 10.329 ; 10.329 ; 10.329 ; 10.329 ;
; Address[9] ; DataOut[25] ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; Address[9] ; DataOut[26] ; 11.371 ; 11.371 ; 11.371 ; 11.371 ;
; Address[9] ; DataOut[27] ; 10.824 ; 10.824 ; 10.824 ; 10.824 ;
; Address[9] ; DataOut[28] ; 12.354 ; 12.354 ; 12.354 ; 12.354 ;
; Address[9] ; DataOut[29] ; 11.247 ; 11.247 ; 11.247 ; 11.247 ;
; Address[9] ; DataOut[30] ; 10.313 ; 10.313 ; 10.313 ; 10.313 ;
; Address[9] ; DataOut[31] ; 10.343 ; 10.343 ; 10.343 ; 10.343 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Address[7] ; DataOut[0]  ; 8.359  ; 8.359  ; 8.359  ; 8.359  ;
; Address[7] ; DataOut[1]  ; 8.650  ; 8.650  ; 8.650  ; 8.650  ;
; Address[7] ; DataOut[2]  ; 7.916  ; 7.916  ; 7.916  ; 7.916  ;
; Address[7] ; DataOut[3]  ; 8.467  ; 8.467  ; 8.467  ; 8.467  ;
; Address[7] ; DataOut[4]  ; 7.761  ; 7.761  ; 7.761  ; 7.761  ;
; Address[7] ; DataOut[5]  ; 8.574  ; 8.574  ; 8.574  ; 8.574  ;
; Address[7] ; DataOut[6]  ; 8.399  ; 8.399  ; 8.399  ; 8.399  ;
; Address[7] ; DataOut[7]  ; 8.126  ; 8.126  ; 8.126  ; 8.126  ;
; Address[7] ; DataOut[8]  ; 8.627  ; 8.627  ; 8.627  ; 8.627  ;
; Address[7] ; DataOut[9]  ; 8.667  ; 8.667  ; 8.667  ; 8.667  ;
; Address[7] ; DataOut[10] ; 8.240  ; 8.240  ; 8.240  ; 8.240  ;
; Address[7] ; DataOut[11] ; 8.925  ; 8.925  ; 8.925  ; 8.925  ;
; Address[7] ; DataOut[12] ; 8.334  ; 8.334  ; 8.334  ; 8.334  ;
; Address[7] ; DataOut[13] ; 8.682  ; 8.682  ; 8.682  ; 8.682  ;
; Address[7] ; DataOut[14] ; 8.258  ; 8.258  ; 8.258  ; 8.258  ;
; Address[7] ; DataOut[15] ; 8.603  ; 8.603  ; 8.603  ; 8.603  ;
; Address[7] ; DataOut[16] ; 8.165  ; 8.165  ; 8.165  ; 8.165  ;
; Address[7] ; DataOut[17] ; 8.655  ; 8.655  ; 8.655  ; 8.655  ;
; Address[7] ; DataOut[18] ; 8.520  ; 8.520  ; 8.520  ; 8.520  ;
; Address[7] ; DataOut[19] ; 8.893  ; 8.893  ; 8.893  ; 8.893  ;
; Address[7] ; DataOut[20] ; 8.603  ; 8.603  ; 8.603  ; 8.603  ;
; Address[7] ; DataOut[21] ; 8.346  ; 8.346  ; 8.346  ; 8.346  ;
; Address[7] ; DataOut[22] ; 8.331  ; 8.331  ; 8.331  ; 8.331  ;
; Address[7] ; DataOut[23] ; 8.373  ; 8.373  ; 8.373  ; 8.373  ;
; Address[7] ; DataOut[24] ; 8.690  ; 8.690  ; 8.690  ; 8.690  ;
; Address[7] ; DataOut[25] ; 8.332  ; 8.332  ; 8.332  ; 8.332  ;
; Address[7] ; DataOut[26] ; 8.116  ; 8.116  ; 8.116  ; 8.116  ;
; Address[7] ; DataOut[27] ; 8.374  ; 8.374  ; 8.374  ; 8.374  ;
; Address[7] ; DataOut[28] ; 8.128  ; 8.128  ; 8.128  ; 8.128  ;
; Address[7] ; DataOut[29] ; 8.738  ; 8.738  ; 8.738  ; 8.738  ;
; Address[7] ; DataOut[30] ; 8.626  ; 8.626  ; 8.626  ; 8.626  ;
; Address[7] ; DataOut[31] ; 8.540  ; 8.540  ; 8.540  ; 8.540  ;
; Address[8] ; DataOut[0]  ; 12.298 ; 12.298 ; 12.298 ; 12.298 ;
; Address[8] ; DataOut[1]  ; 9.890  ; 9.890  ; 9.890  ; 9.890  ;
; Address[8] ; DataOut[2]  ; 11.222 ; 11.222 ; 11.222 ; 11.222 ;
; Address[8] ; DataOut[3]  ; 10.218 ; 10.218 ; 10.218 ; 10.218 ;
; Address[8] ; DataOut[4]  ; 11.106 ; 11.106 ; 11.106 ; 11.106 ;
; Address[8] ; DataOut[5]  ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; Address[8] ; DataOut[6]  ; 12.308 ; 12.308 ; 12.308 ; 12.308 ;
; Address[8] ; DataOut[7]  ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; Address[8] ; DataOut[8]  ; 11.373 ; 11.373 ; 11.373 ; 11.373 ;
; Address[8] ; DataOut[9]  ; 10.194 ; 10.194 ; 10.194 ; 10.194 ;
; Address[8] ; DataOut[10] ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; Address[8] ; DataOut[11] ; 11.112 ; 11.112 ; 11.112 ; 11.112 ;
; Address[8] ; DataOut[12] ; 11.106 ; 11.106 ; 11.106 ; 11.106 ;
; Address[8] ; DataOut[13] ; 12.328 ; 12.328 ; 12.328 ; 12.328 ;
; Address[8] ; DataOut[14] ; 11.932 ; 11.932 ; 11.932 ; 11.932 ;
; Address[8] ; DataOut[15] ; 11.118 ; 11.118 ; 11.118 ; 11.118 ;
; Address[8] ; DataOut[16] ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; Address[8] ; DataOut[17] ; 11.373 ; 11.373 ; 11.373 ; 11.373 ;
; Address[8] ; DataOut[18] ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; Address[8] ; DataOut[19] ; 9.920  ; 9.920  ; 9.920  ; 9.920  ;
; Address[8] ; DataOut[20] ; 10.178 ; 10.178 ; 10.178 ; 10.178 ;
; Address[8] ; DataOut[21] ; 10.679 ; 10.679 ; 10.679 ; 10.679 ;
; Address[8] ; DataOut[22] ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; Address[8] ; DataOut[23] ; 10.679 ; 10.679 ; 10.679 ; 10.679 ;
; Address[8] ; DataOut[24] ; 10.204 ; 10.204 ; 10.204 ; 10.204 ;
; Address[8] ; DataOut[25] ; 11.106 ; 11.106 ; 11.106 ; 11.106 ;
; Address[8] ; DataOut[26] ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; Address[8] ; DataOut[27] ; 10.699 ; 10.699 ; 10.699 ; 10.699 ;
; Address[8] ; DataOut[28] ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; Address[8] ; DataOut[29] ; 11.122 ; 11.122 ; 11.122 ; 11.122 ;
; Address[8] ; DataOut[30] ; 10.188 ; 10.188 ; 10.188 ; 10.188 ;
; Address[8] ; DataOut[31] ; 10.218 ; 10.218 ; 10.218 ; 10.218 ;
; Address[9] ; DataOut[0]  ; 12.423 ; 12.423 ; 12.423 ; 12.423 ;
; Address[9] ; DataOut[1]  ; 10.015 ; 10.015 ; 10.015 ; 10.015 ;
; Address[9] ; DataOut[2]  ; 11.347 ; 11.347 ; 11.347 ; 11.347 ;
; Address[9] ; DataOut[3]  ; 10.343 ; 10.343 ; 10.343 ; 10.343 ;
; Address[9] ; DataOut[4]  ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; Address[9] ; DataOut[5]  ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Address[9] ; DataOut[6]  ; 12.433 ; 12.433 ; 12.433 ; 12.433 ;
; Address[9] ; DataOut[7]  ; 12.354 ; 12.354 ; 12.354 ; 12.354 ;
; Address[9] ; DataOut[8]  ; 11.498 ; 11.498 ; 11.498 ; 11.498 ;
; Address[9] ; DataOut[9]  ; 10.319 ; 10.319 ; 10.319 ; 10.319 ;
; Address[9] ; DataOut[10] ; 12.059 ; 12.059 ; 12.059 ; 12.059 ;
; Address[9] ; DataOut[11] ; 11.237 ; 11.237 ; 11.237 ; 11.237 ;
; Address[9] ; DataOut[12] ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; Address[9] ; DataOut[13] ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; Address[9] ; DataOut[14] ; 12.057 ; 12.057 ; 12.057 ; 12.057 ;
; Address[9] ; DataOut[15] ; 11.243 ; 11.243 ; 11.243 ; 11.243 ;
; Address[9] ; DataOut[16] ; 11.371 ; 11.371 ; 11.371 ; 11.371 ;
; Address[9] ; DataOut[17] ; 11.498 ; 11.498 ; 11.498 ; 11.498 ;
; Address[9] ; DataOut[18] ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Address[9] ; DataOut[19] ; 10.045 ; 10.045 ; 10.045 ; 10.045 ;
; Address[9] ; DataOut[20] ; 10.303 ; 10.303 ; 10.303 ; 10.303 ;
; Address[9] ; DataOut[21] ; 10.804 ; 10.804 ; 10.804 ; 10.804 ;
; Address[9] ; DataOut[22] ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Address[9] ; DataOut[23] ; 10.804 ; 10.804 ; 10.804 ; 10.804 ;
; Address[9] ; DataOut[24] ; 10.329 ; 10.329 ; 10.329 ; 10.329 ;
; Address[9] ; DataOut[25] ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; Address[9] ; DataOut[26] ; 11.371 ; 11.371 ; 11.371 ; 11.371 ;
; Address[9] ; DataOut[27] ; 10.824 ; 10.824 ; 10.824 ; 10.824 ;
; Address[9] ; DataOut[28] ; 12.354 ; 12.354 ; 12.354 ; 12.354 ;
; Address[9] ; DataOut[29] ; 11.247 ; 11.247 ; 11.247 ; 11.247 ;
; Address[9] ; DataOut[30] ; 10.313 ; 10.313 ; 10.313 ; 10.313 ;
; Address[9] ; DataOut[31] ; 10.343 ; 10.343 ; 10.343 ; 10.343 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -1.460 ; -93.440       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 2.321 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.000 ; -641.380              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
+--------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\g1:1:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:1:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\g1:1:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\g1:0:g2:2:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\g1:0:g2:3:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
+-------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:0:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\g1:0:g2:1:rams|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; Address[*]  ; Clock      ; 1.874 ; 1.874 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; 1.874 ; 1.874 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; 1.737 ; 1.737 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; 1.747 ; 1.747 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; 1.743 ; 1.743 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; 1.798 ; 1.798 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; 1.781 ; 1.781 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; 1.749 ; 1.749 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; 0.460 ; 0.460 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; 2.163 ; 2.163 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; 2.067 ; 2.067 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; 1.733 ; 1.733 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; 1.847 ; 1.847 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; 1.866 ; 1.866 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; 1.861 ; 1.861 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; 2.057 ; 2.057 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; 2.133 ; 2.133 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; 1.803 ; 1.803 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; 1.865 ; 1.865 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; 1.859 ; 1.859 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; 2.008 ; 2.008 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; 2.140 ; 2.140 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; 1.979 ; 1.979 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; 1.782 ; 1.782 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; 1.865 ; 1.865 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; 1.782 ; 1.782 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; 2.163 ; 2.163 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; 1.773 ; 1.773 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; 2.021 ; 2.021 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; 2.092 ; 2.092 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; 1.875 ; 1.875 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; 1.744 ; 1.744 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; 1.850 ; 1.850 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; 1.996 ; 1.996 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; 2.042 ; 2.042 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; 1.786 ; 1.786 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; 1.744 ; 1.744 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; 1.787 ; 1.787 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; 2.084 ; 2.084 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; 1.894 ; 1.894 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; 1.780 ; 1.780 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; 1.855 ; 1.855 ; Rise       ; Clock           ;
; WrEn        ; Clock      ; 2.175 ; 2.175 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Address[*]  ; Clock      ; -0.246 ; -0.246 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; -1.605 ; -1.605 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; -1.591 ; -1.591 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; -1.596 ; -1.596 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; -1.598 ; -1.598 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; -1.644 ; -1.644 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; -1.625 ; -1.625 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; -1.603 ; -1.603 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; -0.246 ; -0.246 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; -1.580 ; -1.580 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; -1.781 ; -1.781 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; -1.580 ; -1.580 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; -1.609 ; -1.609 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; -1.721 ; -1.721 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; -1.628 ; -1.628 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; -1.907 ; -1.907 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; -1.880 ; -1.880 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; -1.611 ; -1.611 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; -1.721 ; -1.721 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; -1.710 ; -1.710 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; -1.759 ; -1.759 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; -1.788 ; -1.788 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; -1.719 ; -1.719 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; -1.635 ; -1.635 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; -1.594 ; -1.594 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; -1.635 ; -1.635 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; -2.006 ; -2.006 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; -1.616 ; -1.616 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; -1.864 ; -1.864 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; -1.894 ; -1.894 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; -1.730 ; -1.730 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; -1.592 ; -1.592 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; -1.587 ; -1.587 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; -1.849 ; -1.849 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; -1.886 ; -1.886 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; -1.645 ; -1.645 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; -1.603 ; -1.603 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; -1.644 ; -1.644 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; -1.794 ; -1.794 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; -1.750 ; -1.750 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; -1.637 ; -1.637 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; -1.607 ; -1.607 ; Rise       ; Clock           ;
; WrEn        ; Clock      ; -1.916 ; -1.916 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DataOut[*]   ; Clock      ; 6.751 ; 6.751 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 6.366 ; 6.366 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 6.558 ; 6.558 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 6.354 ; 6.354 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 6.674 ; 6.674 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 6.442 ; 6.442 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 6.436 ; 6.436 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 6.470 ; 6.470 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 6.381 ; 6.381 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 6.751 ; 6.751 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 6.367 ; 6.367 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 6.513 ; 6.513 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 6.594 ; 6.594 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 6.473 ; 6.473 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 6.686 ; 6.686 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 6.514 ; 6.514 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 6.574 ; 6.574 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 6.532 ; 6.532 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 6.608 ; 6.608 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 6.618 ; 6.618 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 6.503 ; 6.503 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 6.624 ; 6.624 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 6.334 ; 6.334 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 6.440 ; 6.440 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 6.395 ; 6.395 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 6.507 ; 6.507 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 6.487 ; 6.487 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 6.356 ; 6.356 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 6.334 ; 6.334 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 6.486 ; 6.486 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 6.634 ; 6.634 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 6.631 ; 6.631 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 6.718 ; 6.718 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DataOut[*]   ; Clock      ; 6.113 ; 6.113 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 6.285 ; 6.285 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 6.537 ; 6.537 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 6.285 ; 6.285 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 6.519 ; 6.519 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 6.391 ; 6.391 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 6.435 ; 6.435 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 6.444 ; 6.444 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 6.362 ; 6.362 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 6.579 ; 6.579 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 6.288 ; 6.288 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 6.312 ; 6.312 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 6.360 ; 6.360 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 6.457 ; 6.457 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 6.533 ; 6.533 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 6.283 ; 6.283 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 6.562 ; 6.562 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 6.475 ; 6.475 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 6.599 ; 6.599 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 6.421 ; 6.421 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 6.332 ; 6.332 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 6.353 ; 6.353 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 6.255 ; 6.255 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 6.346 ; 6.346 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 6.113 ; 6.113 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 6.427 ; 6.427 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 6.224 ; 6.224 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 6.328 ; 6.328 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 6.282 ; 6.282 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 6.368 ; 6.368 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 6.620 ; 6.620 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 6.416 ; 6.416 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 6.567 ; 6.567 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Address[7] ; DataOut[0]  ; 3.876 ; 3.876 ; 3.876 ; 3.876 ;
; Address[7] ; DataOut[1]  ; 3.981 ; 3.981 ; 3.981 ; 3.981 ;
; Address[7] ; DataOut[2]  ; 3.616 ; 3.616 ; 3.616 ; 3.616 ;
; Address[7] ; DataOut[3]  ; 3.953 ; 3.953 ; 3.953 ; 3.953 ;
; Address[7] ; DataOut[4]  ; 3.620 ; 3.620 ; 3.620 ; 3.620 ;
; Address[7] ; DataOut[5]  ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; Address[7] ; DataOut[6]  ; 3.902 ; 3.902 ; 3.902 ; 3.902 ;
; Address[7] ; DataOut[7]  ; 3.802 ; 3.802 ; 3.802 ; 3.802 ;
; Address[7] ; DataOut[8]  ; 3.985 ; 3.985 ; 3.985 ; 3.985 ;
; Address[7] ; DataOut[9]  ; 4.009 ; 4.009 ; 4.009 ; 4.009 ;
; Address[7] ; DataOut[10] ; 3.820 ; 3.820 ; 3.820 ; 3.820 ;
; Address[7] ; DataOut[11] ; 4.116 ; 4.116 ; 4.116 ; 4.116 ;
; Address[7] ; DataOut[12] ; 3.861 ; 3.861 ; 3.861 ; 3.861 ;
; Address[7] ; DataOut[13] ; 4.033 ; 4.033 ; 4.033 ; 4.033 ;
; Address[7] ; DataOut[14] ; 3.836 ; 3.836 ; 3.836 ; 3.836 ;
; Address[7] ; DataOut[15] ; 3.960 ; 3.960 ; 3.960 ; 3.960 ;
; Address[7] ; DataOut[16] ; 3.762 ; 3.762 ; 3.762 ; 3.762 ;
; Address[7] ; DataOut[17] ; 3.998 ; 3.998 ; 3.998 ; 3.998 ;
; Address[7] ; DataOut[18] ; 3.922 ; 3.922 ; 3.922 ; 3.922 ;
; Address[7] ; DataOut[19] ; 4.100 ; 4.100 ; 4.100 ; 4.100 ;
; Address[7] ; DataOut[20] ; 3.978 ; 3.978 ; 3.978 ; 3.978 ;
; Address[7] ; DataOut[21] ; 3.783 ; 3.783 ; 3.783 ; 3.783 ;
; Address[7] ; DataOut[22] ; 3.856 ; 3.856 ; 3.856 ; 3.856 ;
; Address[7] ; DataOut[23] ; 3.818 ; 3.818 ; 3.818 ; 3.818 ;
; Address[7] ; DataOut[24] ; 4.026 ; 4.026 ; 4.026 ; 4.026 ;
; Address[7] ; DataOut[25] ; 3.865 ; 3.865 ; 3.865 ; 3.865 ;
; Address[7] ; DataOut[26] ; 3.731 ; 3.731 ; 3.731 ; 3.731 ;
; Address[7] ; DataOut[27] ; 3.805 ; 3.805 ; 3.805 ; 3.805 ;
; Address[7] ; DataOut[28] ; 3.803 ; 3.803 ; 3.803 ; 3.803 ;
; Address[7] ; DataOut[29] ; 4.054 ; 4.054 ; 4.054 ; 4.054 ;
; Address[7] ; DataOut[30] ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; Address[7] ; DataOut[31] ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; Address[8] ; DataOut[0]  ; 6.067 ; 6.067 ; 6.067 ; 6.067 ;
; Address[8] ; DataOut[1]  ; 5.086 ; 5.086 ; 5.086 ; 5.086 ;
; Address[8] ; DataOut[2]  ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; Address[8] ; DataOut[3]  ; 5.234 ; 5.234 ; 5.234 ; 5.234 ;
; Address[8] ; DataOut[4]  ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; Address[8] ; DataOut[5]  ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; Address[8] ; DataOut[6]  ; 6.077 ; 6.077 ; 6.077 ; 6.077 ;
; Address[8] ; DataOut[7]  ; 6.026 ; 6.026 ; 6.026 ; 6.026 ;
; Address[8] ; DataOut[8]  ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; Address[8] ; DataOut[9]  ; 5.216 ; 5.216 ; 5.216 ; 5.216 ;
; Address[8] ; DataOut[10] ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; Address[8] ; DataOut[11] ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; Address[8] ; DataOut[12] ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; Address[8] ; DataOut[13] ; 6.097 ; 6.097 ; 6.097 ; 6.097 ;
; Address[8] ; DataOut[14] ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; Address[8] ; DataOut[15] ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; Address[8] ; DataOut[16] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[17] ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; Address[8] ; DataOut[18] ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; Address[8] ; DataOut[19] ; 5.116 ; 5.116 ; 5.116 ; 5.116 ;
; Address[8] ; DataOut[20] ; 5.194 ; 5.194 ; 5.194 ; 5.194 ;
; Address[8] ; DataOut[21] ; 5.384 ; 5.384 ; 5.384 ; 5.384 ;
; Address[8] ; DataOut[22] ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; Address[8] ; DataOut[23] ; 5.384 ; 5.384 ; 5.384 ; 5.384 ;
; Address[8] ; DataOut[24] ; 5.226 ; 5.226 ; 5.226 ; 5.226 ;
; Address[8] ; DataOut[25] ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; Address[8] ; DataOut[26] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[27] ; 5.404 ; 5.404 ; 5.404 ; 5.404 ;
; Address[8] ; DataOut[28] ; 6.026 ; 6.026 ; 6.026 ; 6.026 ;
; Address[8] ; DataOut[29] ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; Address[8] ; DataOut[30] ; 5.204 ; 5.204 ; 5.204 ; 5.204 ;
; Address[8] ; DataOut[31] ; 5.234 ; 5.234 ; 5.234 ; 5.234 ;
; Address[9] ; DataOut[0]  ; 6.128 ; 6.128 ; 6.128 ; 6.128 ;
; Address[9] ; DataOut[1]  ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; Address[9] ; DataOut[2]  ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; Address[9] ; DataOut[3]  ; 5.295 ; 5.295 ; 5.295 ; 5.295 ;
; Address[9] ; DataOut[4]  ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; Address[9] ; DataOut[5]  ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; Address[9] ; DataOut[6]  ; 6.138 ; 6.138 ; 6.138 ; 6.138 ;
; Address[9] ; DataOut[7]  ; 6.087 ; 6.087 ; 6.087 ; 6.087 ;
; Address[9] ; DataOut[8]  ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; Address[9] ; DataOut[9]  ; 5.277 ; 5.277 ; 5.277 ; 5.277 ;
; Address[9] ; DataOut[10] ; 5.975 ; 5.975 ; 5.975 ; 5.975 ;
; Address[9] ; DataOut[11] ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; Address[9] ; DataOut[12] ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; Address[9] ; DataOut[13] ; 6.158 ; 6.158 ; 6.158 ; 6.158 ;
; Address[9] ; DataOut[14] ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; Address[9] ; DataOut[15] ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; Address[9] ; DataOut[16] ; 5.646 ; 5.646 ; 5.646 ; 5.646 ;
; Address[9] ; DataOut[17] ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; Address[9] ; DataOut[18] ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; Address[9] ; DataOut[19] ; 5.177 ; 5.177 ; 5.177 ; 5.177 ;
; Address[9] ; DataOut[20] ; 5.255 ; 5.255 ; 5.255 ; 5.255 ;
; Address[9] ; DataOut[21] ; 5.445 ; 5.445 ; 5.445 ; 5.445 ;
; Address[9] ; DataOut[22] ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; Address[9] ; DataOut[23] ; 5.445 ; 5.445 ; 5.445 ; 5.445 ;
; Address[9] ; DataOut[24] ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; Address[9] ; DataOut[25] ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; Address[9] ; DataOut[26] ; 5.646 ; 5.646 ; 5.646 ; 5.646 ;
; Address[9] ; DataOut[27] ; 5.465 ; 5.465 ; 5.465 ; 5.465 ;
; Address[9] ; DataOut[28] ; 6.087 ; 6.087 ; 6.087 ; 6.087 ;
; Address[9] ; DataOut[29] ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; Address[9] ; DataOut[30] ; 5.265 ; 5.265 ; 5.265 ; 5.265 ;
; Address[9] ; DataOut[31] ; 5.295 ; 5.295 ; 5.295 ; 5.295 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Address[7] ; DataOut[0]  ; 3.876 ; 3.876 ; 3.876 ; 3.876 ;
; Address[7] ; DataOut[1]  ; 3.981 ; 3.981 ; 3.981 ; 3.981 ;
; Address[7] ; DataOut[2]  ; 3.616 ; 3.616 ; 3.616 ; 3.616 ;
; Address[7] ; DataOut[3]  ; 3.953 ; 3.953 ; 3.953 ; 3.953 ;
; Address[7] ; DataOut[4]  ; 3.620 ; 3.620 ; 3.620 ; 3.620 ;
; Address[7] ; DataOut[5]  ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; Address[7] ; DataOut[6]  ; 3.902 ; 3.902 ; 3.902 ; 3.902 ;
; Address[7] ; DataOut[7]  ; 3.802 ; 3.802 ; 3.802 ; 3.802 ;
; Address[7] ; DataOut[8]  ; 3.985 ; 3.985 ; 3.985 ; 3.985 ;
; Address[7] ; DataOut[9]  ; 4.009 ; 4.009 ; 4.009 ; 4.009 ;
; Address[7] ; DataOut[10] ; 3.820 ; 3.820 ; 3.820 ; 3.820 ;
; Address[7] ; DataOut[11] ; 4.116 ; 4.116 ; 4.116 ; 4.116 ;
; Address[7] ; DataOut[12] ; 3.861 ; 3.861 ; 3.861 ; 3.861 ;
; Address[7] ; DataOut[13] ; 4.033 ; 4.033 ; 4.033 ; 4.033 ;
; Address[7] ; DataOut[14] ; 3.836 ; 3.836 ; 3.836 ; 3.836 ;
; Address[7] ; DataOut[15] ; 3.960 ; 3.960 ; 3.960 ; 3.960 ;
; Address[7] ; DataOut[16] ; 3.762 ; 3.762 ; 3.762 ; 3.762 ;
; Address[7] ; DataOut[17] ; 3.998 ; 3.998 ; 3.998 ; 3.998 ;
; Address[7] ; DataOut[18] ; 3.922 ; 3.922 ; 3.922 ; 3.922 ;
; Address[7] ; DataOut[19] ; 4.100 ; 4.100 ; 4.100 ; 4.100 ;
; Address[7] ; DataOut[20] ; 3.978 ; 3.978 ; 3.978 ; 3.978 ;
; Address[7] ; DataOut[21] ; 3.783 ; 3.783 ; 3.783 ; 3.783 ;
; Address[7] ; DataOut[22] ; 3.856 ; 3.856 ; 3.856 ; 3.856 ;
; Address[7] ; DataOut[23] ; 3.818 ; 3.818 ; 3.818 ; 3.818 ;
; Address[7] ; DataOut[24] ; 4.026 ; 4.026 ; 4.026 ; 4.026 ;
; Address[7] ; DataOut[25] ; 3.865 ; 3.865 ; 3.865 ; 3.865 ;
; Address[7] ; DataOut[26] ; 3.731 ; 3.731 ; 3.731 ; 3.731 ;
; Address[7] ; DataOut[27] ; 3.805 ; 3.805 ; 3.805 ; 3.805 ;
; Address[7] ; DataOut[28] ; 3.803 ; 3.803 ; 3.803 ; 3.803 ;
; Address[7] ; DataOut[29] ; 4.054 ; 4.054 ; 4.054 ; 4.054 ;
; Address[7] ; DataOut[30] ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; Address[7] ; DataOut[31] ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; Address[8] ; DataOut[0]  ; 6.067 ; 6.067 ; 6.067 ; 6.067 ;
; Address[8] ; DataOut[1]  ; 5.086 ; 5.086 ; 5.086 ; 5.086 ;
; Address[8] ; DataOut[2]  ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; Address[8] ; DataOut[3]  ; 5.234 ; 5.234 ; 5.234 ; 5.234 ;
; Address[8] ; DataOut[4]  ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; Address[8] ; DataOut[5]  ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; Address[8] ; DataOut[6]  ; 6.077 ; 6.077 ; 6.077 ; 6.077 ;
; Address[8] ; DataOut[7]  ; 6.026 ; 6.026 ; 6.026 ; 6.026 ;
; Address[8] ; DataOut[8]  ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; Address[8] ; DataOut[9]  ; 5.216 ; 5.216 ; 5.216 ; 5.216 ;
; Address[8] ; DataOut[10] ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; Address[8] ; DataOut[11] ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; Address[8] ; DataOut[12] ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; Address[8] ; DataOut[13] ; 6.097 ; 6.097 ; 6.097 ; 6.097 ;
; Address[8] ; DataOut[14] ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; Address[8] ; DataOut[15] ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; Address[8] ; DataOut[16] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[17] ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; Address[8] ; DataOut[18] ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; Address[8] ; DataOut[19] ; 5.116 ; 5.116 ; 5.116 ; 5.116 ;
; Address[8] ; DataOut[20] ; 5.194 ; 5.194 ; 5.194 ; 5.194 ;
; Address[8] ; DataOut[21] ; 5.384 ; 5.384 ; 5.384 ; 5.384 ;
; Address[8] ; DataOut[22] ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; Address[8] ; DataOut[23] ; 5.384 ; 5.384 ; 5.384 ; 5.384 ;
; Address[8] ; DataOut[24] ; 5.226 ; 5.226 ; 5.226 ; 5.226 ;
; Address[8] ; DataOut[25] ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; Address[8] ; DataOut[26] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[27] ; 5.404 ; 5.404 ; 5.404 ; 5.404 ;
; Address[8] ; DataOut[28] ; 6.026 ; 6.026 ; 6.026 ; 6.026 ;
; Address[8] ; DataOut[29] ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; Address[8] ; DataOut[30] ; 5.204 ; 5.204 ; 5.204 ; 5.204 ;
; Address[8] ; DataOut[31] ; 5.234 ; 5.234 ; 5.234 ; 5.234 ;
; Address[9] ; DataOut[0]  ; 6.128 ; 6.128 ; 6.128 ; 6.128 ;
; Address[9] ; DataOut[1]  ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; Address[9] ; DataOut[2]  ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; Address[9] ; DataOut[3]  ; 5.295 ; 5.295 ; 5.295 ; 5.295 ;
; Address[9] ; DataOut[4]  ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; Address[9] ; DataOut[5]  ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; Address[9] ; DataOut[6]  ; 6.138 ; 6.138 ; 6.138 ; 6.138 ;
; Address[9] ; DataOut[7]  ; 6.087 ; 6.087 ; 6.087 ; 6.087 ;
; Address[9] ; DataOut[8]  ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; Address[9] ; DataOut[9]  ; 5.277 ; 5.277 ; 5.277 ; 5.277 ;
; Address[9] ; DataOut[10] ; 5.975 ; 5.975 ; 5.975 ; 5.975 ;
; Address[9] ; DataOut[11] ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; Address[9] ; DataOut[12] ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; Address[9] ; DataOut[13] ; 6.158 ; 6.158 ; 6.158 ; 6.158 ;
; Address[9] ; DataOut[14] ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; Address[9] ; DataOut[15] ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; Address[9] ; DataOut[16] ; 5.646 ; 5.646 ; 5.646 ; 5.646 ;
; Address[9] ; DataOut[17] ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; Address[9] ; DataOut[18] ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; Address[9] ; DataOut[19] ; 5.177 ; 5.177 ; 5.177 ; 5.177 ;
; Address[9] ; DataOut[20] ; 5.255 ; 5.255 ; 5.255 ; 5.255 ;
; Address[9] ; DataOut[21] ; 5.445 ; 5.445 ; 5.445 ; 5.445 ;
; Address[9] ; DataOut[22] ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; Address[9] ; DataOut[23] ; 5.445 ; 5.445 ; 5.445 ; 5.445 ;
; Address[9] ; DataOut[24] ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; Address[9] ; DataOut[25] ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; Address[9] ; DataOut[26] ; 5.646 ; 5.646 ; 5.646 ; 5.646 ;
; Address[9] ; DataOut[27] ; 5.465 ; 5.465 ; 5.465 ; 5.465 ;
; Address[9] ; DataOut[28] ; 6.087 ; 6.087 ; 6.087 ; 6.087 ;
; Address[9] ; DataOut[29] ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; Address[9] ; DataOut[30] ; 5.265 ; 5.265 ; 5.265 ; 5.265 ;
; Address[9] ; DataOut[31] ; 5.295 ; 5.295 ; 5.295 ; 5.295 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.076   ; 2.321 ; N/A      ; N/A     ; -2.064              ;
;  Clock           ; -2.076   ; 2.321 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -132.864 ; 0.0   ; 0.0      ; 0.0     ; -662.111            ;
;  Clock           ; -132.864 ; 0.000 ; N/A      ; N/A     ; -662.111            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; Address[*]  ; Clock      ; 4.201 ; 4.201 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; 4.201 ; 4.201 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; 3.850 ; 3.850 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; 3.872 ; 3.872 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; 3.870 ; 3.870 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; 3.947 ; 3.947 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; 4.005 ; 4.005 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; 3.896 ; 3.896 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; 2.434 ; 2.434 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; 4.866 ; 4.866 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; 4.633 ; 4.633 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; 3.843 ; 3.843 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; 4.145 ; 4.145 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; 4.201 ; 4.201 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; 4.163 ; 4.163 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; 4.585 ; 4.585 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; 4.750 ; 4.750 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; 3.984 ; 3.984 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; 4.179 ; 4.179 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; 4.145 ; 4.145 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; 4.510 ; 4.510 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; 4.866 ; 4.866 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; 4.492 ; 4.492 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; 3.895 ; 3.895 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; 4.192 ; 4.192 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; 3.914 ; 3.914 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; 4.778 ; 4.778 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; 3.903 ; 3.903 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; 4.546 ; 4.546 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; 4.671 ; 4.671 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; 4.173 ; 4.173 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; 3.857 ; 3.857 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; 4.138 ; 4.138 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; 4.390 ; 4.390 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; 4.582 ; 4.582 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; 3.915 ; 3.915 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; 3.854 ; 3.854 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; 3.911 ; 3.911 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; 4.647 ; 4.647 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; 4.209 ; 4.209 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; 3.892 ; 3.892 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; 4.172 ; 4.172 ; Rise       ; Clock           ;
; WrEn        ; Clock      ; 5.106 ; 5.106 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Address[*]  ; Clock      ; -0.246 ; -0.246 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; -1.605 ; -1.605 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; -1.591 ; -1.591 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; -1.596 ; -1.596 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; -1.598 ; -1.598 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; -1.644 ; -1.644 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; -1.625 ; -1.625 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; -1.603 ; -1.603 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; -0.246 ; -0.246 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; -1.580 ; -1.580 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; -1.781 ; -1.781 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; -1.580 ; -1.580 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; -1.609 ; -1.609 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; -1.721 ; -1.721 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; -1.628 ; -1.628 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; -1.907 ; -1.907 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; -1.880 ; -1.880 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; -1.611 ; -1.611 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; -1.721 ; -1.721 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; -1.710 ; -1.710 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; -1.759 ; -1.759 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; -1.788 ; -1.788 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; -1.719 ; -1.719 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; -1.635 ; -1.635 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; -1.594 ; -1.594 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; -1.635 ; -1.635 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; -2.006 ; -2.006 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; -1.616 ; -1.616 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; -1.864 ; -1.864 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; -1.894 ; -1.894 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; -1.730 ; -1.730 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; -1.592 ; -1.592 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; -1.587 ; -1.587 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; -1.849 ; -1.849 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; -1.886 ; -1.886 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; -1.645 ; -1.645 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; -1.603 ; -1.603 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; -1.644 ; -1.644 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; -1.794 ; -1.794 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; -1.750 ; -1.750 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; -1.637 ; -1.637 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; -1.607 ; -1.607 ; Rise       ; Clock           ;
; WrEn        ; Clock      ; -1.916 ; -1.916 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DataOut[*]   ; Clock      ; 12.914 ; 12.914 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 11.938 ; 11.938 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 12.514 ; 12.514 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 12.123 ; 12.123 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 12.745 ; 12.745 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 12.247 ; 12.247 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 12.256 ; 12.256 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 12.277 ; 12.277 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 12.006 ; 12.006 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 12.914 ; 12.914 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 11.967 ; 11.967 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 12.286 ; 12.286 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 12.514 ; 12.514 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 12.259 ; 12.259 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 12.701 ; 12.701 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 12.391 ; 12.391 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 12.562 ; 12.562 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 12.448 ; 12.448 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 12.586 ; 12.586 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 12.606 ; 12.606 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 12.328 ; 12.328 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 12.702 ; 12.702 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 12.045 ; 12.045 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 12.213 ; 12.213 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 12.248 ; 12.248 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 12.296 ; 12.296 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 12.343 ; 12.343 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 12.020 ; 12.020 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 12.121 ; 12.121 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 12.281 ; 12.281 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 12.604 ; 12.604 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 12.632 ; 12.632 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 12.754 ; 12.754 ; Rise       ; Clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DataOut[*]   ; Clock      ; 6.113 ; 6.113 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 6.285 ; 6.285 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 6.537 ; 6.537 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 6.285 ; 6.285 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 6.519 ; 6.519 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 6.391 ; 6.391 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 6.435 ; 6.435 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 6.444 ; 6.444 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 6.362 ; 6.362 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 6.579 ; 6.579 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 6.288 ; 6.288 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 6.312 ; 6.312 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 6.360 ; 6.360 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 6.457 ; 6.457 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 6.533 ; 6.533 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 6.283 ; 6.283 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 6.562 ; 6.562 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 6.475 ; 6.475 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 6.599 ; 6.599 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 6.421 ; 6.421 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 6.332 ; 6.332 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 6.353 ; 6.353 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 6.255 ; 6.255 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 6.346 ; 6.346 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 6.113 ; 6.113 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 6.427 ; 6.427 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 6.224 ; 6.224 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 6.328 ; 6.328 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 6.282 ; 6.282 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 6.368 ; 6.368 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 6.620 ; 6.620 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 6.416 ; 6.416 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 6.567 ; 6.567 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Address[7] ; DataOut[0]  ; 8.359  ; 8.359  ; 8.359  ; 8.359  ;
; Address[7] ; DataOut[1]  ; 8.650  ; 8.650  ; 8.650  ; 8.650  ;
; Address[7] ; DataOut[2]  ; 7.916  ; 7.916  ; 7.916  ; 7.916  ;
; Address[7] ; DataOut[3]  ; 8.467  ; 8.467  ; 8.467  ; 8.467  ;
; Address[7] ; DataOut[4]  ; 7.761  ; 7.761  ; 7.761  ; 7.761  ;
; Address[7] ; DataOut[5]  ; 8.574  ; 8.574  ; 8.574  ; 8.574  ;
; Address[7] ; DataOut[6]  ; 8.399  ; 8.399  ; 8.399  ; 8.399  ;
; Address[7] ; DataOut[7]  ; 8.126  ; 8.126  ; 8.126  ; 8.126  ;
; Address[7] ; DataOut[8]  ; 8.627  ; 8.627  ; 8.627  ; 8.627  ;
; Address[7] ; DataOut[9]  ; 8.667  ; 8.667  ; 8.667  ; 8.667  ;
; Address[7] ; DataOut[10] ; 8.240  ; 8.240  ; 8.240  ; 8.240  ;
; Address[7] ; DataOut[11] ; 8.925  ; 8.925  ; 8.925  ; 8.925  ;
; Address[7] ; DataOut[12] ; 8.334  ; 8.334  ; 8.334  ; 8.334  ;
; Address[7] ; DataOut[13] ; 8.682  ; 8.682  ; 8.682  ; 8.682  ;
; Address[7] ; DataOut[14] ; 8.258  ; 8.258  ; 8.258  ; 8.258  ;
; Address[7] ; DataOut[15] ; 8.603  ; 8.603  ; 8.603  ; 8.603  ;
; Address[7] ; DataOut[16] ; 8.165  ; 8.165  ; 8.165  ; 8.165  ;
; Address[7] ; DataOut[17] ; 8.655  ; 8.655  ; 8.655  ; 8.655  ;
; Address[7] ; DataOut[18] ; 8.520  ; 8.520  ; 8.520  ; 8.520  ;
; Address[7] ; DataOut[19] ; 8.893  ; 8.893  ; 8.893  ; 8.893  ;
; Address[7] ; DataOut[20] ; 8.603  ; 8.603  ; 8.603  ; 8.603  ;
; Address[7] ; DataOut[21] ; 8.346  ; 8.346  ; 8.346  ; 8.346  ;
; Address[7] ; DataOut[22] ; 8.331  ; 8.331  ; 8.331  ; 8.331  ;
; Address[7] ; DataOut[23] ; 8.373  ; 8.373  ; 8.373  ; 8.373  ;
; Address[7] ; DataOut[24] ; 8.690  ; 8.690  ; 8.690  ; 8.690  ;
; Address[7] ; DataOut[25] ; 8.332  ; 8.332  ; 8.332  ; 8.332  ;
; Address[7] ; DataOut[26] ; 8.116  ; 8.116  ; 8.116  ; 8.116  ;
; Address[7] ; DataOut[27] ; 8.374  ; 8.374  ; 8.374  ; 8.374  ;
; Address[7] ; DataOut[28] ; 8.128  ; 8.128  ; 8.128  ; 8.128  ;
; Address[7] ; DataOut[29] ; 8.738  ; 8.738  ; 8.738  ; 8.738  ;
; Address[7] ; DataOut[30] ; 8.626  ; 8.626  ; 8.626  ; 8.626  ;
; Address[7] ; DataOut[31] ; 8.540  ; 8.540  ; 8.540  ; 8.540  ;
; Address[8] ; DataOut[0]  ; 12.298 ; 12.298 ; 12.298 ; 12.298 ;
; Address[8] ; DataOut[1]  ; 9.890  ; 9.890  ; 9.890  ; 9.890  ;
; Address[8] ; DataOut[2]  ; 11.222 ; 11.222 ; 11.222 ; 11.222 ;
; Address[8] ; DataOut[3]  ; 10.218 ; 10.218 ; 10.218 ; 10.218 ;
; Address[8] ; DataOut[4]  ; 11.106 ; 11.106 ; 11.106 ; 11.106 ;
; Address[8] ; DataOut[5]  ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; Address[8] ; DataOut[6]  ; 12.308 ; 12.308 ; 12.308 ; 12.308 ;
; Address[8] ; DataOut[7]  ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; Address[8] ; DataOut[8]  ; 11.373 ; 11.373 ; 11.373 ; 11.373 ;
; Address[8] ; DataOut[9]  ; 10.194 ; 10.194 ; 10.194 ; 10.194 ;
; Address[8] ; DataOut[10] ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; Address[8] ; DataOut[11] ; 11.112 ; 11.112 ; 11.112 ; 11.112 ;
; Address[8] ; DataOut[12] ; 11.106 ; 11.106 ; 11.106 ; 11.106 ;
; Address[8] ; DataOut[13] ; 12.328 ; 12.328 ; 12.328 ; 12.328 ;
; Address[8] ; DataOut[14] ; 11.932 ; 11.932 ; 11.932 ; 11.932 ;
; Address[8] ; DataOut[15] ; 11.118 ; 11.118 ; 11.118 ; 11.118 ;
; Address[8] ; DataOut[16] ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; Address[8] ; DataOut[17] ; 11.373 ; 11.373 ; 11.373 ; 11.373 ;
; Address[8] ; DataOut[18] ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; Address[8] ; DataOut[19] ; 9.920  ; 9.920  ; 9.920  ; 9.920  ;
; Address[8] ; DataOut[20] ; 10.178 ; 10.178 ; 10.178 ; 10.178 ;
; Address[8] ; DataOut[21] ; 10.679 ; 10.679 ; 10.679 ; 10.679 ;
; Address[8] ; DataOut[22] ; 11.108 ; 11.108 ; 11.108 ; 11.108 ;
; Address[8] ; DataOut[23] ; 10.679 ; 10.679 ; 10.679 ; 10.679 ;
; Address[8] ; DataOut[24] ; 10.204 ; 10.204 ; 10.204 ; 10.204 ;
; Address[8] ; DataOut[25] ; 11.106 ; 11.106 ; 11.106 ; 11.106 ;
; Address[8] ; DataOut[26] ; 11.246 ; 11.246 ; 11.246 ; 11.246 ;
; Address[8] ; DataOut[27] ; 10.699 ; 10.699 ; 10.699 ; 10.699 ;
; Address[8] ; DataOut[28] ; 12.229 ; 12.229 ; 12.229 ; 12.229 ;
; Address[8] ; DataOut[29] ; 11.122 ; 11.122 ; 11.122 ; 11.122 ;
; Address[8] ; DataOut[30] ; 10.188 ; 10.188 ; 10.188 ; 10.188 ;
; Address[8] ; DataOut[31] ; 10.218 ; 10.218 ; 10.218 ; 10.218 ;
; Address[9] ; DataOut[0]  ; 12.423 ; 12.423 ; 12.423 ; 12.423 ;
; Address[9] ; DataOut[1]  ; 10.015 ; 10.015 ; 10.015 ; 10.015 ;
; Address[9] ; DataOut[2]  ; 11.347 ; 11.347 ; 11.347 ; 11.347 ;
; Address[9] ; DataOut[3]  ; 10.343 ; 10.343 ; 10.343 ; 10.343 ;
; Address[9] ; DataOut[4]  ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; Address[9] ; DataOut[5]  ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Address[9] ; DataOut[6]  ; 12.433 ; 12.433 ; 12.433 ; 12.433 ;
; Address[9] ; DataOut[7]  ; 12.354 ; 12.354 ; 12.354 ; 12.354 ;
; Address[9] ; DataOut[8]  ; 11.498 ; 11.498 ; 11.498 ; 11.498 ;
; Address[9] ; DataOut[9]  ; 10.319 ; 10.319 ; 10.319 ; 10.319 ;
; Address[9] ; DataOut[10] ; 12.059 ; 12.059 ; 12.059 ; 12.059 ;
; Address[9] ; DataOut[11] ; 11.237 ; 11.237 ; 11.237 ; 11.237 ;
; Address[9] ; DataOut[12] ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; Address[9] ; DataOut[13] ; 12.453 ; 12.453 ; 12.453 ; 12.453 ;
; Address[9] ; DataOut[14] ; 12.057 ; 12.057 ; 12.057 ; 12.057 ;
; Address[9] ; DataOut[15] ; 11.243 ; 11.243 ; 11.243 ; 11.243 ;
; Address[9] ; DataOut[16] ; 11.371 ; 11.371 ; 11.371 ; 11.371 ;
; Address[9] ; DataOut[17] ; 11.498 ; 11.498 ; 11.498 ; 11.498 ;
; Address[9] ; DataOut[18] ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Address[9] ; DataOut[19] ; 10.045 ; 10.045 ; 10.045 ; 10.045 ;
; Address[9] ; DataOut[20] ; 10.303 ; 10.303 ; 10.303 ; 10.303 ;
; Address[9] ; DataOut[21] ; 10.804 ; 10.804 ; 10.804 ; 10.804 ;
; Address[9] ; DataOut[22] ; 11.233 ; 11.233 ; 11.233 ; 11.233 ;
; Address[9] ; DataOut[23] ; 10.804 ; 10.804 ; 10.804 ; 10.804 ;
; Address[9] ; DataOut[24] ; 10.329 ; 10.329 ; 10.329 ; 10.329 ;
; Address[9] ; DataOut[25] ; 11.231 ; 11.231 ; 11.231 ; 11.231 ;
; Address[9] ; DataOut[26] ; 11.371 ; 11.371 ; 11.371 ; 11.371 ;
; Address[9] ; DataOut[27] ; 10.824 ; 10.824 ; 10.824 ; 10.824 ;
; Address[9] ; DataOut[28] ; 12.354 ; 12.354 ; 12.354 ; 12.354 ;
; Address[9] ; DataOut[29] ; 11.247 ; 11.247 ; 11.247 ; 11.247 ;
; Address[9] ; DataOut[30] ; 10.313 ; 10.313 ; 10.313 ; 10.313 ;
; Address[9] ; DataOut[31] ; 10.343 ; 10.343 ; 10.343 ; 10.343 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Address[7] ; DataOut[0]  ; 3.876 ; 3.876 ; 3.876 ; 3.876 ;
; Address[7] ; DataOut[1]  ; 3.981 ; 3.981 ; 3.981 ; 3.981 ;
; Address[7] ; DataOut[2]  ; 3.616 ; 3.616 ; 3.616 ; 3.616 ;
; Address[7] ; DataOut[3]  ; 3.953 ; 3.953 ; 3.953 ; 3.953 ;
; Address[7] ; DataOut[4]  ; 3.620 ; 3.620 ; 3.620 ; 3.620 ;
; Address[7] ; DataOut[5]  ; 3.932 ; 3.932 ; 3.932 ; 3.932 ;
; Address[7] ; DataOut[6]  ; 3.902 ; 3.902 ; 3.902 ; 3.902 ;
; Address[7] ; DataOut[7]  ; 3.802 ; 3.802 ; 3.802 ; 3.802 ;
; Address[7] ; DataOut[8]  ; 3.985 ; 3.985 ; 3.985 ; 3.985 ;
; Address[7] ; DataOut[9]  ; 4.009 ; 4.009 ; 4.009 ; 4.009 ;
; Address[7] ; DataOut[10] ; 3.820 ; 3.820 ; 3.820 ; 3.820 ;
; Address[7] ; DataOut[11] ; 4.116 ; 4.116 ; 4.116 ; 4.116 ;
; Address[7] ; DataOut[12] ; 3.861 ; 3.861 ; 3.861 ; 3.861 ;
; Address[7] ; DataOut[13] ; 4.033 ; 4.033 ; 4.033 ; 4.033 ;
; Address[7] ; DataOut[14] ; 3.836 ; 3.836 ; 3.836 ; 3.836 ;
; Address[7] ; DataOut[15] ; 3.960 ; 3.960 ; 3.960 ; 3.960 ;
; Address[7] ; DataOut[16] ; 3.762 ; 3.762 ; 3.762 ; 3.762 ;
; Address[7] ; DataOut[17] ; 3.998 ; 3.998 ; 3.998 ; 3.998 ;
; Address[7] ; DataOut[18] ; 3.922 ; 3.922 ; 3.922 ; 3.922 ;
; Address[7] ; DataOut[19] ; 4.100 ; 4.100 ; 4.100 ; 4.100 ;
; Address[7] ; DataOut[20] ; 3.978 ; 3.978 ; 3.978 ; 3.978 ;
; Address[7] ; DataOut[21] ; 3.783 ; 3.783 ; 3.783 ; 3.783 ;
; Address[7] ; DataOut[22] ; 3.856 ; 3.856 ; 3.856 ; 3.856 ;
; Address[7] ; DataOut[23] ; 3.818 ; 3.818 ; 3.818 ; 3.818 ;
; Address[7] ; DataOut[24] ; 4.026 ; 4.026 ; 4.026 ; 4.026 ;
; Address[7] ; DataOut[25] ; 3.865 ; 3.865 ; 3.865 ; 3.865 ;
; Address[7] ; DataOut[26] ; 3.731 ; 3.731 ; 3.731 ; 3.731 ;
; Address[7] ; DataOut[27] ; 3.805 ; 3.805 ; 3.805 ; 3.805 ;
; Address[7] ; DataOut[28] ; 3.803 ; 3.803 ; 3.803 ; 3.803 ;
; Address[7] ; DataOut[29] ; 4.054 ; 4.054 ; 4.054 ; 4.054 ;
; Address[7] ; DataOut[30] ; 3.969 ; 3.969 ; 3.969 ; 3.969 ;
; Address[7] ; DataOut[31] ; 3.996 ; 3.996 ; 3.996 ; 3.996 ;
; Address[8] ; DataOut[0]  ; 6.067 ; 6.067 ; 6.067 ; 6.067 ;
; Address[8] ; DataOut[1]  ; 5.086 ; 5.086 ; 5.086 ; 5.086 ;
; Address[8] ; DataOut[2]  ; 5.575 ; 5.575 ; 5.575 ; 5.575 ;
; Address[8] ; DataOut[3]  ; 5.234 ; 5.234 ; 5.234 ; 5.234 ;
; Address[8] ; DataOut[4]  ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; Address[8] ; DataOut[5]  ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; Address[8] ; DataOut[6]  ; 6.077 ; 6.077 ; 6.077 ; 6.077 ;
; Address[8] ; DataOut[7]  ; 6.026 ; 6.026 ; 6.026 ; 6.026 ;
; Address[8] ; DataOut[8]  ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; Address[8] ; DataOut[9]  ; 5.216 ; 5.216 ; 5.216 ; 5.216 ;
; Address[8] ; DataOut[10] ; 5.914 ; 5.914 ; 5.914 ; 5.914 ;
; Address[8] ; DataOut[11] ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; Address[8] ; DataOut[12] ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; Address[8] ; DataOut[13] ; 6.097 ; 6.097 ; 6.097 ; 6.097 ;
; Address[8] ; DataOut[14] ; 5.913 ; 5.913 ; 5.913 ; 5.913 ;
; Address[8] ; DataOut[15] ; 5.627 ; 5.627 ; 5.627 ; 5.627 ;
; Address[8] ; DataOut[16] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[17] ; 5.727 ; 5.727 ; 5.727 ; 5.727 ;
; Address[8] ; DataOut[18] ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; Address[8] ; DataOut[19] ; 5.116 ; 5.116 ; 5.116 ; 5.116 ;
; Address[8] ; DataOut[20] ; 5.194 ; 5.194 ; 5.194 ; 5.194 ;
; Address[8] ; DataOut[21] ; 5.384 ; 5.384 ; 5.384 ; 5.384 ;
; Address[8] ; DataOut[22] ; 5.617 ; 5.617 ; 5.617 ; 5.617 ;
; Address[8] ; DataOut[23] ; 5.384 ; 5.384 ; 5.384 ; 5.384 ;
; Address[8] ; DataOut[24] ; 5.226 ; 5.226 ; 5.226 ; 5.226 ;
; Address[8] ; DataOut[25] ; 5.619 ; 5.619 ; 5.619 ; 5.619 ;
; Address[8] ; DataOut[26] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[27] ; 5.404 ; 5.404 ; 5.404 ; 5.404 ;
; Address[8] ; DataOut[28] ; 6.026 ; 6.026 ; 6.026 ; 6.026 ;
; Address[8] ; DataOut[29] ; 5.637 ; 5.637 ; 5.637 ; 5.637 ;
; Address[8] ; DataOut[30] ; 5.204 ; 5.204 ; 5.204 ; 5.204 ;
; Address[8] ; DataOut[31] ; 5.234 ; 5.234 ; 5.234 ; 5.234 ;
; Address[9] ; DataOut[0]  ; 6.128 ; 6.128 ; 6.128 ; 6.128 ;
; Address[9] ; DataOut[1]  ; 5.147 ; 5.147 ; 5.147 ; 5.147 ;
; Address[9] ; DataOut[2]  ; 5.636 ; 5.636 ; 5.636 ; 5.636 ;
; Address[9] ; DataOut[3]  ; 5.295 ; 5.295 ; 5.295 ; 5.295 ;
; Address[9] ; DataOut[4]  ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; Address[9] ; DataOut[5]  ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; Address[9] ; DataOut[6]  ; 6.138 ; 6.138 ; 6.138 ; 6.138 ;
; Address[9] ; DataOut[7]  ; 6.087 ; 6.087 ; 6.087 ; 6.087 ;
; Address[9] ; DataOut[8]  ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; Address[9] ; DataOut[9]  ; 5.277 ; 5.277 ; 5.277 ; 5.277 ;
; Address[9] ; DataOut[10] ; 5.975 ; 5.975 ; 5.975 ; 5.975 ;
; Address[9] ; DataOut[11] ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; Address[9] ; DataOut[12] ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; Address[9] ; DataOut[13] ; 6.158 ; 6.158 ; 6.158 ; 6.158 ;
; Address[9] ; DataOut[14] ; 5.974 ; 5.974 ; 5.974 ; 5.974 ;
; Address[9] ; DataOut[15] ; 5.688 ; 5.688 ; 5.688 ; 5.688 ;
; Address[9] ; DataOut[16] ; 5.646 ; 5.646 ; 5.646 ; 5.646 ;
; Address[9] ; DataOut[17] ; 5.788 ; 5.788 ; 5.788 ; 5.788 ;
; Address[9] ; DataOut[18] ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; Address[9] ; DataOut[19] ; 5.177 ; 5.177 ; 5.177 ; 5.177 ;
; Address[9] ; DataOut[20] ; 5.255 ; 5.255 ; 5.255 ; 5.255 ;
; Address[9] ; DataOut[21] ; 5.445 ; 5.445 ; 5.445 ; 5.445 ;
; Address[9] ; DataOut[22] ; 5.678 ; 5.678 ; 5.678 ; 5.678 ;
; Address[9] ; DataOut[23] ; 5.445 ; 5.445 ; 5.445 ; 5.445 ;
; Address[9] ; DataOut[24] ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; Address[9] ; DataOut[25] ; 5.680 ; 5.680 ; 5.680 ; 5.680 ;
; Address[9] ; DataOut[26] ; 5.646 ; 5.646 ; 5.646 ; 5.646 ;
; Address[9] ; DataOut[27] ; 5.465 ; 5.465 ; 5.465 ; 5.465 ;
; Address[9] ; DataOut[28] ; 6.087 ; 6.087 ; 6.087 ; 6.087 ;
; Address[9] ; DataOut[29] ; 5.698 ; 5.698 ; 5.698 ; 5.698 ;
; Address[9] ; DataOut[30] ; 5.265 ; 5.265 ; 5.265 ; 5.265 ;
; Address[9] ; DataOut[31] ; 5.295 ; 5.295 ; 5.295 ; 5.295 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 43    ; 43   ;
; Unconstrained Input Port Paths  ; 196   ; 196  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 608   ; 608  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 24 17:47:40 2017
Info: Command: quartus_sta lab10 -c lab10
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab10.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.076      -132.864 Clock 
Info (332146): Worst-case hold slack is 2.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.786         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -662.111 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -93.440 Clock 
Info (332146): Worst-case hold slack is 2.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.321         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -641.380 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 312 megabytes
    Info: Processing ended: Wed May 24 17:47:41 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


