idle 400
###################################
# Read first part of PF header
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_id
rd hqm_pf_cfg_i.device_command
rd hqm_pf_cfg_i.device_status
###################################
# Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
###################################
# Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
###################################
# Enable PF memory operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command
###################################
# Setup FUNC_VF BAR to a base address of 0x00000003_xxxxxxxx
###################################
# 16 VFs
###################################
# Enable VF and VF memory operations
################################### 
###################################
# Initial values
 
# Setup LUTs
wr hqm_system_csr.dm_vf_vpp2pp[0]   0x000000c0
wr hqm_system_csr.dm_vf_vpp2pp[1]   0x000000c1
wr hqm_system_csr.dm_vf_vpp2pp[2]   0x000000c2
wr hqm_system_csr.dm_vf_vpp2pp[3]   0x000000c3
wr hqm_system_csr.dm_vf_vpp2pp[4]   0x000000c4
wr hqm_system_csr.dm_vf_vpp2pp[5]   0x000000c5
wr hqm_system_csr.dm_vf_vpp2pp[6]   0x000000c6
wr hqm_system_csr.dm_vf_vpp2pp[7]   0x000000c7
wr hqm_system_csr.dm_vf_vpp2pp[8]   0x000000c8
wr hqm_system_csr.dm_vf_vpp2pp[9]   0x000000c9
wr hqm_system_csr.dm_vf_vpp2pp[10]  0x000000ca
wr hqm_system_csr.dm_vf_vpp2pp[11]  0x000000cb
wr hqm_system_csr.dm_vf_vpp2pp[12]  0x000000cc
wr hqm_system_csr.dm_vf_vpp2pp[13]  0x000000cd
wr hqm_system_csr.dm_vf_vpp2pp[14]  0x000000ce
wr hqm_system_csr.dm_vf_vpp2pp[15]  0x000000cf
wr hqm_system_csr.dm_vf_vpp2pp[16]  0x000000d0
wr hqm_system_csr.dm_vf_vpp2pp[17]  0x000000d1
wr hqm_system_csr.dm_vf_vpp2pp[18]  0x000000d2
wr hqm_system_csr.dm_vf_vpp2pp[19]  0x000000d3
wr hqm_system_csr.dm_vf_vpp2pp[20]  0x000000d4
wr hqm_system_csr.dm_vf_vpp2pp[21]  0x000000d5
wr hqm_system_csr.dm_vf_vpp2pp[22]  0x000000d6
wr hqm_system_csr.dm_vf_vpp2pp[23]  0x000000d7
wr hqm_system_csr.dm_vf_vpp2pp[24]  0x000000d8
wr hqm_system_csr.dm_vf_vpp2pp[25]  0x000000d9
wr hqm_system_csr.dm_vf_vpp2pp[26]  0x000000da
wr hqm_system_csr.dm_vf_vpp2pp[27]  0x000000db
wr hqm_system_csr.dm_vf_vpp2pp[28]  0x000000dc
wr hqm_system_csr.dm_vf_vpp2pp[29]  0x000000dd
wr hqm_system_csr.dm_vf_vpp2pp[30]  0x000000de
wr hqm_system_csr.dm_vf_vpp2pp[31]  0x000000df
wr hqm_system_csr.dm_vf_vpp2pp[32]  0x000000e0
wr hqm_system_csr.dm_vf_vpp2pp[33]  0x000000e1
wr hqm_system_csr.dm_vf_vpp2pp[34]  0x000000e2
wr hqm_system_csr.dm_vf_vpp2pp[35]  0x000000e3
wr hqm_system_csr.dm_vf_vpp2pp[36]  0x000000e4
wr hqm_system_csr.dm_vf_vpp2pp[37]  0x000000e5
wr hqm_system_csr.dm_vf_vpp2pp[38]  0x000000e6
wr hqm_system_csr.dm_vf_vpp2pp[39]  0x000000e7
wr hqm_system_csr.dm_vf_vpp2pp[40]  0x000000e8
wr hqm_system_csr.dm_vf_vpp2pp[41]  0x000000e9
wr hqm_system_csr.dm_vf_vpp2pp[42]  0x000000ea
wr hqm_system_csr.dm_vf_vpp2pp[43]  0x000000eb
wr hqm_system_csr.dm_vf_vpp2pp[44]  0x000000ec
wr hqm_system_csr.dm_vf_vpp2pp[45]  0x000000ed
wr hqm_system_csr.dm_vf_vpp2pp[46]  0x000000ee
wr hqm_system_csr.dm_vf_vpp2pp[47]  0x000000ef
wr hqm_system_csr.dm_vf_vpp2pp[48]  0x000000f0
wr hqm_system_csr.dm_vf_vpp2pp[49]  0x000000f1
wr hqm_system_csr.dm_vf_vpp2pp[50]  0x000000f2
wr hqm_system_csr.dm_vf_vpp2pp[51]  0x000000f3
wr hqm_system_csr.dm_vf_vpp2pp[52]  0x000000f4
wr hqm_system_csr.dm_vf_vpp2pp[53]  0x000000f5
wr hqm_system_csr.dm_vf_vpp2pp[54]  0x000000f6
wr hqm_system_csr.dm_vf_vpp2pp[55]  0x000000f7
wr hqm_system_csr.dm_vf_vpp2pp[56]  0x000000f8
wr hqm_system_csr.dm_vf_vpp2pp[57]  0x000000f9
wr hqm_system_csr.dm_vf_vpp2pp[58]  0x000000fa
wr hqm_system_csr.dm_vf_vpp2pp[59]  0x000000fb
wr hqm_system_csr.dm_vf_vpp2pp[60]  0x000000fc
wr hqm_system_csr.dm_vf_vpp2pp[61]  0x000000fd
wr hqm_system_csr.dm_vf_vpp2pp[62]  0x000000fe
wr hqm_system_csr.dm_vf_vpp2pp[63]  0x000000ff
wr hqm_system_csr.dm_vf_vpp2pp[65]  0x000000c1
wr hqm_system_csr.dm_vf_vpp2pp[129] 0x000000c2
wr hqm_system_csr.dm_vf_vpp2pp[193] 0x000000c3
wr hqm_system_csr.dm_vf_vpp2pp[257] 0x000000c4
wr hqm_system_csr.dm_vf_vpp2pp[321] 0x000000c5
wr hqm_system_csr.dm_vf_vpp2pp[385] 0x000000c6
wr hqm_system_csr.dm_vf_vpp2pp[449] 0x000000c7
wr hqm_system_csr.dm_vf_vpp2pp[513] 0x000000c8
wr hqm_system_csr.dm_vf_vpp2pp[577] 0x000000c9
wr hqm_system_csr.dm_vf_vpp2pp[641] 0x000000ca
wr hqm_system_csr.dm_vf_vpp2pp[705] 0x000000cb
wr hqm_system_csr.dm_vf_vpp2pp[769] 0x000000cc
wr hqm_system_csr.dm_vf_vpp2pp[833] 0x000000cd
wr hqm_system_csr.dm_vf_vpp2pp[897] 0x000000ce
wr hqm_system_csr.dm_vf_vpp2pp[961] 0x000000cf
#
wr hqm_system_csr.dm_pp2vas[0]      0x00000020
wr hqm_system_csr.dm_pp2vas[1]      0x00000021
wr hqm_system_csr.dm_pp2vas[2]      0x00000022
wr hqm_system_csr.dm_pp2vas[3]      0x00000023
wr hqm_system_csr.dm_pp2vas[4]      0x00000024
wr hqm_system_csr.dm_pp2vas[5]      0x00000025
wr hqm_system_csr.dm_pp2vas[6]      0x00000026
wr hqm_system_csr.dm_pp2vas[7]      0x00000027
wr hqm_system_csr.dm_pp2vas[8]      0x00000028
wr hqm_system_csr.dm_pp2vas[9]      0x00000029
wr hqm_system_csr.dm_pp2vas[10]     0x0000002a
wr hqm_system_csr.dm_pp2vas[11]     0x0000002b
wr hqm_system_csr.dm_pp2vas[12]     0x0000002c
wr hqm_system_csr.dm_pp2vas[13]     0x0000002d
wr hqm_system_csr.dm_pp2vas[14]     0x0000002e
wr hqm_system_csr.dm_pp2vas[15]     0x0000002f
wr hqm_system_csr.dm_pp2vas[16]     0x00000030
wr hqm_system_csr.dm_pp2vas[17]     0x00000031
wr hqm_system_csr.dm_pp2vas[18]     0x00000032
wr hqm_system_csr.dm_pp2vas[19]     0x00000033
wr hqm_system_csr.dm_pp2vas[20]     0x00000034
wr hqm_system_csr.dm_pp2vas[21]     0x00000035
wr hqm_system_csr.dm_pp2vas[22]     0x00000036
wr hqm_system_csr.dm_pp2vas[23]     0x00000037
wr hqm_system_csr.dm_pp2vas[24]     0x00000038
wr hqm_system_csr.dm_pp2vas[25]     0x00000039
wr hqm_system_csr.dm_pp2vas[26]     0x0000003a
wr hqm_system_csr.dm_pp2vas[27]     0x0000003b
wr hqm_system_csr.dm_pp2vas[28]     0x0000003c
wr hqm_system_csr.dm_pp2vas[29]     0x0000003d
wr hqm_system_csr.dm_pp2vas[30]     0x0000003e
wr hqm_system_csr.dm_pp2vas[31]     0x0000003f
wr hqm_system_csr.dm_pp2vas[32]     0x00000020
wr hqm_system_csr.dm_pp2vas[33]     0x00000021
wr hqm_system_csr.dm_pp2vas[34]     0x00000022
wr hqm_system_csr.dm_pp2vas[35]     0x00000023
wr hqm_system_csr.dm_pp2vas[36]     0x00000024
wr hqm_system_csr.dm_pp2vas[37]     0x00000025
wr hqm_system_csr.dm_pp2vas[38]     0x00000026
wr hqm_system_csr.dm_pp2vas[39]     0x00000027
wr hqm_system_csr.dm_pp2vas[40]     0x00000028
wr hqm_system_csr.dm_pp2vas[41]     0x00000029
wr hqm_system_csr.dm_pp2vas[42]     0x0000002a
wr hqm_system_csr.dm_pp2vas[43]     0x0000002b
wr hqm_system_csr.dm_pp2vas[44]     0x0000002c
wr hqm_system_csr.dm_pp2vas[45]     0x0000002d
wr hqm_system_csr.dm_pp2vas[46]     0x0000002e
wr hqm_system_csr.dm_pp2vas[47]     0x0000002f
wr hqm_system_csr.dm_pp2vas[48]     0x00000030
wr hqm_system_csr.dm_pp2vas[49]     0x00000031
wr hqm_system_csr.dm_pp2vas[50]     0x00000032
wr hqm_system_csr.dm_pp2vas[51]     0x00000033
wr hqm_system_csr.dm_pp2vas[52]     0x00000034
wr hqm_system_csr.dm_pp2vas[53]     0x00000035
wr hqm_system_csr.dm_pp2vas[54]     0x00000036
wr hqm_system_csr.dm_pp2vas[55]     0x00000037
wr hqm_system_csr.dm_pp2vas[56]     0x00000038
wr hqm_system_csr.dm_pp2vas[57]     0x00000039
wr hqm_system_csr.dm_pp2vas[58]     0x0000003a
wr hqm_system_csr.dm_pp2vas[59]     0x0000003b
wr hqm_system_csr.dm_pp2vas[60]     0x0000003c
wr hqm_system_csr.dm_pp2vas[61]     0x0000003d
wr hqm_system_csr.dm_pp2vas[62]     0x0000003e
wr hqm_system_csr.dm_pp2vas[63]     0x0000003f
#
wr dm_vpa_unit.cfg_vpa_vas_is_pa[0] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[1] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[2] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[3] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[4] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[5] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[6] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[7] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[8] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[9] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[10] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[11] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[12] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[13] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[14] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[15] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[16] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[17] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[18] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[19] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[20] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[21] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[22] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[23] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[24] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[25] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[26] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[27] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[28] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[29] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[30] 1
wr dm_vpa_unit.cfg_vpa_vas_is_pa[31] 1
################################################
################################################
################################################
#
idle 100
#
###################################
###################################
# Test SAI DFX_UNTRUSTED_SAI
sai DFX_UNTRUSTED_SAI # write should fail
#
#FEATURE REGISTERS: when SAI (8'bit encoding : 8'h01, 8'h05, 8'h09, 8'h32): 
#1/ there is no write access to FEATURE regsiters
#2/ there is no read access to FEATURE registers also, all readout data should be 0x0
###################################
###################################
#
#
idle 100
#
#
#
#
#
idle 100
#
#
#     
  
rd hqm_system_csr.wb_sch_out_afull_agitate_control
wr hqm_system_csr.wb_sch_out_afull_agitate_control    0x0004
rd hqm_system_csr.wb_sch_out_afull_agitate_control    0x0000

rd hqm_system_csr.wb_dmv_hcw_afull_agitate_control
wr hqm_system_csr.wb_dmv_hcw_afull_agitate_control    0x0005
rd hqm_system_csr.wb_dmv_hcw_afull_agitate_control    0x0000

rd hqm_system_csr.wb_dmv_wdata_afull_agitate_control
wr hqm_system_csr.wb_dmv_wdata_afull_agitate_control  0x0006
rd hqm_system_csr.wb_dmv_wdata_afull_agitate_control  0x0000

rd hqm_system_csr.ig_cmpl_data_afull_agitate_control
wr hqm_system_csr.ig_cmpl_data_afull_agitate_control  0x0007
rd hqm_system_csr.ig_cmpl_data_afull_agitate_control  0x0000

rd hqm_system_csr.ig_cmpl_hdr_afull_agitate_control
wr hqm_system_csr.ig_cmpl_hdr_afull_agitate_control   0x0008
rd hqm_system_csr.ig_cmpl_hdr_afull_agitate_control   0x0000

rd hqm_system_csr.ig_hcw_enq_afull_agitate_control
wr hqm_system_csr.ig_hcw_enq_afull_agitate_control    0x0009
rd hqm_system_csr.ig_hcw_enq_afull_agitate_control    0x0000

rd hqm_system_csr.pptr_afull_agitate_control  
wr hqm_system_csr.pptr_afull_agitate_control  	      0x000a
rd hqm_system_csr.pptr_afull_agitate_control  	      0x0000
   
rd hqm_system_csr.sig_num_afull_agitate_control  
wr hqm_system_csr.sig_num_afull_agitate_control       0x000b
rd hqm_system_csr.sig_num_afull_agitate_control       0x0000

rd hqm_system_csr.pend_sig_afull_agitate_control 
wr hqm_system_csr.pend_sig_afull_agitate_control      0x000c
rd hqm_system_csr.pend_sig_afull_agitate_control      0x0000

rd hqm_system_csr.csr_data_afull_agitate_control 
wr hqm_system_csr.csr_data_afull_agitate_control      0x000d
rd hqm_system_csr.csr_data_afull_agitate_control      0x0000

rd hqm_system_csr.prim_cdc_ctl	
#wr hqm_system_csr.prim_cdc_ctl			      0x0010
#rd hqm_system_csr.prim_cdc_ctl			      0x0000
	      
rd hqm_system_csr.side_cdc_ctl	
#wr hqm_system_csr.side_cdc_ctl			      0x0011
#rd hqm_system_csr.side_cdc_ctl			      0x0000
	      
rd hqm_system_csr.iosfp_cgctl
wr hqm_system_csr.iosfp_cgctl			      0x0012
rd hqm_system_csr.iosfp_cgctl			      0x0000
		      
rd hqm_system_csr.iosfs_cgctl	
wr hqm_system_csr.iosfs_cgctl			      0x0013
rd hqm_system_csr.iosfs_cgctl			      0x0000
	      
rd hqm_system_csr.cfg_master_timeout	
wr hqm_system_csr.cfg_master_timeout		      0x0014
rd hqm_system_csr.cfg_master_timeout		      0x0000
      
rd hqm_system_csr.write_buffer_ctl 
wr hqm_system_csr.write_buffer_ctl 		      0x0015
rd hqm_system_csr.write_buffer_ctl 		      0x0000
	      
		      
rd hqm_system_csr.alarm_ctl
wr hqm_system_csr.alarm_ctl			      0x0008
rd hqm_system_csr.alarm_ctl			      0x0000
		      
rd hqm_system_csr.mmio_timeout
wr hqm_system_csr.mmio_timeout			      0x0019
rd hqm_system_csr.mmio_timeout			      0x0000
		      
rd hqm_system_csr.hcw_timeout
wr hqm_system_csr.hcw_timeout			      0x001a
rd hqm_system_csr.hcw_timeout			      0x0000
		      
rd hqm_system_csr.ingress_ctl
wr hqm_system_csr.ingress_ctl			      0x001b
rd hqm_system_csr.ingress_ctl			      0x0000
		      
rd hqm_system_csr.egress_ctl
wr hqm_system_csr.egress_ctl			      0x001c
rd hqm_system_csr.egress_ctl			      0x0000
		      
rd hqm_system_csr.hcw_enq_fifo_ctl 
wr hqm_system_csr.hcw_enq_fifo_ctl 		      0x001d
rd hqm_system_csr.hcw_enq_fifo_ctl 		      0x0000
	      
rd hqm_system_csr.pptr_data_fifo_ctl
wr hqm_system_csr.pptr_data_fifo_ctl		      0x0020
rd hqm_system_csr.pptr_data_fifo_ctl		      0x0000
	      
rd hqm_system_csr.dmv_wdata_fifo_ctl
wr hqm_system_csr.dmv_wdata_fifo_ctl		      0x0001
rd hqm_system_csr.dmv_wdata_fifo_ctl		      0x0000
	      
rd hqm_system_csr.dmv_hcw_fifo_ctl
wr hqm_system_csr.dmv_hcw_fifo_ctl		      0x0022
rd hqm_system_csr.dmv_hcw_fifo_ctl		      0x0000
 	      
rd hqm_system_csr.sch_out_fifo_ctl 
wr hqm_system_csr.sch_out_fifo_ctl 		      0x0023
rd hqm_system_csr.sch_out_fifo_ctl 		      0x0000
	      
rd hqm_system_csr.cmpl_hdr_fifo_ctl
wr hqm_system_csr.cmpl_hdr_fifo_ctl		      0x0004
rd hqm_system_csr.cmpl_hdr_fifo_ctl		      0x0000
	      
rd hqm_system_csr.cmpl_data_fifo_ctl
wr hqm_system_csr.cmpl_data_fifo_ctl		      0x0005
rd hqm_system_csr.cmpl_data_fifo_ctl		      0x0000
	      
	      
rd hqm_system_csr.ri_phdr_fifo_ctl 
wr hqm_system_csr.ri_phdr_fifo_ctl 		      0x000b
rd hqm_system_csr.ri_phdr_fifo_ctl 		      0x0000
	      
rd hqm_system_csr.ri_pdata_fifo_ctl
wr hqm_system_csr.ri_pdata_fifo_ctl		      0x000c
rd hqm_system_csr.ri_pdata_fifo_ctl		      0x0000
	      
rd hqm_system_csr.ri_nphdr_fifo_ctl
wr hqm_system_csr.ri_nphdr_fifo_ctl		      0x000d
rd hqm_system_csr.ri_nphdr_fifo_ctl		      0x0000
	      
rd hqm_system_csr.ri_npdata_fifo_ctl
wr hqm_system_csr.ri_npdata_fifo_ctl		      0x0000
rd hqm_system_csr.ri_npdata_fifo_ctl		      0x0000
	      
rd hqm_system_csr.ri_cmplhdr_fifo_ctl
wr hqm_system_csr.ri_cmplhdr_fifo_ctl		      0x0031
rd hqm_system_csr.ri_cmplhdr_fifo_ctl		      0x0000
	      
rd hqm_system_csr.ri_cmpldata_fifo_ctl
wr hqm_system_csr.ri_cmpldata_fifo_ctl		      0x0032
rd hqm_system_csr.ri_cmpldata_fifo_ctl		      0x0000
	      
rd hqm_system_csr.ri_ioq_fifo_ctl 
wr hqm_system_csr.ri_ioq_fifo_ctl 		      0x0033
rd hqm_system_csr.ri_ioq_fifo_ctl 		      0x0000
  	      
	      
      
#more new HQM_FEATURE regsiters
rd hqm_system_csr.al_cwd_alarm_db_agitate_control
wr hqm_system_csr.al_cwd_alarm_db_agitate_control		      0x0038
rd hqm_system_csr.al_cwd_alarm_db_agitate_control		      0x0000

rd hqm_system_csr.al_dmv_alarm_db_agitate_control
wr hqm_system_csr.al_dmv_alarm_db_agitate_control		      0x0039
rd hqm_system_csr.al_dmv_alarm_db_agitate_control		      0x0000

rd hqm_system_csr.al_hqm_alarm_db_agitate_control	
wr hqm_system_csr.al_hqm_alarm_db_agitate_control		      0x003a
rd hqm_system_csr.al_hqm_alarm_db_agitate_control		      0x0000


rd hqm_system_csr.ecc_ctl	
wr hqm_system_csr.ecc_ctl		      0x003c
rd hqm_system_csr.ecc_ctl		      0x0000

rd hqm_system_csr.eg_dmv_enq_w_db_agitate_control	
wr hqm_system_csr.eg_dmv_enq_w_db_agitate_control		      0x003d
rd hqm_system_csr.eg_dmv_enq_w_db_agitate_control		      0x0000

rd hqm_system_csr.eg_hcw_sched_db_agitate_control	
wr hqm_system_csr.eg_hcw_sched_db_agitate_control		      0x003e
rd hqm_system_csr.eg_hcw_sched_db_agitate_control		      0x0000

rd hqm_system_csr.eg_push_ptr_aw_db_agitate_control	
wr hqm_system_csr.eg_push_ptr_aw_db_agitate_control		      0x003f
rd hqm_system_csr.eg_push_ptr_aw_db_agitate_control		      0x0000

rd hqm_system_csr.ig_dmv_r_db_agitate_control
wr hqm_system_csr.ig_dmv_r_db_agitate_control         0x0046
rd hqm_system_csr.ig_dmv_r_db_agitate_control	      0x0000

rd hqm_system_csr.ig_hcw_enq_aw_db_agitate_control	
wr hqm_system_csr.ig_hcw_enq_aw_db_agitate_control		      0x0047
rd hqm_system_csr.ig_hcw_enq_aw_db_agitate_control		      0x0000

rd hqm_system_csr.ig_hcw_enq_w_db_agitate_control	
wr hqm_system_csr.ig_hcw_enq_w_db_agitate_control		      0x0048
rd hqm_system_csr.ig_hcw_enq_w_db_agitate_control		      0x0000

rd hqm_system_csr.parity_ctl	
wr hqm_system_csr.parity_ctl		      0x0049
rd hqm_system_csr.parity_ctl		      0x0000




#not in HQM_FEATURE list
rd hqm_system_csr.smon_ctl
wr hqm_system_csr.smon_ctl			      0x0038
rd hqm_system_csr.smon_ctl			      0x0000
 		      
rd hqm_system_csr.aw_smon_configuration1[0]
wr hqm_system_csr.aw_smon_configuration1[0]	      0x0039
rd hqm_system_csr.aw_smon_configuration1[0]	      0x0000
	      
rd hqm_system_csr.aw_smon_compare0[0]
wr hqm_system_csr.aw_smon_compare0[0]		      0x003a
rd hqm_system_csr.aw_smon_compare0[0]		      0x0000
 	      
rd hqm_system_csr.aw_smon_compare1[0]
wr hqm_system_csr.aw_smon_compare1[0]		      0x003b
rd hqm_system_csr.aw_smon_compare1[0]		      0x0000
	      
rd hqm_system_csr.aw_smon_activitycounter0[0]
wr hqm_system_csr.aw_smon_activitycounter0[0]	      0x003c
rd hqm_system_csr.aw_smon_activitycounter0[0]	      0x0000
      
rd hqm_system_csr.aw_smon_activitycounter1[0]
wr hqm_system_csr.aw_smon_activitycounter1[0]	      0x003d
rd hqm_system_csr.aw_smon_activitycounter1[0]	      0x0000
 
      
rd hqm_system_csr.aw_smon_timer[0]
wr hqm_system_csr.aw_smon_timer[0]		      0x003e
rd hqm_system_csr.aw_smon_timer[0]		      0x0000
	      
rd hqm_system_csr.aw_smon_maximum_timer[0]
wr hqm_system_csr.aw_smon_maximum_timer[0]	      0x003f
rd hqm_system_csr.aw_smon_maximum_timer[0]	      0x0000
      
rd hqm_system_csr.aw_smon_comp_mask0[0]
wr hqm_system_csr.aw_smon_comp_mask0[0] 	      0x00ff
rd hqm_system_csr.aw_smon_comp_mask0[0] 	      0x00000000
	      
rd hqm_system_csr.aw_smon_comp_mask1[0] 	
wr hqm_system_csr.aw_smon_comp_mask1[0] 	      0x00ee
rd hqm_system_csr.aw_smon_comp_mask1[0] 	      0x00000000

################################################
################################################
################################################
#
#
idle 100
#
#
#
rd dm_cmd_unit.cfg_cmd_control_general0 
wr dm_cmd_unit.cfg_cmd_control_general0 0x0000 
rd dm_cmd_unit.cfg_cmd_control_general0 0x0000 
	      
rd dm_cmd_unit.cfg_cmd_control_general1 
wr dm_cmd_unit.cfg_cmd_control_general1 0x0001
rd dm_cmd_unit.cfg_cmd_control_general1 0x0000 
	      
rd dm_cmd_unit.cfg_cmd_control_diagnostic0
wr dm_cmd_unit.cfg_cmd_control_diagnostic0 0x0002
rd dm_cmd_unit.cfg_cmd_control_diagnostic0 0x0000
    
rd dm_cmd_unit.cfg_cmd_control_diagnostic1
wr dm_cmd_unit.cfg_cmd_control_diagnostic1 0x0003
rd dm_cmd_unit.cfg_cmd_control_diagnostic1 0x0000
	      
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_sdsc_cmd
wr dm_cmd_unit.cfg_cmd_fifo_wmstat_sdsc_cmd 0x1004
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_sdsc_cmd 0x0000
	      
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_sdsc_pa
wr dm_cmd_unit.cfg_cmd_fifo_wmstat_sdsc_pa 0x1005
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_sdsc_pa 0x0000
	      
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_hcw_v2p_req  
wr dm_cmd_unit.cfg_cmd_fifo_wmstat_hcw_v2p_req 0x1006  
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_hcw_v2p_req 0x0000  
      
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_sdsc_v2p_req  
wr dm_cmd_unit.cfg_cmd_fifo_wmstat_sdsc_v2p_req 0x1007  
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_sdsc_v2p_req 0x0000  
     
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_v2p_rsp
wr dm_cmd_unit.cfg_cmd_fifo_wmstat_v2p_rsp 0x1008
rd dm_cmd_unit.cfg_cmd_fifo_wmstat_v2p_rsp 0x0000
#
#
idle 100
#
#
#	      
rd dm_mem_unit.cfg_mem_control_smon
wr dm_mem_unit.cfg_mem_control_smon 0x10
rd dm_mem_unit.cfg_mem_control_smon 0x0000
		      
rd dm_mem_unit.cfg_mem_fifo_wmstat_mri_arreq
wr dm_mem_unit.cfg_mem_fifo_wmstat_mri_arreq  0x1011
rd dm_mem_unit.cfg_mem_fifo_wmstat_mri_arreq  0x0000
	      
rd dm_mem_unit.cfg_mem_fifo_wmstat_mri_rdata
wr dm_mem_unit.cfg_mem_fifo_wmstat_mri_rdata  0x1012
rd dm_mem_unit.cfg_mem_fifo_wmstat_mri_rdata  0x0000
	      
rd dm_mem_unit.cfg_mem_fifo_wmstat_swi_req
wr dm_mem_unit.cfg_mem_fifo_wmstat_swi_req  0x1013
rd dm_mem_unit.cfg_mem_fifo_wmstat_swi_req  0x0000
	      
rd dm_mem_unit.cfg_mem_fifo_wmstat_swi_wdata
wr dm_mem_unit.cfg_mem_fifo_wmstat_swi_wdata  0x1014
rd dm_mem_unit.cfg_mem_fifo_wmstat_swi_wdata  0x0000
#
#
idle 100
#
#
#	      
rd dm_ing_unit.cfg_ing_control_general	     
wr dm_ing_unit.cfg_ing_control_general	    0x20
rd dm_ing_unit.cfg_ing_control_general	    0x00000000
  	      
rd dm_ing_unit.cfg_ing_job_number_limit     
wr dm_ing_unit.cfg_ing_job_number_limit     0x21
rd dm_ing_unit.cfg_ing_job_number_limit     0x00
 	      
rd dm_ing_unit.cfg_ing_fifo_wmstat_cmd_jsi
wr dm_ing_unit.cfg_ing_fifo_wmstat_cmd_jsi  0x1022
rd dm_ing_unit.cfg_ing_fifo_wmstat_cmd_jsi  0x0000
#
#
idle 100
#
#
#	      
rd dm_vpa_unit.cfg_vpa_control_general
wr dm_vpa_unit.cfg_vpa_control_general   0x23
rd dm_vpa_unit.cfg_vpa_control_general   0x00
#
#
idle 100
#
#
#  	      
#rd dm_hbm_unit.cfg_hbm_control_general  
#wr dm_hbm_unit.cfg_hbm_control_general    0x30
#rd dm_hbm_unit.cfg_hbm_control_general    0x00000000
	      
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_prefetch_blk_req  
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_prefetch_blk_req  0x1031
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_prefetch_blk_req  0x0000
 
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_blk_pfet_req 
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_blk_pfet_req      0x1032
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_blk_pfet_req      0x0000
      
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_3 
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_3   0x1033
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_3   0x0000
   
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_2
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_2   0x1034
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_2   0x0000
    
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_1 
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_1   0x1035
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_1   0x0000
   
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_0 
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_0   0x1036
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_data_rsp_0   0x0000
   
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_jn_rsp 
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_jn_rsp       0x1037
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_caal_jn_rsp       0x0000
       
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_hptr_update 
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_hptr_update       0x5038
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_hptr_update       0x0000
       
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_dma_arb_pop_req 
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_dma_arb_pop_req   0x1039
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_dma_arb_pop_req   0x0000
   
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_dma_blk_pfet_cmp  
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_dma_blk_pfet_cmp  0x103a
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_dma_blk_pfet_cmp  0x0000
 
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_dma_blk_alloc_req 
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_dma_blk_alloc_req 0x103b
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_dma_blk_alloc_req 0x0000
 
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_tptr_update_req 
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_tptr_update_req   0x103c
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_tptr_update_req   0x0000
   
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_vpa_rsp
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_vpa_rsp	     0x103d
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_vpa_rsp	     0x0000
	      
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_va_save
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_va_save	     0x103e
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_va_save	     0x0000
	      
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_vpa_req
wr dm_hbm_unit.cfg_hbm_fifo_wmstat_vpa_req	     0x103f
rd dm_hbm_unit.cfg_hbm_fifo_wmstat_vpa_req	     0x0000
#
#
idle 100
#
#
#	      
rd dm_dma_unit.cfg_dma_control_debug
wr dm_dma_unit.cfg_dma_control_debug		     0x40
rd dm_dma_unit.cfg_dma_control_debug		     0x0000
		      
rd dm_dma_unit.cfg_dma_control_general  
wr dm_dma_unit.cfg_dma_control_general  	     0x41
rd dm_dma_unit.cfg_dma_control_general  	     0x00000000
	      
rd dm_dma_unit.cfg_dma_fifo_wmstat_start_job
wr dm_dma_unit.cfg_dma_fifo_wmstat_start_job	     0x1042
rd dm_dma_unit.cfg_dma_fifo_wmstat_start_job	     0x0000
	      
rd dm_dma_unit.cfg_dma_fifo_wmstat_dma_xfer_cmp 
wr dm_dma_unit.cfg_dma_fifo_wmstat_dma_xfer_cmp      0x1043
rd dm_dma_unit.cfg_dma_fifo_wmstat_dma_xfer_cmp      0x0000
      
rd dm_dma_unit.cfg_dma_fifo_wmstat_dma_xfer_req 
wr dm_dma_unit.cfg_dma_fifo_wmstat_dma_xfer_req      0x1044
rd dm_dma_unit.cfg_dma_fifo_wmstat_dma_xfer_req      0x0000
      
rd dm_dma_unit.cfg_dma_fifo_wmstat_new_src_cmd
wr dm_dma_unit.cfg_dma_fifo_wmstat_new_src_cmd	     0x1045
rd dm_dma_unit.cfg_dma_fifo_wmstat_new_src_cmd	     0x0000
        
rd dm_dma_unit.cfg_dma_fifo_wmstat_nxt_src_cmd
wr dm_dma_unit.cfg_dma_fifo_wmstat_nxt_src_cmd	     0x1046
rd dm_dma_unit.cfg_dma_fifo_wmstat_nxt_src_cmd	     0x0000
        
rd dm_dma_unit.cfg_dma_fifo_wmstat_sda_desc_pa 
wr dm_dma_unit.cfg_dma_fifo_wmstat_sda_desc_pa       0x1047
rd dm_dma_unit.cfg_dma_fifo_wmstat_sda_desc_pa       0x0000
       
rd dm_dma_unit.cfg_dma_fifo_wmstat_wbi_va_len	
wr dm_dma_unit.cfg_dma_fifo_wmstat_wbi_va_len	     0x1048
rd dm_dma_unit.cfg_dma_fifo_wmstat_wbi_va_len	     0x0000
      
rd dm_dma_unit.cfg_dma_fifo_wmstat_hbm_dsc_alloc_req 
wr dm_dma_unit.cfg_dma_fifo_wmstat_hbm_dsc_alloc_req  0x1049
rd dm_dma_unit.cfg_dma_fifo_wmstat_hbm_dsc_alloc_req  0x0000
 
rd dm_dma_unit.cfg_dma_fifo_wmstat_hbm_blk_alloc_req  
wr dm_dma_unit.cfg_dma_fifo_wmstat_hbm_blk_alloc_req  0x104a
rd dm_dma_unit.cfg_dma_fifo_wmstat_hbm_blk_alloc_req  0x0000

rd dm_dma_unit.cfg_dma_fifo_wmstat_hbm_dsc_pop_req  
wr dm_dma_unit.cfg_dma_fifo_wmstat_hbm_dsc_pop_req    0x104b
rd dm_dma_unit.cfg_dma_fifo_wmstat_hbm_dsc_pop_req    0x0000
  
rd dm_dma_unit.cfg_dma_fifo_wmstat_hbm_blk_pop_req 
wr dm_dma_unit.cfg_dma_fifo_wmstat_hbm_blk_pop_req    0x104c
rd dm_dma_unit.cfg_dma_fifo_wmstat_hbm_blk_pop_req    0x0000
   
rd dm_dma_unit.cfg_dma_fifo_wmstat_src_mfifo_pop_req  
wr dm_dma_unit.cfg_dma_fifo_wmstat_src_mfifo_pop_req  0x104d
rd dm_dma_unit.cfg_dma_fifo_wmstat_src_mfifo_pop_req  0x0000

rd dm_dma_unit.cfg_dma_fifo_wmstat_src_mfifo_pop_rsp
wr dm_dma_unit.cfg_dma_fifo_wmstat_src_mfifo_pop_rsp  0x104e
rd dm_dma_unit.cfg_dma_fifo_wmstat_src_mfifo_pop_rsp  0x0000
  
rd dm_dma_unit.cfg_dma_fifo_wmstat_src_cmd_req  
wr dm_dma_unit.cfg_dma_fifo_wmstat_src_cmd_req        0x104f
rd dm_dma_unit.cfg_dma_fifo_wmstat_src_cmd_req        0x0000
#
#
idle 100
#
#
#
rd dm_cmp_unit.cfg_cmp_control_general
wr dm_cmp_unit.cfg_cmp_control_general		      0x50
rd dm_cmp_unit.cfg_cmp_control_general		      0x0000
  	      
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_cmp_arb
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_cmp_arb	      0x1051
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_cmp_arb	      0x0000
	      
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_dma_jobinfo   
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_dma_jobinfo        0x1052
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_dma_jobinfo        0x0000
     
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_nop_done	
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_nop_done	      0x1053
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_nop_done	      0x0000
      
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_ncw	      
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_send_ncw	      0x1054
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_ncw	      0x0000
	      
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_ncw_d	      
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_send_ncw_d	      0x1055
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_ncw_d	      0x0000
	      
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_ncw_a	      
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_send_ncw_a	      0x1056
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_ncw_a	      0x0000
	      
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_hcw_d	      
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_send_hcw_d	      0x1057
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_hcw_d	      0x0000
      
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_hcw_cq 
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_send_hcw_cq        0x1058
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_send_hcw_cq        0x0000
       
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_ddesc_d
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_ddesc_d	      0x1059
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_ddesc_d	      0x0000
	      
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_ddesc_a
wr dm_cmp_unit.cfg_cmp_fifo_wmstat_ddesc_a	      0x105a
rd dm_cmp_unit.cfg_cmp_fifo_wmstat_ddesc_a	      0x0000

#
#
idle 100
#
#
#
#cfg_arb_weight_ldb_issue_0 is not a feature register	      
#rd list_sel_pipe.cfg_arb_weight_ldb_issue_0 
#wr list_sel_pipe.cfg_arb_weight_ldb_issue_0 	      0x60
#rd list_sel_pipe.cfg_arb_weight_ldb_issue_0 	      0x00000000
 
#cfg_arb_weight_dir_qid is not a feature register	
#rd list_sel_pipe.cfg_arb_weight_dir_qid   
#wr list_sel_pipe.cfg_arb_weight_dir_qid   	      0x61
#rd list_sel_pipe.cfg_arb_weight_dir_qid   	      0x0000
   
rd list_sel_pipe.cfg_control_general_0 
wr list_sel_pipe.cfg_control_general_0  	      0x62
rd list_sel_pipe.cfg_control_general_0  	      0x0000
      
rd list_sel_pipe.cfg_control_general_1 
wr list_sel_pipe.cfg_control_general_1  	      0x63
rd list_sel_pipe.cfg_control_general_1  	      0x0000
      
rd list_sel_pipe.cfg_control_general_2  
wr list_sel_pipe.cfg_control_general_2  	      0x64
rd list_sel_pipe.cfg_control_general_2  	      0x0000
     
rd list_sel_pipe.cfg_control_pipeline_credits
wr list_sel_pipe.cfg_control_pipeline_credits	      0x65
rd list_sel_pipe.cfg_control_pipeline_credits	      0x0000

rd list_sel_pipe.cfg_fifo_wmstat_atm_cmp_if  
wr list_sel_pipe.cfg_fifo_wmstat_atm_cmp_if  	      0x1066
rd list_sel_pipe.cfg_fifo_wmstat_atm_cmp_if  	      0x0000

rd list_sel_pipe.cfg_fifo_wmstat_nalb_sel_nalb_if
wr list_sel_pipe.cfg_fifo_wmstat_nalb_sel_nalb_if     0x1067
rd list_sel_pipe.cfg_fifo_wmstat_nalb_sel_nalb_if     0x0000

rd list_sel_pipe.cfg_fifo_wmstat_enq_nalb_if 
wr list_sel_pipe.cfg_fifo_wmstat_enq_nalb_if 	      0x5068
rd list_sel_pipe.cfg_fifo_wmstat_enq_nalb_if 	      0x0000

rd list_sel_pipe.cfg_fifo_wmstat_ldb_token_rtn_if
wr list_sel_pipe.cfg_fifo_wmstat_ldb_token_rtn_if     0x1069
rd list_sel_pipe.cfg_fifo_wmstat_ldb_token_rtn_if     0x0000

rd list_sel_pipe.cfg_fifo_wmstat_rop_ord_cmp_if
wr list_sel_pipe.cfg_fifo_wmstat_rop_ord_cmp_if       0x106a
rd list_sel_pipe.cfg_fifo_wmstat_rop_ord_cmp_if       0x0000

rd list_sel_pipe.cfg_fifo_wmstat_uno_atm_cmp_if
wr list_sel_pipe.cfg_fifo_wmstat_uno_atm_cmp_if       0x106b
rd list_sel_pipe.cfg_fifo_wmstat_uno_atm_cmp_if       0x0000

rd list_sel_pipe.cfg_fifo_wmstat_nalb_cmp_if 
wr list_sel_pipe.cfg_fifo_wmstat_nalb_cmp_if 	      0x106c
rd list_sel_pipe.cfg_fifo_wmstat_nalb_cmp_if 	      0x0000
#
#
idle 100
#
#
#
rd direct_pipe.cfg_control_general
wr direct_pipe.cfg_control_general		       0x1070
rd direct_pipe.cfg_control_general		       0x0000
	      
rd direct_pipe.cfg_control_pipeline_credits  
wr direct_pipe.cfg_control_pipeline_credits  	       0x1071
rd direct_pipe.cfg_control_pipeline_credits  	       0x0000 

rd direct_pipe.cfg_fifo_wmstat_rop_dp_enq_ro_if
wr direct_pipe.cfg_fifo_wmstat_rop_dp_enq_ro_if        0x1072
rd direct_pipe.cfg_fifo_wmstat_rop_dp_enq_ro_if        0x0000

rd direct_pipe.cfg_fifo_wmstat_rop_dp_enq_dir_if
wr direct_pipe.cfg_fifo_wmstat_rop_dp_enq_dir_if       0x1073
rd direct_pipe.cfg_fifo_wmstat_rop_dp_enq_dir_if       0x0000

#rd direct_pipe.cfg_fifo_wmstat_rop_dp_enq_rorply_if 
#wr direct_pipe.cfg_fifo_wmstat_rop_dp_enq_rorply_if    0x1074
#rd direct_pipe.cfg_fifo_wmstat_rop_dp_enq_rorply_if    0x0000

rd direct_pipe.cfg_fifo_wmstat_lsp_dp_sch_dir_if
wr direct_pipe.cfg_fifo_wmstat_lsp_dp_sch_dir_if       0x1075
rd direct_pipe.cfg_fifo_wmstat_lsp_dp_sch_dir_if       0x0000

rd direct_pipe.cfg_fifo_wmstat_lsp_dp_sch_rorply_if 
wr direct_pipe.cfg_fifo_wmstat_lsp_dp_sch_rorply_if    0x1076
rd direct_pipe.cfg_fifo_wmstat_lsp_dp_sch_rorply_if    0x0000

rd direct_pipe.cfg_fifo_wmstat_dp_dqed_if   
wr direct_pipe.cfg_fifo_wmstat_dp_dqed_if   	       0x1077
rd direct_pipe.cfg_fifo_wmstat_dp_dqed_if   	       0x0000
 
rd direct_pipe.cfg_fifo_wmstat_dp_lsp_enq_dir_if
wr direct_pipe.cfg_fifo_wmstat_dp_lsp_enq_dir_if       0x1078
rd direct_pipe.cfg_fifo_wmstat_dp_lsp_enq_dir_if       0x0000

rd direct_pipe.cfg_fifo_wmstat_dp_lsp_enq_rorply_if 
wr direct_pipe.cfg_fifo_wmstat_dp_lsp_enq_rorply_if    0x1079
rd direct_pipe.cfg_fifo_wmstat_dp_lsp_enq_rorply_if    0x0000
#
#
idle 100
#
#
#
rd qed_pipe.cfg_fifo_wmstat_rop_qed_dqed_enq_if
wr qed_pipe.cfg_fifo_wmstat_rop_qed_dqed_enq_if 	0x107e
rd qed_pipe.cfg_fifo_wmstat_rop_qed_dqed_enq_if 	0x0000

rd qed_pipe.cfg_fifo_wmstat_nalb_qed_if
wr qed_pipe.cfg_fifo_wmstat_nalb_qed_if 	        0x107f
rd qed_pipe.cfg_fifo_wmstat_nalb_qed_if 	        0x0000
      
rd qed_pipe.cfg_control_general
wr qed_pipe.cfg_control_general 			0x7e
rd qed_pipe.cfg_control_general 			0x0000
	      
rd qed_pipe.cfg_control_pipeline_credits 
wr qed_pipe.cfg_control_pipeline_credits 	        0x7f
rd qed_pipe.cfg_control_pipeline_credits 	        0x0000
#
#
idle 100
#
#
#    
rd nalb_pipe.cfg_control_general
wr nalb_pipe.cfg_control_general			 0x8
rd nalb_pipe.cfg_control_general			 0x0
	      
rd nalb_pipe.cfg_control_pipeline_credits   
wr nalb_pipe.cfg_control_pipeline_credits   		 0x81
rd nalb_pipe.cfg_control_pipeline_credits   		 0x00000000
 
rd nalb_pipe.cfg_fifo_wmstat_rop_nalb_enq_uno_ord_if
wr nalb_pipe.cfg_fifo_wmstat_rop_nalb_enq_uno_ord_if	 0x1082
rd nalb_pipe.cfg_fifo_wmstat_rop_nalb_enq_uno_ord_if	 0x0000

rd nalb_pipe.cfg_fifo_wmstat_rop_nalb_enq_ro_if
wr nalb_pipe.cfg_fifo_wmstat_rop_nalb_enq_ro_if 	 0x1083
rd nalb_pipe.cfg_fifo_wmstat_rop_nalb_enq_ro_if 	 0x0000

rd nalb_pipe.cfg_fifo_wmstat_lsp_nalb_sch_if 
wr nalb_pipe.cfg_fifo_wmstat_lsp_nalb_sch_if 		 0x1084
rd nalb_pipe.cfg_fifo_wmstat_lsp_nalb_sch_if 		 0x0000

rd nalb_pipe.cfg_fifo_wmstat_lsp_nalb_sch_rorply_if 
wr nalb_pipe.cfg_fifo_wmstat_lsp_nalb_sch_rorply_if 	 0x1085
rd nalb_pipe.cfg_fifo_wmstat_lsp_nalb_sch_rorply_if 	 0x0000

rd nalb_pipe.cfg_fifo_wmstat_nalb_qed_if  
wr nalb_pipe.cfg_fifo_wmstat_nalb_qed_if  		 0x1086
rd nalb_pipe.cfg_fifo_wmstat_nalb_qed_if  		 0x0000
   
rd nalb_pipe.cfg_fifo_wmstat_nalb_lsp_enq_dir_if
wr nalb_pipe.cfg_fifo_wmstat_nalb_lsp_enq_dir_if	 0x1087
rd nalb_pipe.cfg_fifo_wmstat_nalb_lsp_enq_dir_if	 0x0000

rd nalb_pipe.cfg_fifo_wmstat_nalb_lsp_enq_rorply_if 
wr nalb_pipe.cfg_fifo_wmstat_nalb_lsp_enq_rorply_if 	 0x1088
rd nalb_pipe.cfg_fifo_wmstat_nalb_lsp_enq_rorply_if 	 0x0000

rd nalb_pipe.cfg_fifo_wmstat_lsp_nalb_sch_atq_if
wr nalb_pipe.cfg_fifo_wmstat_lsp_nalb_sch_atq_if	 0x1089
rd nalb_pipe.cfg_fifo_wmstat_lsp_nalb_sch_atq_if	 0x0000

#rd nalb_pipe.cfg_fifo_wmstat_rop_nalb_enq_rorply_if 
#wr nalb_pipe.cfg_fifo_wmstat_rop_nalb_enq_rorply_if 	 0x108a
#rd nalb_pipe.cfg_fifo_wmstat_rop_nalb_enq_rorply_if 	 0x0000 
#
#
idle 100
#
#
#
rd atm_pipe.cfg_control_general	   
wr atm_pipe.cfg_control_general	   		       0x8b
rd atm_pipe.cfg_control_general	   		       0x0000
   
rd atm_pipe.cfg_control_pipeline_credits 
wr atm_pipe.cfg_control_pipeline_credits 	       0x8c
rd atm_pipe.cfg_control_pipeline_credits 	       0x00
 
rd atm_pipe.cfg_fifo_wmstat_aqed_ap_enq_if
wr atm_pipe.cfg_fifo_wmstat_aqed_ap_enq_if	       0x108d
rd atm_pipe.cfg_fifo_wmstat_aqed_ap_enq_if	       0x0000

rd atm_pipe.cfg_fifo_wmstat_ap_aqed_if 
wr atm_pipe.cfg_fifo_wmstat_ap_aqed_if  	       0x108e
rd atm_pipe.cfg_fifo_wmstat_ap_aqed_if  	       0x0000
   
rd atm_pipe.cfg_fifo_wmstat_ap_lsp_enq_if 
wr atm_pipe.cfg_fifo_wmstat_ap_lsp_enq_if 	       0x108f
rd atm_pipe.cfg_fifo_wmstat_ap_lsp_enq_if 	       0x0000
#
#
idle 100
#
#
#
rd aqed_pipe.cfg_control_general
wr aqed_pipe.cfg_control_general		      0x90
rd aqed_pipe.cfg_control_general		      0x00000000
	      
rd aqed_pipe.cfg_control_pipeline_credits
wr aqed_pipe.cfg_control_pipeline_credits	      0x91
rd aqed_pipe.cfg_control_pipeline_credits	      0x0000
    
rd aqed_pipe.cfg_fifo_wmstat_qed_aqed_enq_if 
wr aqed_pipe.cfg_fifo_wmstat_qed_aqed_enq_if 	      0x1092
rd aqed_pipe.cfg_fifo_wmstat_qed_aqed_enq_if 	      0x0000

rd aqed_pipe.cfg_fifo_wmstat_ap_aqed_if   
wr aqed_pipe.cfg_fifo_wmstat_ap_aqed_if   	      0x1093
rd aqed_pipe.cfg_fifo_wmstat_ap_aqed_if   	      0x0000
   
rd aqed_pipe.cfg_fifo_wmstat_aqed_chp_sch_if 
wr aqed_pipe.cfg_fifo_wmstat_aqed_chp_sch_if 	      0x1094
rd aqed_pipe.cfg_fifo_wmstat_aqed_chp_sch_if 	      0x0000

rd aqed_pipe.cfg_fifo_wmstat_aqed_ap_enq_if 
wr aqed_pipe.cfg_fifo_wmstat_aqed_ap_enq_if 	      0x1095
rd aqed_pipe.cfg_fifo_wmstat_aqed_ap_enq_if 	      0x0000
 
rd aqed_pipe.cfg_fifo_wmstat_freelist_return 
wr aqed_pipe.cfg_fifo_wmstat_freelist_return 	      0x1096
rd aqed_pipe.cfg_fifo_wmstat_freelist_return 	      0x0000

rd aqed_pipe.cfg_fifo_wmstat_qed_aqed_enq_fid_if
wr aqed_pipe.cfg_fifo_wmstat_qed_aqed_enq_fid_if      0x1097
rd aqed_pipe.cfg_fifo_wmstat_qed_aqed_enq_fid_if      0x0000

rd aqed_pipe.cfg_fifo_wmstat_lsp_aqed_cmp_fid_if
wr aqed_pipe.cfg_fifo_wmstat_lsp_aqed_cmp_fid_if      0x1098
rd aqed_pipe.cfg_fifo_wmstat_lsp_aqed_cmp_fid_if      0x0000
#
#
idle 100
#
#
#
rd reorder_pipe.cfg_control_general_0    
wr reorder_pipe.cfg_control_general_0    	     0x99
rd reorder_pipe.cfg_control_general_0    	     0x0
    
rd reorder_pipe.cfg_control_general_1    
wr reorder_pipe.cfg_control_general_1    	     0x9a
rd reorder_pipe.cfg_control_general_1    	     0x0
    
rd reorder_pipe.cfg_fifo_wmstat_chp_rop_hcw 
wr reorder_pipe.cfg_fifo_wmstat_chp_rop_hcw 	     0x109b
rd reorder_pipe.cfg_fifo_wmstat_chp_rop_hcw 	     0x0000
 
rd reorder_pipe.cfg_fifo_wmstat_ldb_rply_req 
wr reorder_pipe.cfg_fifo_wmstat_ldb_rply_req 	     0x109c
rd reorder_pipe.cfg_fifo_wmstat_ldb_rply_req 	     0x0000

rd reorder_pipe.cfg_fifo_wmstat_dir_rply_req 
wr reorder_pipe.cfg_fifo_wmstat_dir_rply_req 	     0x109d
rd reorder_pipe.cfg_fifo_wmstat_dir_rply_req 	     0x0000

rd reorder_pipe.cfg_fifo_wmstat_sn_ordered  
wr reorder_pipe.cfg_fifo_wmstat_sn_ordered  	     0x109e
rd reorder_pipe.cfg_fifo_wmstat_sn_ordered  	     0x0000
 
rd reorder_pipe.cfg_fifo_wmstat_sn_complete 
wr reorder_pipe.cfg_fifo_wmstat_sn_complete 	     0x109f
rd reorder_pipe.cfg_fifo_wmstat_sn_complete 	     0x0000
 
rd reorder_pipe.cfg_fifo_wmstat_lsp_reordercmp
wr reorder_pipe.cfg_fifo_wmstat_lsp_reordercmp	     0x109a
rd reorder_pipe.cfg_fifo_wmstat_lsp_reordercmp	     0x0000
#
#
idle 100
#
#
#
rd credit_hist_pipe.cfg_dir_pp_credit_request_state[0]  
wr credit_hist_pipe.cfg_dir_pp_credit_request_state[0]    0xa0
rd credit_hist_pipe.cfg_dir_pp_credit_request_state[0]    0x0

rd credit_hist_pipe.cfg_ldb_pp_credit_request_state[0]  
wr credit_hist_pipe.cfg_ldb_pp_credit_request_state[0]    0xa1
rd credit_hist_pipe.cfg_ldb_pp_credit_request_state[0]    0x0

rd credit_hist_pipe.cfg_control_general_00 
wr credit_hist_pipe.cfg_control_general_00 	      0xa2
rd credit_hist_pipe.cfg_control_general_00 	      0x00000000
  
rd credit_hist_pipe.cfg_control_general_01 
wr credit_hist_pipe.cfg_control_general_01 	      0xa3
rd credit_hist_pipe.cfg_control_general_01 	      0x00000000
  
rd credit_hist_pipe.cfg_control_general_02
wr credit_hist_pipe.cfg_control_general_02	      0xa4
rd credit_hist_pipe.cfg_control_general_02	      0x0
   
rd credit_hist_pipe.cfg_control_general_03
wr credit_hist_pipe.cfg_control_general_03	      0xa5
rd credit_hist_pipe.cfg_control_general_03	      0x0
   
rd credit_hist_pipe.cfg_control_general_04
wr credit_hist_pipe.cfg_control_general_04	      0xa6
rd credit_hist_pipe.cfg_control_general_04	      0x00000000
   
rd credit_hist_pipe.cfg_control_general_05 
wr credit_hist_pipe.cfg_control_general_05 	      0xa7
rd credit_hist_pipe.cfg_control_general_05 	      0x00000000
  
rd credit_hist_pipe.cfg_control_general_06 
wr credit_hist_pipe.cfg_control_general_06 	      0xa8
rd credit_hist_pipe.cfg_control_general_06 	      0x0
  
rd credit_hist_pipe.cfg_control_general_07 
wr credit_hist_pipe.cfg_control_general_07 	      0xa9
rd credit_hist_pipe.cfg_control_general_07 	      0x0
  
rd credit_hist_pipe.cfg_control_diagnostic_01
wr credit_hist_pipe.cfg_control_diagnostic_01	      0xaa
rd credit_hist_pipe.cfg_control_diagnostic_01	      0x0

#cfg_control_diagnostic_02 not a feature register
#use cfg_control_diagnostic_00 
rd credit_hist_pipe.cfg_control_diagnostic_00
wr credit_hist_pipe.cfg_control_diagnostic_00	      0xab
rd credit_hist_pipe.cfg_control_diagnostic_00	      0x0

rd credit_hist_pipe.cfg_fifo_wmstat_qed_to_cq_req
wr credit_hist_pipe.cfg_fifo_wmstat_qed_to_cq_req     0x10ac
rd credit_hist_pipe.cfg_fifo_wmstat_qed_to_cq_req     0x0000

rd credit_hist_pipe.cfg_fifo_wmstat_credit_req
wr credit_hist_pipe.cfg_fifo_wmstat_credit_req	      0x10ad
rd credit_hist_pipe.cfg_fifo_wmstat_credit_req	      0x0000

rd credit_hist_pipe.cfg_fifo_wmstat_pp_push_ptr
wr credit_hist_pipe.cfg_fifo_wmstat_pp_push_ptr       0x10ae
rd credit_hist_pipe.cfg_fifo_wmstat_pp_push_ptr       0x0000

rd credit_hist_pipe.cfg_fifo_wmstat_qed_flid_retn
wr credit_hist_pipe.cfg_fifo_wmstat_qed_flid_retn     0x10af
rd credit_hist_pipe.cfg_fifo_wmstat_qed_flid_retn     0x0000

rd credit_hist_pipe.cfg_fifo_wmstat_dqed_flid_retn    
wr credit_hist_pipe.cfg_fifo_wmstat_dqed_flid_retn    0x33
rd credit_hist_pipe.cfg_fifo_wmstat_dqed_flid_retn    0x0000

rd credit_hist_pipe.cfg_fifo_wmstat_lsp_ap_cmp	      
wr credit_hist_pipe.cfg_fifo_wmstat_lsp_ap_cmp	      0x55
rd credit_hist_pipe.cfg_fifo_wmstat_lsp_ap_cmp	      0x0000

rd credit_hist_pipe.cfg_fifo_wmstat_rop_hcw  	      
wr credit_hist_pipe.cfg_fifo_wmstat_rop_hcw  	      0x10aa
rd credit_hist_pipe.cfg_fifo_wmstat_rop_hcw  	      0x0000

						       


#rd dm_ing_unit.cfg_ing_control_general 
#wr dm_ing_unit.cfg_ing_control_general 0xabcd 
#rd dm_ing_unit.cfg_ing_control_general 0xabcd


#rd dm_ing_unit.cfg_ing_smon0_configuration0 
#wr dm_ing_unit.cfg_ing_smon0_configuration0 0xabcd 
#rd dm_ing_unit.cfg_ing_smon0_configuration0 0xabcd
#
#rd list_sel_pipe.cfg_smon0_configuration0 
#wr list_sel_pipe.cfg_smon0_configuration0 0x1234
#rd list_sel_pipe.cfg_smon0_configuration0 0x1234
#
#rd hqm_system_csr.ecc_ctl 
#wr hqm_system_csr.ecc_ctl 0xbeefcafe
#rd hqm_system_csr.ecc_ctl 0xbeefcafe

###################################
###################################
idle 1000

###################################
###################################
#  Test SAI encode=8'h12
sai PM_PCS_SAI # writable  and readale
###################################
###################################
#
#
idle 100
#
#
#

 
