{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 30 08:43:08 2021 " "Info: Processing started: Wed Jun 30 08:43:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off STPCT4K -c STPC4K " "Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off STPCT4K -c STPC4K" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "STPC4K EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"STPC4K\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "SYSCLK Global clock in PIN 28 " "Info: Automatically promoted signal \"SYSCLK\" to use Global clock in PIN 28" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 200 -232 -64 216 "SYSCLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\] " "Info: Destination \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\]\" may be non-global or may not use global clock" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 21 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[1\] " "Info: Destination \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[1\]\" may be non-global or may not use global clock" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[2\] " "Info: Destination \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[2\]\" may be non-global or may not use global clock" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 21 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock:inst2\|Mux0 Global clock " "Info: Automatically promoted signal \"clock:inst2\|Mux0\" to use Global clock" {  } { { "clcok.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/clcok.vhd" 30 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "EN_PRS Global clock " "Info: Automatically promoted signal \"EN_PRS\" to use Global clock" {  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 248 -64 104 264 "EN_PRS" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "EN_PRS " "Info: Pin \"EN_PRS\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { EN_PRS } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EN_PRS" } } } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 248 -64 104 264 "EN_PRS" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN_PRS } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "CLEAR Global clock " "Info: Automatically promoted some destinations of signal \"CLEAR\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[0\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[0\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[1\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[1\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[2\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[2\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[3\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[3\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[4\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[4\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[5\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[5\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[6\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[6\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[7\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[7\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[8\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[8\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "stpct4:inst1\|cnt16:cntn\|ct\[9\] " "Info: Destination \"stpct4:inst1\|cnt16:cntn\|ct\[9\]\" may be non-global or may not use global clock" {  } { { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 216 -64 104 232 "CLEAR" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "CLEAR " "Info: Pin \"CLEAR\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLEAR } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLEAR" } } } } { "STPCT4K.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/STPCT4K.bdf" { { 216 -64 104 232 "CLEAR" "" } } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stdp\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stdp\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\] " "Info: Destination \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[0\]\" may be non-global or may not use global clock" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 21 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stdp\[0\] " "Info: Destination \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stdp\[0\]\" may be non-global or may not use global clock" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 21 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[1\] " "Info: Destination \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[1\]\" may be non-global or may not use global clock" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[2\] " "Info: Destination \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stk\[2\]\" may be non-global or may not use global clock" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 13 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "scankdpp4:inst\|keybpg:key\|keyps4:u3\|stdp\[1\] " "Info: Destination \"scankdpp4:inst\|keybpg:key\|keyps4:u3\|stdp\[1\]\" may be non-global or may not use global clock" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/keyps4.vhd" 21 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.766 ns register register " "Info: Estimated most critical path is register to register delay of 5.766 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns stpct4:inst1\|cnt16:cntn\|ct\[3\] 1 REG LAB_X31_Y15 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y15; Fanout = 7; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { stpct4:inst1|cnt16:cntn|ct[3] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.699 ns) + CELL(0.575 ns) 1.274 ns stpct4:inst1\|LessThan0~62COUT1_98 2 COMB LAB_X30_Y15 1 " "Info: 2: + IC(0.699 ns) + CELL(0.575 ns) = 1.274 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'stpct4:inst1\|LessThan0~62COUT1_98'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { stpct4:inst1|cnt16:cntn|ct[3] stpct4:inst1|LessThan0~62COUT1_98 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.354 ns stpct4:inst1\|LessThan0~57COUT1_100 3 COMB LAB_X30_Y15 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.354 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'stpct4:inst1\|LessThan0~57COUT1_100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { stpct4:inst1|LessThan0~62COUT1_98 stpct4:inst1|LessThan0~57COUT1_100 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.434 ns stpct4:inst1\|LessThan0~52COUT1_102 4 COMB LAB_X30_Y15 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.434 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'stpct4:inst1\|LessThan0~52COUT1_102'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { stpct4:inst1|LessThan0~57COUT1_100 stpct4:inst1|LessThan0~52COUT1_102 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.514 ns stpct4:inst1\|LessThan0~47COUT1_104 5 COMB LAB_X30_Y15 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.514 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'stpct4:inst1\|LessThan0~47COUT1_104'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { stpct4:inst1|LessThan0~52COUT1_102 stpct4:inst1|LessThan0~47COUT1_104 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 1.772 ns stpct4:inst1\|LessThan0~42 6 COMB LAB_X30_Y15 1 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 1.772 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'stpct4:inst1\|LessThan0~42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { stpct4:inst1|LessThan0~47COUT1_104 stpct4:inst1|LessThan0~42 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.908 ns stpct4:inst1\|LessThan0~17 7 COMB LAB_X30_Y14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 1.908 ns; Loc. = LAB_X30_Y14; Fanout = 1; COMB Node = 'stpct4:inst1\|LessThan0~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { stpct4:inst1|LessThan0~42 stpct4:inst1|LessThan0~17 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 2.587 ns stpct4:inst1\|LessThan0~0 8 COMB LAB_X30_Y14 40 " "Info: 8: + IC(0.000 ns) + CELL(0.679 ns) = 2.587 ns; Loc. = LAB_X30_Y14; Fanout = 40; COMB Node = 'stpct4:inst1\|LessThan0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { stpct4:inst1|LessThan0~17 stpct4:inst1|LessThan0~0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1621 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.575 ns) 4.234 ns stpct4:inst1\|cnt16:cntn\|ct\[3\]~71COUT1_99 9 COMB LAB_X31_Y15 2 " "Info: 9: + IC(1.072 ns) + CELL(0.575 ns) = 4.234 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[3\]~71COUT1_99'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { stpct4:inst1|LessThan0~0 stpct4:inst1|cnt16:cntn|ct[3]~71COUT1_99 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.314 ns stpct4:inst1\|cnt16:cntn\|ct\[4\]~51COUT1_101 10 COMB LAB_X31_Y15 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.314 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[4\]~51COUT1_101'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { stpct4:inst1|cnt16:cntn|ct[3]~71COUT1_99 stpct4:inst1|cnt16:cntn|ct[4]~51COUT1_101 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.394 ns stpct4:inst1\|cnt16:cntn\|ct\[5\]~65COUT1_103 11 COMB LAB_X31_Y15 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.394 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[5\]~65COUT1_103'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { stpct4:inst1|cnt16:cntn|ct[4]~51COUT1_101 stpct4:inst1|cnt16:cntn|ct[5]~65COUT1_103 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.474 ns stpct4:inst1\|cnt16:cntn\|ct\[6\]~77COUT1_105 12 COMB LAB_X31_Y15 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.474 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[6\]~77COUT1_105'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { stpct4:inst1|cnt16:cntn|ct[5]~65COUT1_103 stpct4:inst1|cnt16:cntn|ct[6]~77COUT1_105 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 4.732 ns stpct4:inst1\|cnt16:cntn\|ct\[7\]~73 13 COMB LAB_X31_Y15 6 " "Info: 13: + IC(0.000 ns) + CELL(0.258 ns) = 4.732 ns; Loc. = LAB_X31_Y15; Fanout = 6; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[7\]~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { stpct4:inst1|cnt16:cntn|ct[6]~77COUT1_105 stpct4:inst1|cnt16:cntn|ct[7]~73 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 4.868 ns stpct4:inst1\|cnt16:cntn\|ct\[12\]~67 14 COMB LAB_X31_Y14 3 " "Info: 14: + IC(0.000 ns) + CELL(0.136 ns) = 4.868 ns; Loc. = LAB_X31_Y14; Fanout = 3; COMB Node = 'stpct4:inst1\|cnt16:cntn\|ct\[12\]~67'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { stpct4:inst1|cnt16:cntn|ct[7]~73 stpct4:inst1|cnt16:cntn|ct[12]~67 } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 5.766 ns stpct4:inst1\|cnt16:cntn\|ct\[15\] 15 REG LAB_X31_Y14 4 " "Info: 15: + IC(0.000 ns) + CELL(0.898 ns) = 5.766 ns; Loc. = LAB_X31_Y14; Fanout = 4; REG Node = 'stpct4:inst1\|cnt16:cntn\|ct\[15\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { stpct4:inst1|cnt16:cntn|ct[12]~67 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } } { "cnt16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-13 stpct4k/cnt16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.995 ns ( 69.29 % ) " "Info: Total cell delay = 3.995 ns ( 69.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 30.71 % ) " "Info: Total interconnect delay = 1.771 ns ( 30.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.766 ns" { stpct4:inst1|cnt16:cntn|ct[3] stpct4:inst1|LessThan0~62COUT1_98 stpct4:inst1|LessThan0~57COUT1_100 stpct4:inst1|LessThan0~52COUT1_102 stpct4:inst1|LessThan0~47COUT1_104 stpct4:inst1|LessThan0~42 stpct4:inst1|LessThan0~17 stpct4:inst1|LessThan0~0 stpct4:inst1|cnt16:cntn|ct[3]~71COUT1_99 stpct4:inst1|cnt16:cntn|ct[4]~51COUT1_101 stpct4:inst1|cnt16:cntn|ct[5]~65COUT1_103 stpct4:inst1|cnt16:cntn|ct[6]~77COUT1_105 stpct4:inst1|cnt16:cntn|ct[7]~73 stpct4:inst1|cnt16:cntn|ct[12]~67 stpct4:inst1|cnt16:cntn|ct[15] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X21_Y14 X31_Y27 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X21_Y14 to location X31_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "290 " "Info: Peak virtual memory: 290 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 30 08:43:28 2021 " "Info: Processing ended: Wed Jun 30 08:43:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
