# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial {C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:57 on Aug 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial" C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv 
# -- Compiling module aluMain
# 
# Top level modules:
# 	aluMain
# End time: 13:30:58 on Aug 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial {C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:58 on Aug 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial" C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv 
# -- Compiling module aluVectorial
# 
# Top level modules:
# 	aluVectorial
# End time: 13:30:58 on Aug 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial {C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:58 on Aug 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial" C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain_tb.sv 
# -- Compiling module aluMain_tb
# 
# Top level modules:
# 	aluMain_tb
# End time: 13:30:58 on Aug 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.aluMain_tb
# vsim work.aluMain_tb 
# Start time: 13:31:05 on Aug 31,2019
# Loading sv_std.std
# Loading work.aluMain_tb
# Loading work.aluMain
# Loading work.aluVectorial
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv(9): [PCDPC] - Port size (54) does not match connection size (18) for port 'A'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu1 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv(9): [PCDPC] - Port size (54) does not match connection size (18) for port 'B'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu1 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv(9): [PCDPC] - Port size (54) does not match connection size (18) for port 'R'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu1 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv(10): [PCDPC] - Port size (54) does not match connection size (18) for port 'A'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu2 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv(10): [PCDPC] - Port size (54) does not match connection size (18) for port 'B'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu2 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv(10): [PCDPC] - Port size (54) does not match connection size (18) for port 'R'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu2 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv(11): [PCDPC] - Port size (54) does not match connection size (18) for port 'A'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu3 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv(11): [PCDPC] - Port size (54) does not match connection size (18) for port 'B'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv(2).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu3 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv
# ** Warning: (vsim-3015) C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluMain.sv(11): [PCDPC] - Port size (54) does not match connection size (18) for port 'R'. The port definition is at: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /aluMain_tb/dut/alu3 File: C:/Users/pablo/Documents/1-TEC/Arqui1/Proyecto1/ALU-Vectorial/aluVectorial.sv
add wave -position end sim:/aluMain_tb/dut/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Pablo  Hostname: PABLO-PC2  ProcessID: 12044
#           Attempting to use alternate WLF file "./wlftwg2i5b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwg2i5b
run
# Simulation 1 failed
#                 x
# Simulation 2 failed
#                 0
# Simulation 3 failed
#     3435978031120
# Simulation 4 failed
#     5497636784082
# Simulation 5 failed
# 18005465056411646
# Simulation 1 failed
#  8393695359644028
# Simulation 2 failed
#                 0
# Simulation 3 failed
#     3435978031120
# Simulation 4 failed
#     5497636784082
# Simulation 5 failed
# 18005465056411646
# Simulation 1 failed
#  8393695359644028
# Simulation 2 failed
#                 0
# Simulation 3 failed
#     3435978031120
# End time: 13:34:01 on Aug 31,2019, Elapsed time: 0:02:56
# Errors: 0, Warnings: 11
