0.1
	Adding And, NAND, NOR, OR gates
