$date
	Thu Jul 31 16:11:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module module_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ x $end
$var parameter 3 % S0 $end
$var parameter 3 & S1 $end
$var parameter 3 ' S2 $end
$var parameter 3 ( S3 $end
$var parameter 3 ) S4 $end
$var reg 3 * ns [2:0] $end
$var reg 3 + ps [2:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 )
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 +
b1 *
0$
1#
0"
0!
$end
#5
1"
#7
0#
#10
0"
#15
b1 +
1"
#20
0"
#25
1"
#27
b10 *
1$
#30
0"
#35
b11 *
b10 +
1"
#37
b1 *
0$
#40
0"
#45
b1 +
1"
#47
b10 *
1$
#50
0"
#55
b11 *
b10 +
1"
#60
0"
#65
b0 *
b11 +
1"
#67
b0 +
b1 *
0$
1#
#68
0#
#70
0"
#75
b1 +
1"
#77
b10 *
1$
#80
0"
#85
b11 *
b10 +
1"
#90
0"
#95
b0 *
b11 +
1"
#97
b100 *
0$
#100
0"
#105
1!
b1 *
b100 +
1"
#110
0"
#115
0!
b1 +
1"
#120
0"
#125
1"
#130
0"
#135
1"
#137
