#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 17 06:50:11 2018
# Process ID: 6072
# Current directory: D:/FPGA/cadr/projects/uhdl_zynq/uhdl_zynq.runs/synth_1
# Command line: vivado.exe -log cadr_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cadr_unit.tcl
# Log file: D:/FPGA/cadr/projects/uhdl_zynq/uhdl_zynq.runs/synth_1/cadr_unit.vds
# Journal file: D:/FPGA/cadr/projects/uhdl_zynq/uhdl_zynq.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cadr_unit.tcl -notrace
Command: synth_design -top cadr_unit -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4628 
WARNING: [Synth 8-1935] empty port in module declaration [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 418.930 ; gain = 113.305
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'cadr_unit' [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:13]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'support' [D:/FPGA/cadr/lispm/uhdl/rtl/support.v:3]
	Parameter r_init bound to: 3'b000 
	Parameter r_reset1 bound to: 3'b001 
	Parameter r_reset2 bound to: 3'b010 
	Parameter r_reset3 bound to: 3'b011 
	Parameter r_reset4 bound to: 3'b100 
	Parameter r_reset5 bound to: 3'b101 
	Parameter r_wait bound to: 3'b110 
	Parameter r_idle bound to: 3'b111 
	Parameter c_init bound to: 3'b000 
	Parameter c_reset1 bound to: 3'b001 
	Parameter c_reset2 bound to: 3'b010 
	Parameter c_reset3 bound to: 3'b011 
	Parameter c_boot bound to: 3'b100 
	Parameter c_wait bound to: 3'b101 
	Parameter c_idle bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'support' (2#1) [D:/FPGA/cadr/lispm/uhdl/rtl/support.v:3]
INFO: [Synth 8-638] synthesizing module 'busint' [D:/FPGA/cadr/lispm/uhdl/rtl/busint.v:7]
	Parameter BUS_IDLE bound to: 4'b0000 
	Parameter BUS_REQ bound to: 4'b0001 
	Parameter BUS_WAIT bound to: 4'b0010 
	Parameter BUS_SLAVE bound to: 4'b0100 
	Parameter BUS_SWAIT bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'xbus_ram' [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_ram.v:3]
INFO: [Synth 8-256] done synthesizing module 'xbus_ram' (3#1) [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_ram.v:3]
INFO: [Synth 8-638] synthesizing module 'xbus_disk' [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_disk.v:7]
	Parameter DISK_CMD_READ bound to: 10'b0000000000 
	Parameter DISK_CMD_RDCMP bound to: 10'b0000001000 
	Parameter DISK_CMD_WRITE bound to: 10'b0000001001 
	Parameter DISK_CMD_RECAL bound to: 10'b1000000101 
	Parameter DISK_CMD_CLEAR bound to: 10'b0100000101 
	Parameter s_idle bound to: 5'b00000 
	Parameter s_busy bound to: 5'b00001 
	Parameter s_read_ccw bound to: 5'b00010 
	Parameter s_read_ccw_done bound to: 5'b00011 
	Parameter s_init0 bound to: 5'b00100 
	Parameter s_init1 bound to: 5'b00101 
	Parameter s_read0 bound to: 5'b00110 
	Parameter s_read1 bound to: 5'b00111 
	Parameter s_read2 bound to: 5'b01000 
	Parameter s_read3 bound to: 5'b01001 
	Parameter s_write0 bound to: 5'b01010 
	Parameter s_write1 bound to: 5'b01011 
	Parameter s_write1a bound to: 5'b01100 
	Parameter s_write2 bound to: 5'b01101 
	Parameter s_write2a bound to: 5'b01110 
	Parameter s_last0 bound to: 5'b01111 
	Parameter s_last1 bound to: 5'b10000 
	Parameter s_last2 bound to: 5'b10001 
	Parameter s_done0 bound to: 5'b10010 
	Parameter s_done1 bound to: 5'b10011 
	Parameter s_reset bound to: 5'b10100 
	Parameter s_reset0 bound to: 5'b10101 
	Parameter DISK_CYLS bound to: 815 - type: integer 
	Parameter DISK_HEADS bound to: 19 - type: integer 
	Parameter DISK_BLOCKS bound to: 17 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element attn_intr_enb_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_disk.v:218]
INFO: [Synth 8-256] done synthesizing module 'xbus_disk' (4#1) [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_disk.v:7]
INFO: [Synth 8-638] synthesizing module 'xbus_tv' [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_tv.v:3]
	Parameter FB_IDLE bound to: 3'b000 
	Parameter FB_WRITE bound to: 3'b001 
	Parameter FB_READ bound to: 3'b010 
	Parameter FB_DONE bound to: 3'b011 
	Parameter SYS_CLK bound to: 26'b10111110101111000010000000 
	Parameter HZ60_CLK_RATE bound to: 26'b00000000000000000000111100 
	Parameter HZ60_CLK_DIV bound to: 26'b00000011001011011100110101 
INFO: [Synth 8-256] done synthesizing module 'xbus_tv' (5#1) [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_tv.v:3]
INFO: [Synth 8-638] synthesizing module 'xbus_io' [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:3]
	Parameter SYS_CLK bound to: 26'b10111110101111000010000000 
	Parameter HZ60_CLK_RATE bound to: 26'b00000000000000000000111100 
	Parameter HZ60_CLK_DIV bound to: 26'b00000011001011011100110101 
	Parameter US_CLK_RATE bound to: 26'b00000011110100001001000000 
	Parameter US_CLK_DIV bound to: 26'b00000000000000000000110010 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:104]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:116]
INFO: [Synth 8-256] done synthesizing module 'xbus_io' (6#1) [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:3]
INFO: [Synth 8-638] synthesizing module 'xbus_unibus' [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_unibus.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_unibus.v:106]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_unibus.v:133]
INFO: [Synth 8-256] done synthesizing module 'xbus_unibus' (7#1) [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_unibus.v:3]
INFO: [Synth 8-638] synthesizing module 'xbus_spy' [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_spy.v:3]
INFO: [Synth 8-256] done synthesizing module 'xbus_spy' (8#1) [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_spy.v:3]
INFO: [Synth 8-256] done synthesizing module 'busint' (9#1) [D:/FPGA/cadr/lispm/uhdl/rtl/busint.v:7]
INFO: [Synth 8-638] synthesizing module 'caddr' [D:/FPGA/cadr/lispm/uhdl/rtl/caddr.v:3]
	Parameter STATE_RESET bound to: 6'b000000 
	Parameter STATE_DECODE bound to: 6'b000001 
	Parameter STATE_READ bound to: 6'b000010 
	Parameter STATE_ALU bound to: 6'b000100 
	Parameter STATE_WRITE bound to: 6'b001000 
	Parameter STATE_MMU bound to: 6'b010000 
	Parameter STATE_FETCH bound to: 6'b100000 
INFO: [Synth 8-638] synthesizing module 'ACTL' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/actl.v:3]
INFO: [Synth 8-256] done synthesizing module 'ACTL' (10#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/actl.v:3]
INFO: [Synth 8-638] synthesizing module 'ALATCH' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alatch.v:3]
INFO: [Synth 8-256] done synthesizing module 'ALATCH' (11#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alatch.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU01' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:3]
INFO: [Synth 8-638] synthesizing module 'ic_74S181' [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:1]
INFO: [Synth 8-638] synthesizing module 'TopLevel74181' [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:12]
INFO: [Synth 8-638] synthesizing module 'Emodule' [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:27]
INFO: [Synth 8-256] done synthesizing module 'Emodule' (12#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:27]
INFO: [Synth 8-638] synthesizing module 'Dmodule' [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:55]
INFO: [Synth 8-256] done synthesizing module 'Dmodule' (13#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:55]
INFO: [Synth 8-638] synthesizing module 'CLAmodule' [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:78]
INFO: [Synth 8-256] done synthesizing module 'CLAmodule' (14#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:78]
INFO: [Synth 8-638] synthesizing module 'Summodule' [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:125]
INFO: [Synth 8-256] done synthesizing module 'Summodule' (15#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:125]
INFO: [Synth 8-256] done synthesizing module 'TopLevel74181' (16#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:12]
INFO: [Synth 8-256] done synthesizing module 'ic_74S181' (17#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s181.v:1]
WARNING: [Synth 8-350] instance 'i_ALU0_2B28' of module 'ic_74S181' requires 10 connections, but only 9 given [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:37]
WARNING: [Synth 8-350] instance 'i_ALU0_2A28' of module 'ic_74S181' requires 10 connections, but only 9 given [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:41]
WARNING: [Synth 8-350] instance 'i_ALU0_2B23' of module 'ic_74S181' requires 10 connections, but only 9 given [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:45]
WARNING: [Synth 8-350] instance 'i_ALU0_2A23' of module 'ic_74S181' requires 10 connections, but only 9 given [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:49]
WARNING: [Synth 8-350] instance 'i_ALU1_2B13' of module 'ic_74S181' requires 10 connections, but only 9 given [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:53]
WARNING: [Synth 8-350] instance 'i_ALU1_2A13' of module 'ic_74S181' requires 10 connections, but only 9 given [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:57]
WARNING: [Synth 8-350] instance 'i_ALU1_2B08' of module 'ic_74S181' requires 10 connections, but only 9 given [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:61]
WARNING: [Synth 8-350] instance 'i_ALU1_2A08' of module 'ic_74S181' requires 10 connections, but only 9 given [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:65]
WARNING: [Synth 8-350] instance 'i_ALU1_2A03' of module 'ic_74S181' requires 10 connections, but only 6 given [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:69]
INFO: [Synth 8-256] done synthesizing module 'ALU01' (18#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/alu01.v:3]
INFO: [Synth 8-638] synthesizing module 'ALUC4' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/aluc4.v:3]
INFO: [Synth 8-638] synthesizing module 'ic_74S182' [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s182.v:1]
INFO: [Synth 8-638] synthesizing module 'TopLevel74182' [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s182.v:11]
INFO: [Synth 8-256] done synthesizing module 'TopLevel74182' (19#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s182.v:11]
INFO: [Synth 8-256] done synthesizing module 'ic_74S182' (20#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ic_74s182.v:1]
INFO: [Synth 8-256] done synthesizing module 'ALUC4' (21#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/aluc4.v:3]
INFO: [Synth 8-638] synthesizing module 'AMEM01' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/amem01.v:3]
INFO: [Synth 8-638] synthesizing module 'part_1kx32dpram_a' [D:/FPGA/cadr/lispm/uhdl/rtl/part_1kx32dpram_a.v:5]
	Parameter RAM_SIZE bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 32768 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2045]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (22#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram' (23#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'part_1kx32dpram_a' (24#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_1kx32dpram_a.v:5]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'AMEM01' (25#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/amem01.v:3]
INFO: [Synth 8-638] synthesizing module 'CONTRL' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/contrl.v:3]
INFO: [Synth 8-256] done synthesizing module 'CONTRL' (26#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/contrl.v:3]
INFO: [Synth 8-638] synthesizing module 'DRAM02' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/dram02.v:3]
INFO: [Synth 8-638] synthesizing module 'part_2kx17dpram' [D:/FPGA/cadr/lispm/uhdl/rtl/part_2kx17dpram.v:5]
	Parameter RAM_SIZE bound to: 2048 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
	Parameter MEMORY_SIZE bound to: 34816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 17 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 17 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 17 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 34816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 17 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 17 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 17 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 17 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 17 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 17 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 17 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 17 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 17 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 17 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 17 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 17 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 17 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2045]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized0' (26#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram__parameterized0' (26#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'part_2kx17dpram' (27#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_2kx17dpram.v:5]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'DRAM02' (28#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/dram02.v:3]
INFO: [Synth 8-638] synthesizing module 'DSPCTL' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/dspctl.v:3]
INFO: [Synth 8-638] synthesizing module 'part_32x8prom' [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x8prom.v:5]
INFO: [Synth 8-256] done synthesizing module 'part_32x8prom' (29#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x8prom.v:5]
INFO: [Synth 8-256] done synthesizing module 'DSPCTL' (30#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/dspctl.v:3]
INFO: [Synth 8-638] synthesizing module 'FLAG' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/flag.v:3]
INFO: [Synth 8-256] done synthesizing module 'FLAG' (31#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/flag.v:3]
INFO: [Synth 8-638] synthesizing module 'IOR' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/ior.v:3]
INFO: [Synth 8-256] done synthesizing module 'IOR' (32#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/ior.v:3]
INFO: [Synth 8-638] synthesizing module 'IREG' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/ireg.v:3]
INFO: [Synth 8-256] done synthesizing module 'IREG' (33#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/ireg.v:3]
INFO: [Synth 8-638] synthesizing module 'IWR' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/iwr.v:3]
INFO: [Synth 8-256] done synthesizing module 'IWR' (34#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/iwr.v:3]
INFO: [Synth 8-638] synthesizing module 'L' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/l.v:3]
INFO: [Synth 8-256] done synthesizing module 'L' (35#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/l.v:3]
INFO: [Synth 8-638] synthesizing module 'LC' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/lc.v:3]
INFO: [Synth 8-256] done synthesizing module 'LC' (36#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/lc.v:3]
INFO: [Synth 8-638] synthesizing module 'LCC' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/lcc.v:3]
INFO: [Synth 8-256] done synthesizing module 'LCC' (37#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/lcc.v:3]
INFO: [Synth 8-638] synthesizing module 'LPC' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/lpc.v:3]
INFO: [Synth 8-256] done synthesizing module 'LPC' (38#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/lpc.v:3]
INFO: [Synth 8-638] synthesizing module 'MCTL' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mctl.v:3]
INFO: [Synth 8-256] done synthesizing module 'MCTL' (39#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mctl.v:3]
INFO: [Synth 8-638] synthesizing module 'MD' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/md.v:3]
WARNING: [Synth 8-6014] Unused sequential element mdhaspar_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/md.v:43]
WARNING: [Synth 8-6014] Unused sequential element mdpar_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/md.v:44]
INFO: [Synth 8-256] done synthesizing module 'MD' (40#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/md.v:3]
WARNING: [Synth 8-350] instance 'cadr_md' of module 'MD' requires 17 connections, but only 16 given [D:/FPGA/cadr/lispm/uhdl/rtl/caddr.v:515]
INFO: [Synth 8-638] synthesizing module 'MDS' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mds.v:3]
INFO: [Synth 8-256] done synthesizing module 'MDS' (41#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mds.v:3]
INFO: [Synth 8-638] synthesizing module 'MF' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mf.v:3]
INFO: [Synth 8-256] done synthesizing module 'MF' (42#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mf.v:3]
INFO: [Synth 8-638] synthesizing module 'MLATCH' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mlatch.v:3]
INFO: [Synth 8-256] done synthesizing module 'MLATCH' (43#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mlatch.v:3]
INFO: [Synth 8-638] synthesizing module 'MMEM' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mmem.v:3]
INFO: [Synth 8-638] synthesizing module 'part_32x32dpram' [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32dpram.v:5]
	Parameter RAM_SIZE bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2045]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized1' (43#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram__parameterized1' (43#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'part_32x32dpram' (44#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32dpram.v:5]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'MMEM' (45#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mmem.v:3]
INFO: [Synth 8-638] synthesizing module 'MO01' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mo01.v:3]
INFO: [Synth 8-256] done synthesizing module 'MO01' (46#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mo01.v:3]
INFO: [Synth 8-638] synthesizing module 'MSKG4' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mskg4.v:3]
INFO: [Synth 8-638] synthesizing module 'part_32x32prom_maskleft' [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32prom_maskleft.v:5]
INFO: [Synth 8-256] done synthesizing module 'part_32x32prom_maskleft' (47#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32prom_maskleft.v:5]
INFO: [Synth 8-638] synthesizing module 'part_32x32prom_maskright' [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32prom_maskright.v:5]
INFO: [Synth 8-256] done synthesizing module 'part_32x32prom_maskright' (48#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32prom_maskright.v:5]
INFO: [Synth 8-256] done synthesizing module 'MSKG4' (49#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/mskg4.v:3]
INFO: [Synth 8-638] synthesizing module 'NPC' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/npc.v:3]
INFO: [Synth 8-256] done synthesizing module 'NPC' (50#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/npc.v:3]
INFO: [Synth 8-638] synthesizing module 'OPCD' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/opcd.v:3]
INFO: [Synth 8-256] done synthesizing module 'OPCD' (51#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/opcd.v:3]
INFO: [Synth 8-638] synthesizing module 'PDL01' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/pdl01.v:3]
INFO: [Synth 8-638] synthesizing module 'part_1kx32dpram_p' [D:/FPGA/cadr/lispm/uhdl/rtl/part_1kx32dpram_p.v:5]
	Parameter RAM_SIZE bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'part_1kx32dpram_p' (52#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_1kx32dpram_p.v:5]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'PDL01' (53#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/pdl01.v:3]
INFO: [Synth 8-638] synthesizing module 'PLATCH' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/platch.v:3]
INFO: [Synth 8-256] done synthesizing module 'PLATCH' (54#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/platch.v:3]
INFO: [Synth 8-638] synthesizing module 'PDLCTL' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/pdlctl.v:3]
INFO: [Synth 8-256] done synthesizing module 'PDLCTL' (55#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/pdlctl.v:3]
INFO: [Synth 8-638] synthesizing module 'PDLPTR' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/pdlptr.v:3]
INFO: [Synth 8-256] done synthesizing module 'PDLPTR' (56#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/pdlptr.v:3]
INFO: [Synth 8-638] synthesizing module 'QCTL' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/qctl.v:3]
INFO: [Synth 8-256] done synthesizing module 'QCTL' (57#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/qctl.v:3]
INFO: [Synth 8-638] synthesizing module 'Q' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/q.v:3]
INFO: [Synth 8-256] done synthesizing module 'Q' (58#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/q.v:3]
INFO: [Synth 8-638] synthesizing module 'SHIFT01' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/shift01.v:3]
INFO: [Synth 8-256] done synthesizing module 'SHIFT01' (59#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/shift01.v:3]
INFO: [Synth 8-638] synthesizing module 'SMCTL' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/smctl.v:3]
INFO: [Synth 8-256] done synthesizing module 'SMCTL' (60#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/smctl.v:3]
INFO: [Synth 8-638] synthesizing module 'SOURCE' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/source.v:3]
INFO: [Synth 8-256] done synthesizing module 'SOURCE' (61#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/source.v:3]
INFO: [Synth 8-638] synthesizing module 'SPC' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spc.v:3]
INFO: [Synth 8-638] synthesizing module 'part_32x19dpram' [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x19dpram.v:5]
	Parameter RAM_SIZE bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram__parameterized2' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 608 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 19 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 19 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 19 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 19 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 19 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 19 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2045]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized2' (61#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram__parameterized2' (61#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'part_32x19dpram' (62#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x19dpram.v:5]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SPC' (63#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spc.v:3]
INFO: [Synth 8-638] synthesizing module 'SPCLCH' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spclch.v:3]
INFO: [Synth 8-256] done synthesizing module 'SPCLCH' (64#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spclch.v:3]
INFO: [Synth 8-638] synthesizing module 'SPCW' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spcw.v:3]
INFO: [Synth 8-256] done synthesizing module 'SPCW' (65#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spcw.v:3]
INFO: [Synth 8-638] synthesizing module 'SPY124' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spy124.v:3]
INFO: [Synth 8-256] done synthesizing module 'SPY124' (66#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spy124.v:3]
INFO: [Synth 8-638] synthesizing module 'TRAP' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/trap.v:3]
INFO: [Synth 8-256] done synthesizing module 'TRAP' (67#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/trap.v:3]
INFO: [Synth 8-638] synthesizing module 'VCTL1' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vctl1.v:3]
WARNING: [Synth 8-6014] Unused sequential element rdcyc_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vctl1.v:85]
INFO: [Synth 8-256] done synthesizing module 'VCTL1' (68#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vctl1.v:3]
INFO: [Synth 8-638] synthesizing module 'VCTL2' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vctl2.v:3]
INFO: [Synth 8-256] done synthesizing module 'VCTL2' (69#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vctl2.v:3]
INFO: [Synth 8-638] synthesizing module 'VMA' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vma.v:3]
INFO: [Synth 8-256] done synthesizing module 'VMA' (70#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vma.v:3]
INFO: [Synth 8-638] synthesizing module 'VMAS' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vmas.v:3]
INFO: [Synth 8-256] done synthesizing module 'VMAS' (71#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vmas.v:3]
INFO: [Synth 8-638] synthesizing module 'VMEM0' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vmem0.v:3]
INFO: [Synth 8-638] synthesizing module 'part_2kx5dpram' [D:/FPGA/cadr/lispm/uhdl/rtl/part_2kx5dpram.v:5]
	Parameter RAM_SIZE bound to: 2048 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram__parameterized3' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
	Parameter MEMORY_SIZE bound to: 10240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 5 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 5 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 5 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 5 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 10240 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 5 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 5 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 5 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 5 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 5 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 5 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2045]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized3' (71#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram__parameterized3' (71#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'part_2kx5dpram' (72#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_2kx5dpram.v:5]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'VMEM0' (73#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vmem0.v:3]
INFO: [Synth 8-638] synthesizing module 'VMEM12' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vmem12.v:3]
INFO: [Synth 8-638] synthesizing module 'part_1kx24dpram' [D:/FPGA/cadr/lispm/uhdl/rtl/part_1kx24dpram.v:5]
	Parameter RAM_SIZE bound to: 1024 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram__parameterized4' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
	Parameter MEMORY_SIZE bound to: 24576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 24576 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2045]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized4' (73#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram__parameterized4' (73#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_b.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Common 17-14] Message 'Synth 8-5772' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'part_1kx24dpram' (74#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_1kx24dpram.v:5]
INFO: [Synth 8-256] done synthesizing module 'VMEM12' (75#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vmem12.v:3]
INFO: [Synth 8-638] synthesizing module 'VMEMDR' [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vmemdr.v:3]
INFO: [Synth 8-256] done synthesizing module 'VMEMDR' (76#1) [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/vmemdr.v:3]
INFO: [Synth 8-638] synthesizing module 'DEBUG' [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/debug.v:3]
INFO: [Synth 8-256] done synthesizing module 'DEBUG' (77#1) [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/debug.v:3]
INFO: [Synth 8-638] synthesizing module 'ICTL' [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/ictl.v:3]
INFO: [Synth 8-256] done synthesizing module 'ICTL' (78#1) [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/ictl.v:3]
INFO: [Synth 8-638] synthesizing module 'OLORD1' [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/olord1.v:3]
WARNING: [Synth 8-6014] Unused sequential element trapenb_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/olord1.v:62]
WARNING: [Synth 8-6014] Unused sequential element ldstat_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/olord1.v:103]
INFO: [Synth 8-256] done synthesizing module 'OLORD1' (79#1) [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/olord1.v:3]
INFO: [Synth 8-638] synthesizing module 'OLORD2' [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/olord2.v:3]
INFO: [Synth 8-256] done synthesizing module 'OLORD2' (80#1) [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/olord2.v:3]
INFO: [Synth 8-638] synthesizing module 'OPCS' [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/opcs.v:3]
INFO: [Synth 8-256] done synthesizing module 'OPCS' (81#1) [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/opcs.v:3]
INFO: [Synth 8-638] synthesizing module 'PCTL' [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/pctl.v:3]
INFO: [Synth 8-256] done synthesizing module 'PCTL' (82#1) [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/pctl.v:3]
INFO: [Synth 8-638] synthesizing module 'PROM01' [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/prom01.v:3]
INFO: [Synth 8-638] synthesizing module 'part_512x49prom' [D:/FPGA/cadr/lispm/uhdl/rtl/part_512x49prom.v:5]
INFO: [Synth 8-256] done synthesizing module 'part_512x49prom' (83#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_512x49prom.v:5]
INFO: [Synth 8-256] done synthesizing module 'PROM01' (84#1) [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/prom01.v:3]
INFO: [Synth 8-638] synthesizing module 'IRAM' [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/iram.v:3]
INFO: [Synth 8-638] synthesizing module 'part_16kx49ram' [D:/FPGA/cadr/lispm/uhdl/rtl/part_16kx49ram.v:5]
	Parameter RAM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_spram' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7032]
	Parameter MEMORY_SIZE bound to: 802816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 49 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 49 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 49 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 802816 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 49 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 49 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 49 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 49 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 49 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 49 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 49 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16384 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 49 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 49 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 49 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2045]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized5' (84#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_spram' (85#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7032]
INFO: [Synth 8-256] done synthesizing module 'part_16kx49ram' (86#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_16kx49ram.v:5]
INFO: [Synth 8-256] done synthesizing module 'IRAM' (87#1) [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/iram.v:3]
INFO: [Synth 8-638] synthesizing module 'SPY0' [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/spy0.v:3]
INFO: [Synth 8-256] done synthesizing module 'SPY0' (88#1) [D:/FPGA/cadr/lispm/uhdl/rtl/iraml/spy0.v:3]
WARNING: [Synth 8-3848] Net mcr_addr in module/entity caddr does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/caddr.v:47]
WARNING: [Synth 8-3848] Net mcr_data_out in module/entity caddr does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/caddr.v:48]
WARNING: [Synth 8-3848] Net mcr_write in module/entity caddr does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/caddr.v:51]
INFO: [Synth 8-256] done synthesizing module 'caddr' (89#1) [D:/FPGA/cadr/lispm/uhdl/rtl/caddr.v:3]
INFO: [Synth 8-638] synthesizing module 'spy_port' [D:/FPGA/cadr/lispm/uhdl/rtl/spy_port.v:3]
	Parameter SPYU_IDLE bound to: 4'b0000 
	Parameter SPYU_RX1 bound to: 4'b0001 
	Parameter SPYU_RX2 bound to: 4'b0010 
	Parameter SPYU_OP bound to: 4'b0011 
	Parameter SPYU_OPR bound to: 4'b0100 
	Parameter SPYU_OPW1 bound to: 4'b0101 
	Parameter SPYU_OPW2 bound to: 4'b0110 
	Parameter SPYU_TX1 bound to: 4'b0111 
	Parameter SPYU_TX2 bound to: 4'b1000 
	Parameter SPYU_TX3 bound to: 4'b1001 
	Parameter SPYU_TX4 bound to: 4'b1010 
	Parameter SPYU_TX5 bound to: 4'b1011 
	Parameter SPYU_TX6 bound to: 4'b1100 
	Parameter SPYU_TX7 bound to: 4'b1101 
	Parameter SPYU_TX8 bound to: 4'b1110 
INFO: [Synth 8-638] synthesizing module 'uart' [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:3]
	Parameter FREQ bound to: 32'b00000010111110101111000010000000 
	Parameter RATE bound to: 32'b00000000000000011100001000000000 
	Parameter BITWIDTH bound to: 434 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rx_frame_err_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:129]
WARNING: [Synth 8-6014] Unused sequential element rx_over_run_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:130]
WARNING: [Synth 8-6014] Unused sequential element tx_over_run_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:228]
INFO: [Synth 8-256] done synthesizing module 'uart' (90#1) [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:3]
WARNING: [Synth 8-6014] Unused sequential element spy_bd_reg_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/spy_port.v:274]
WARNING: [Synth 8-3848] Net response in module/entity spy_port does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/spy_port.v:69]
INFO: [Synth 8-256] done synthesizing module 'spy_port' (91#1) [D:/FPGA/cadr/lispm/uhdl/rtl/spy_port.v:3]
INFO: [Synth 8-638] synthesizing module 'null_ram_controller' [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:12]
	Parameter SD_IDLE bound to: 7'b0000001 
	Parameter SD_READ bound to: 7'b0000010 
	Parameter SD_READBSY bound to: 7'b0000100 
	Parameter SD_READW bound to: 7'b0001000 
	Parameter SD_WRITE bound to: 7'b0010000 
	Parameter SD_WRITEBSY bound to: 7'b0100000 
	Parameter SD_WRITEW bound to: 7'b1000000 
	Parameter NSD_IDLE bound to: 3'b000 
	Parameter NSD_READ bound to: 3'b001 
	Parameter NSD_READBSY bound to: 3'b010 
	Parameter NSD_READW bound to: 3'b011 
	Parameter NSD_WRITE bound to: 3'b100 
	Parameter NSD_WRITEBSY bound to: 3'b101 
	Parameter NSD_WRITEW bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'part_21kx32dpram' [D:/FPGA/cadr/lispm/uhdl/rtl/part_21kx32dpram.v:5]
	Parameter RAM_SIZE bound to: 21504 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_tdpram__parameterized5' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
	Parameter MEMORY_SIZE bound to: 688128 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 2 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_SIZE bound to: 688128 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 15 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 21504 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 15 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_a.gen_douta_pipe.ena_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2045]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base__parameterized6' (91#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_tdpram__parameterized5' (91#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:7314]
INFO: [Synth 8-256] done synthesizing module 'part_21kx32dpram' (92#1) [D:/FPGA/cadr/lispm/uhdl/rtl/part_21kx32dpram.v:5]
WARNING: [Synth 8-308] ignoring empty port [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:35]
WARNING: [Synth 8-3848] Net lpddr_clk in module/entity null_ram_controller does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:240]
WARNING: [Synth 8-3848] Net c3_calib_done in module/entity null_ram_controller does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:239]
WARNING: [Synth 8-3848] Net sdram_resp_in in module/entity null_ram_controller does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:148]
WARNING: [Synth 8-3848] Net lpddr_cmd_full in module/entity null_ram_controller does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:245]
WARNING: [Synth 8-3848] Net lpddr_wr_full in module/entity null_ram_controller does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:246]
WARNING: [Synth 8-3848] Net lpddr_rd_empty in module/entity null_ram_controller does not have driver. [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:247]
INFO: [Synth 8-256] done synthesizing module 'null_ram_controller' (93#1) [D:/FPGA/cadr/lispm/uhdl/rtl/null_ram_controller.v:12]
WARNING: [Synth 8-350] instance 'rc' of module 'null_ram_controller' requires 37 connections, but only 36 given [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:324]
INFO: [Synth 8-638] synthesizing module 'mmc_block_dev' [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_block_dev.v:3]
	Parameter CMD01 bound to: 48'b010000000000000000000000000000000000000010010101 
	Parameter CMD02 bound to: 48'b010000010000000000000000000000000000000000000001 
	Parameter CMD16 bound to: 48'b010100000000000000000000000000000000000000000001 
	Parameter CMD17 bound to: 48'b010100010000000000000000000000000000000000000001 
	Parameter s_idle bound to: 7'b0000000 
	Parameter s_busy bound to: 7'b0000001 
	Parameter s_init0 bound to: 7'b0000100 
	Parameter s_init1 bound to: 7'b0000101 
	Parameter s_init2 bound to: 7'b0000110 
	Parameter s_init3 bound to: 7'b0000111 
	Parameter s_init4 bound to: 7'b0001000 
	Parameter s_init5 bound to: 7'b0001001 
	Parameter s_read0 bound to: 7'b0001010 
	Parameter s_read1 bound to: 7'b0001011 
	Parameter s_read2 bound to: 7'b0001100 
	Parameter s_read3 bound to: 7'b0001101 
	Parameter s_read4 bound to: 7'b0001110 
	Parameter s_read5 bound to: 7'b0001111 
	Parameter s_read6 bound to: 7'b0010000 
	Parameter s_write0 bound to: 7'b0010100 
	Parameter s_write1 bound to: 7'b0010101 
	Parameter s_write2 bound to: 7'b0010110 
	Parameter s_write2aa bound to: 7'b0010011 
	Parameter s_write2ab bound to: 7'b0010001 
	Parameter s_write3 bound to: 7'b0010111 
	Parameter s_write4 bound to: 7'b0011000 
	Parameter s_write5 bound to: 7'b0011001 
	Parameter s_write5a bound to: 7'b0010010 
	Parameter s_write6 bound to: 7'b0011010 
	Parameter s_write7 bound to: 7'b0011011 
	Parameter s_done0 bound to: 7'b0011100 
	Parameter s_reset bound to: 7'b0011101 
	Parameter s_reset0 bound to: 7'b0011110 
	Parameter s_reset1 bound to: 7'b0011111 
	Parameter s_reset2 bound to: 7'b0100000 
	Parameter s_reset3 bound to: 7'b0100001 
	Parameter s_reset4 bound to: 7'b0100010 
	Parameter s_reset5 bound to: 7'b0100011 
	Parameter s_reset6 bound to: 7'b0100100 
	Parameter s_reset7 bound to: 7'b0100101 
	Parameter s_reset8 bound to: 7'b0100110 
	Parameter s_reset9 bound to: 7'b0100111 
	Parameter s_reset10 bound to: 7'b0101000 
	Parameter s_reset11 bound to: 7'b0101001 
	Parameter s_reset1a bound to: 7'b0101010 
	Parameter s_reset2a bound to: 7'b0101011 
	Parameter s_reset3a bound to: 7'b0101100 
	Parameter s_reset4a bound to: 7'b0101101 
	Parameter s_reset5a bound to: 7'b0101110 
	Parameter s_reset6a bound to: 7'b0101111 
	Parameter s_reset7a bound to: 7'b0110000 
	Parameter s_reset8a bound to: 7'b0110001 
	Parameter s_reset9a bound to: 7'b0110010 
	Parameter s_reset10a bound to: 7'b0110011 
	Parameter s_init0a bound to: 7'b0110100 
	Parameter s_init1a bound to: 7'b0110101 
	Parameter s_init2a bound to: 7'b0110110 
	Parameter s_init4a bound to: 7'b0110111 
	Parameter s_init5a bound to: 7'b0111000 
	Parameter s_read0a bound to: 7'b0111001 
	Parameter s_read1a bound to: 7'b0111010 
	Parameter s_read3a bound to: 7'b0111011 
	Parameter s_read4a bound to: 7'b0111100 
	Parameter s_read5a bound to: 7'b0111101 
	Parameter s_write1a bound to: 7'b0111110 
	Parameter s_write2a bound to: 7'b0111111 
	Parameter s_write3a bound to: 7'b1000000 
	Parameter s_write4a bound to: 7'b1000001 
	Parameter s_write5aa bound to: 7'b1000010 
	Parameter s_write5b bound to: 7'b1000011 
	Parameter s_write6a bound to: 7'b1000100 
INFO: [Synth 8-638] synthesizing module 'mmc_wrapper' [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_wrapper.v:6]
INFO: [Synth 8-638] synthesizing module 'mmc' [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:5]
	Parameter FREQ bound to: 32'b00000010111110101111000010000000 
	Parameter RATE_HI bound to: 32'b00000000100110001001011010000000 
	Parameter RATE_LO bound to: 32'b00000000000000011000011010100000 
	Parameter s0 bound to: 4'b0000 
	Parameter s_cmd0 bound to: 4'b0100 
	Parameter s_cmd1 bound to: 4'b0101 
	Parameter s_wr0 bound to: 4'b0110 
	Parameter s_rd0 bound to: 4'b0111 
	Parameter s_init0 bound to: 4'b1000 
	Parameter s_init1 bound to: 4'b1001 
	Parameter s_stp0 bound to: 4'b1010 
	Parameter s_stp1 bound to: 4'b1011 
	Parameter s_done0 bound to: 4'b1100 
	Parameter s_done1 bound to: 4'b1101 
	Parameter s_done2 bound to: 4'b1110 
	Parameter BITWIDTH_HI bound to: 5 - type: integer 
	Parameter BITWIDTH_LO bound to: 500 - type: integer 
	Parameter BITWIDTH_LO_MIDCNT bound to: 250 - type: integer 
	Parameter BITWIDTH_LO_MAXCNT bound to: 499 - type: integer 
	Parameter BITWIDTH_LO_1QTR bound to: 125 - type: integer 
	Parameter BITWIDTH_LO_3QTR bound to: 375 - type: integer 
	Parameter BITWIDTH_HI_MIDCNT bound to: 2 - type: integer 
	Parameter BITWIDTH_HI_MAXCNT bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sclk_state_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:241]
WARNING: [Synth 8-6014] Unused sequential element s_rd_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:294]
WARNING: [Synth 8-6014] Unused sequential element s_wr_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:295]
WARNING: [Synth 8-6014] Unused sequential element s_send_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:296]
INFO: [Synth 8-256] done synthesizing module 'mmc' (94#1) [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:5]
INFO: [Synth 8-256] done synthesizing module 'mmc_wrapper' (95#1) [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_wrapper.v:6]
WARNING: [Synth 8-567] referenced signal 'inited' should be on the sensitivity list [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_block_dev.v:311]
WARNING: [Synth 8-567] referenced signal 'lba32' should be on the sensitivity list [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_block_dev.v:311]
WARNING: [Synth 8-567] referenced signal 'wc' should be on the sensitivity list [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_block_dev.v:311]
WARNING: [Synth 8-567] referenced signal 'bc' should be on the sensitivity list [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_block_dev.v:311]
WARNING: [Synth 8-567] referenced signal 'data_hold' should be on the sensitivity list [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_block_dev.v:311]
INFO: [Synth 8-256] done synthesizing module 'mmc_block_dev' (96#1) [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_block_dev.v:3]
INFO: [Synth 8-638] synthesizing module 'vga_display' [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:3]
	Parameter H_DISP bound to: 1280 - type: integer 
	Parameter V_DISP bound to: 1024 - type: integer 
	Parameter BOX_WIDTH bound to: 768 - type: integer 
	Parameter BOX_HEIGHT bound to: 896 - type: integer 
	Parameter H_FPORCH bound to: 16 - type: integer 
	Parameter H_SYNC bound to: 100 - type: integer 
	Parameter H_BPORCH bound to: 200 - type: integer 
	Parameter V_FPORCH bound to: 1 - type: integer 
	Parameter V_SYNC bound to: 3 - type: integer 
	Parameter V_BPORCH bound to: 38 - type: integer 
	Parameter H_BOX_OFFSET bound to: 256 - type: integer 
	Parameter V_BOX_OFFSET bound to: 64 - type: integer 
	Parameter H_COUNTER_MAX bound to: 1596 - type: integer 
	Parameter V_COUNTER_MAX bound to: 1066 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element v_pos_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:140]
INFO: [Synth 8-256] done synthesizing module 'vga_display' (97#1) [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:3]
INFO: [Synth 8-638] synthesizing module 'ps2_support' [D:/FPGA/cadr/lispm/uhdl/rtl/ps2_support.v:3]
INFO: [Synth 8-638] synthesizing module 'keyboard' [D:/FPGA/cadr/lispm/uhdl/rtl/keyboard.v:3]
INFO: [Synth 8-638] synthesizing module 'ps2' [D:/FPGA/cadr/lispm/uhdl/rtl/ps2.v:18]
	Parameter FREQ bound to: 50000 - type: integer 
	Parameter PS2_FREQ bound to: 10 - type: integer 
	Parameter TIMEOUT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ps2' (98#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ps2.v:18]
INFO: [Synth 8-638] synthesizing module 'scancode_convert' [D:/FPGA/cadr/lispm/uhdl/rtl/scancode_convert.v:5]
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_E0 bound to: 3'b001 
	Parameter S_F0 bound to: 3'b010 
	Parameter S_E0F0 bound to: 3'b011 
	Parameter S_CONVERT_DOWN bound to: 3'b100 
	Parameter S_CONVERT_UP bound to: 3'b101 
	Parameter S_STROBE bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'scancode_rom' [D:/FPGA/cadr/lispm/uhdl/rtl/scancode_rom.v:3]
	Parameter LM_K_BREAK bound to: 8'b01110111 
	Parameter LM_K_CLEAR_INPUT bound to: 8'b01001000 
	Parameter LM_K_CALL bound to: 8'b01000111 
	Parameter LM_K_TERMINAL bound to: 8'b00100000 
	Parameter LM_K_MACRO bound to: 8'b01000000 
	Parameter LM_K_HELP bound to: 8'b01001110 
	Parameter LM_K_RUBOUT bound to: 8'b00010011 
	Parameter LM_K_OVERSTRIKE bound to: 8'b01110000 
	Parameter LM_K_TAB bound to: 8'b00010010 
	Parameter LM_K_LINE bound to: 8'b00011110 
	Parameter LM_K_DELETE bound to: 8'b01101111 
	Parameter LM_K_PAGE bound to: 8'b00101000 
	Parameter LM_K_CLEAR_SCREEN bound to: 8'b00101000 
	Parameter LM_K_RETURN bound to: 8'b01011110 
	Parameter LM_K_QUOTE bound to: 8'b01010000 
	Parameter LM_K_HOLD_OUTPUT bound to: 8'b00011000 
	Parameter LM_K_STOP_OUTPUT bound to: 8'b01111000 
	Parameter LM_K_ABORT bound to: 8'b00110111 
	Parameter LM_K_RESUME bound to: 8'b00100111 
	Parameter LM_K_STATUS bound to: 8'b00100110 
	Parameter LM_K_END bound to: 8'b01101110 
	Parameter LM_K_ROMAN_I bound to: 8'b01000001 
	Parameter LM_K_ROMAN_II bound to: 8'b00000001 
	Parameter LM_K_ROMAN_III bound to: 8'b01000010 
	Parameter LM_K_ROMAN_IV bound to: 8'b00000010 
	Parameter LM_K_HAND_UP bound to: 8'b01000110 
	Parameter LM_K_HAND_DOWN bound to: 8'b01111110 
	Parameter LM_K_HAND_LEFT bound to: 8'b01001111 
	Parameter LM_K_HAND_RIGHT bound to: 8'b00001111 
	Parameter LM_K_SYSTEM bound to: 8'b01100001 
	Parameter LM_K_NETWORK bound to: 8'b00100010 
	Parameter LM_SH_LEFT_SHIFT bound to: 8'b00010100 
	Parameter LM_SH_LEFT_GREEK bound to: 8'b00100100 
	Parameter LM_SH_LEFT_TOP bound to: 8'b01000100 
	Parameter LM_SH_LEFT_CONTROL bound to: 8'b00010000 
	Parameter LM_SH_LEFT_META bound to: 8'b00100101 
	Parameter LM_SH_LEFT_SUPER bound to: 8'b00000101 
	Parameter LM_SH_LEFT_HYPER bound to: 8'b01100101 
	Parameter LM_SH_RIGHT_SHIFT bound to: 8'b00010101 
	Parameter LM_SH_RIGHT_GREEK bound to: 8'b00011101 
	Parameter LM_SH_RIGHT_TOP bound to: 8'b01101101 
	Parameter LM_SH_RIGHT_CONTROL bound to: 8'b00010110 
	Parameter LM_SH_RIGHT_META bound to: 8'b01110101 
	Parameter LM_SH_RIGHT_SUPER bound to: 8'b00110101 
	Parameter LM_SH_RIGHT_HYPER bound to: 8'b01111101 
	Parameter LM_SH_CAPSLOCK bound to: 8'b01010101 
	Parameter LM_SH_ALTLOCK bound to: 8'b00001101 
	Parameter LM_SH_MODELOCK bound to: 8'b00000011 
INFO: [Synth 8-256] done synthesizing module 'scancode_rom' (99#1) [D:/FPGA/cadr/lispm/uhdl/rtl/scancode_rom.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/cadr/lispm/uhdl/rtl/scancode_convert.v:99]
WARNING: [Synth 8-6014] Unused sequential element f0_prefix_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/scancode_convert.v:89]
INFO: [Synth 8-256] done synthesizing module 'scancode_convert' (100#1) [D:/FPGA/cadr/lispm/uhdl/rtl/scancode_convert.v:5]
INFO: [Synth 8-256] done synthesizing module 'keyboard' (101#1) [D:/FPGA/cadr/lispm/uhdl/rtl/keyboard.v:3]
INFO: [Synth 8-638] synthesizing module 'mouse' [D:/FPGA/cadr/lispm/uhdl/rtl/mouse.v:3]
	Parameter M_IDLE bound to: 5'b00000 
	Parameter M_POLL1 bound to: 5'b00001 
	Parameter M_POLL2 bound to: 5'b00010 
	Parameter M_RX1A bound to: 5'b00011 
	Parameter M_RX1B bound to: 5'b00100 
	Parameter M_RX2A bound to: 5'b00101 
	Parameter M_RX2B bound to: 5'b00110 
	Parameter M_RX3A bound to: 5'b00111 
	Parameter M_RX3B bound to: 5'b01000 
	Parameter M_RX4A bound to: 5'b01001 
	Parameter M_RX4B bound to: 5'b01010 
INFO: [Synth 8-638] synthesizing module 'ps2_send' [D:/FPGA/cadr/lispm/uhdl/rtl/ps2_send.v:7]
	Parameter FREQ bound to: 25000 - type: integer 
	Parameter PS2_FREQ bound to: 10 - type: integer 
	Parameter DELAY bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ps2_send' (102#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ps2_send.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/cadr/lispm/uhdl/rtl/mouse.v:136]
WARNING: [Synth 8-6014] Unused sequential element m_b1_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mouse.v:129]
INFO: [Synth 8-256] done synthesizing module 'mouse' (103#1) [D:/FPGA/cadr/lispm/uhdl/rtl/mouse.v:3]
INFO: [Synth 8-256] done synthesizing module 'ps2_support' (104#1) [D:/FPGA/cadr/lispm/uhdl/rtl/ps2_support.v:3]
INFO: [Synth 8-256] done synthesizing module 'cadr_unit' (105#1) [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:13]
WARNING: [Synth 8-3331] design mouse has unconnected port ps2_data_in
WARNING: [Synth 8-3331] design vga_display has unconnected port clk
WARNING: [Synth 8-3331] design mmc_block_dev has unconnected port bd_addr[23]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized6 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized6 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized6 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized6 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized6 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized6 has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design part_21kx32dpram has unconnected port reset
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port lpddr_clk_out
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port lpddr_calib_done
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sysclk_in
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port lpddr_reset
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port prefetch
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port fetch
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port machrun
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[13]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[12]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[11]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[10]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[9]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[8]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[7]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[6]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[5]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[4]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[3]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[2]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[1]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_addr[0]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[48]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[47]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[46]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[45]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[44]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[43]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[42]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[41]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[40]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[39]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[38]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[37]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[36]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[35]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[34]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[33]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[32]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[31]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[30]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[29]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[28]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[27]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[26]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[25]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[24]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[23]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[22]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[21]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[20]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[19]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[18]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[17]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[16]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[15]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[14]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[13]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[12]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[11]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[10]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[9]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[8]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[7]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[6]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[5]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[4]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[3]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[2]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[1]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_data_in[0]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port mcr_write
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[16]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[15]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[14]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[13]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[12]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[11]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[10]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[9]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[8]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[7]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[6]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[5]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[4]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[3]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[2]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[1]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_addr[0]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_data_in[31]
WARNING: [Synth 8-3331] design null_ram_controller has unconnected port sdram_data_in[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 578.473 ; gain = 272.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cpu:disk_state_in[4] to constant 0 [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:246]
WARNING: [Synth 8-3295] tying undriven pin cpu:disk_state_in[3] to constant 0 [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:246]
WARNING: [Synth 8-3295] tying undriven pin cpu:disk_state_in[2] to constant 0 [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:246]
WARNING: [Synth 8-3295] tying undriven pin cpu:disk_state_in[1] to constant 0 [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:246]
WARNING: [Synth 8-3295] tying undriven pin cpu:disk_state_in[0] to constant 0 [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:246]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 578.473 ; gain = 272.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_amem01/i_AMEM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_amem01/i_AMEM/xpm_memory_tdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_pdl01/i_PDL/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_pdl01/i_PDL/xpm_memory_tdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_dram02/i_DRAM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_dram02/i_DRAM/xpm_memory_tdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_mmem/i_MMEM/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_mmem/i_MMEM/xpm_memory_tdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_spc/i_SPC/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_spc/i_SPC/xpm_memory_tdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_vmem0/i_VMEM0/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_vmem0/i_VMEM0/xpm_memory_tdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_vmem12/i_VMEM1/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'cpu/cadr_vmem12/i_VMEM1/xpm_memory_tdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rc/vram/xpm_memory_tdpram_inst'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'rc/vram/xpm_memory_tdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/cadr_unit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/cadr_unit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 894.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 894.813 ; gain = 589.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 894.813 ; gain = 589.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for cpu/cadr_amem01/i_AMEM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/cadr_dram02/i_DRAM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/cadr_mmem/i_MMEM/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/cadr_pdl01/i_PDL/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/cadr_spc/i_SPC/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/cadr_vmem0/i_VMEM0/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpu/cadr_vmem12/i_VMEM1/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rc/vram/xpm_memory_tdpram_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 894.813 ; gain = 589.188
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cpu_state_reg' in module 'support'
INFO: [Synth 8-802] inferred FSM for state register 'reset_state_reg' in module 'support'
INFO: [Synth 8-5544] ROM "cpu_state4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_state_next4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element lpddr_reset_holdoff_cnt_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/support.v:89]
WARNING: [Synth 8-6014] Unused sequential element sys_medcount_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/support.v:159]
WARNING: [Synth 8-6014] Unused sequential element sys_slowcount_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/support.v:167]
INFO: [Synth 8-5546] ROM "addr_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "disk_cmd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "deassert_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "disk_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "disk_clp" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "disk_cyl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "disk_head" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addrout2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "writeout_reg0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wc_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_disk.v:439]
INFO: [Synth 8-5546] ROM "set_tv_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_tv_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mouse_rawy_reg[1:0]' into 'mouse_rawx_reg[1:0]' [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:270]
WARNING: [Synth 8-6014] Unused sequential element mouse_rawy_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:270]
INFO: [Synth 8-5546] ROM "iob_csr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iob_rdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hz60_enabled" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "us_clock" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element hz60_counter_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:211]
WARNING: [Synth 8-6014] Unused sequential element hz60_clock_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:217]
WARNING: [Synth 8-6014] Unused sequential element us_clock_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:240]
INFO: [Synth 8-5546] ROM "clear_bus_status" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_bus_ints" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "timeout_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timeout_count_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/busint.v:424]
INFO: [Synth 8-5544] ROM "timeout_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "aeqm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "q" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32prom_maskleft.v:19]
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32prom_maskright.v:19]
INFO: [Synth 8-5544] ROM "div1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element spcptr_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spc.v:26]
INFO: [Synth 8-5546] ROM "rx_bit_middle0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_bit_end0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_bit_start0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_bit_end0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element rx_bit_cnt_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:127]
WARNING: [Synth 8-6014] Unused sequential element rx_bit_time_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:128]
WARNING: [Synth 8-6014] Unused sequential element tx_bit_time_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:224]
INFO: [Synth 8-5544] ROM "spyu_next_state15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "spyu_next_state15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element bit_time_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:117]
WARNING: [Synth 8-6014] Unused sequential element bitcount_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:215]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mmc_block_dev'
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mmc_hispeed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_inited" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inc_bc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clear_wc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mmc_stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mmc_lospeed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mmc_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mmc_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element wc_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_block_dev.v:218]
WARNING: [Synth 8-6014] Unused sequential element h_counter_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:76]
WARNING: [Synth 8-6014] Unused sequential element v_counter_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:79]
WARNING: [Synth 8-6014] Unused sequential element h_pos_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:126]
WARNING: [Synth 8-6014] Unused sequential element v_addr_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:215]
WARNING: [Synth 8-6014] Unused sequential element timer_r_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/ps2.v:79]
WARNING: [Synth 8-6014] Unused sequential element bitcnt_r_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/ps2.v:87]
INFO: [Synth 8-5544] ROM "keycode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "e0_prefix" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "m_b2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_b3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_b4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_full" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_b2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_b3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_b4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_full" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element clkcnt_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:480]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                          0000001 |                              000
                  iSTATE |                          0000010 |                              001
                 iSTATE0 |                          0001000 |                              010
                 iSTATE1 |                          0010000 |                              011
                 iSTATE2 |                          0100000 |                              100
                 iSTATE5 |                          1000000 |                              101
*
                 iSTATE4 |                          0000100 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cpu_state_reg' using encoding 'one-hot' in module 'support'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0010000 |                              000
                 iSTATE0 |                          0001000 |                              001
                 iSTATE1 |                          0100000 |                              010
                 iSTATE5 |                          1000000 |                              011
*
                 iSTATE2 |                          0000001 |                              100
                 iSTATE3 |                          0000010 |                              110
                 iSTATE4 |                          0000100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reset_state_reg' using encoding 'one-hot' in module 'support'
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_wr_b.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_idle |                          0000000 |                          0000000
                 s_init0 |                          0000010 |                          0000100
                 s_reset |                          0000001 |                          0011101
                s_reset0 |                          0000100 |                          0011110
                s_reset1 |                          0000101 |                          0011111
               s_reset1a |                          0000110 |                          0101010
                s_reset2 |                          0000111 |                          0100000
               s_reset2a |                          0001000 |                          0101011
                s_reset3 |                          0001001 |                          0100001
               s_reset3a |                          0001010 |                          0101100
                s_reset4 |                          0001011 |                          0100010
               s_reset4a |                          0001100 |                          0101101
                s_reset5 |                          0001101 |                          0100011
               s_reset5a |                          0001110 |                          0101110
                s_reset7 |                          0001111 |                          0100101
               s_reset7a |                          0010010 |                          0110000
                s_reset8 |                          0010011 |                          0100110
               s_reset8a |                          0010100 |                          0110001
                s_reset9 |                          0010101 |                          0100111
               s_reset9a |                          0010110 |                          0110010
               s_reset10 |                          0010111 |                          0101000
              s_reset10a |                          0011000 |                          0110011
               s_reset11 |                          0011001 |                          0101001
                  s_busy |                          0000011 |                          0000001
                s_reset6 |                          0010000 |                          0100100
               s_reset6a |                          0010001 |                          0101111
                s_init0a |                          0011010 |                          0110100
                 s_init1 |                          0011011 |                          0000101
                s_init1a |                          0011100 |                          0110101
                 s_init2 |                          0011101 |                          0000110
                s_init2a |                          0011110 |                          0110110
                 s_init3 |                          0011111 |                          0000111
                 s_init5 |                          0100001 |                          0001001
                s_init5a |                          0100101 |                          0111000
                s_write0 |                          0100110 |                          0010100
                s_write1 |                          0110010 |                          0010101
               s_write1a |                          0110011 |                          0111110
                s_write2 |                          0110100 |                          0010110
               s_write2a |                          0110101 |                          0111111
              s_write2ab |                          0110110 |                          0010001
                s_write3 |                          0111000 |                          0010111
               s_write3a |                          0111001 |                          1000000
                s_write4 |                          0111010 |                          0011000
               s_write4a |                          0111011 |                          1000001
                s_write5 |                          0111100 |                          0011001
               s_write5a |                          0111101 |                          0010010
              s_write5aa |                          0111110 |                          1000010
               s_write5b |                          0111111 |                          1000011
                s_write6 |                          1000000 |                          0011010
               s_write6a |                          1000001 |                          1000100
                s_write7 |                          1000010 |                          0011011
              s_write2aa |                          0110111 |                          0010011
                 s_init4 |                          0100010 |                          0001000
                s_init4a |                          0100011 |                          0110111
                 s_read0 |                          0100100 |                          0001010
                s_read0a |                          0100111 |                          0111001
                 s_read1 |                          0101000 |                          0001011
                s_read1a |                          0101001 |                          0111010
                 s_read2 |                          0101010 |                          0001100
                 s_read3 |                          0101011 |                          0001101
                s_read3a |                          0101100 |                          0111011
                 s_read4 |                          0101101 |                          0001110
                s_read4a |                          0101110 |                          0111100
                 s_read5 |                          0101111 |                          0001111
                s_read5a |                          0110000 |                          0111101
                 s_read6 |                          0110001 |                          0010000
                 s_done0 |                          0100000 |                          0011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mmc_block_dev'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 894.813 ; gain = 589.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   6 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 36    
	   2 Input      1 Bit         XORs := 3     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               63 Bit    Registers := 2     
	               49 Bit    Registers := 4     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 36    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 5     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 4     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 14    
	               14 Bit    Registers := 6     
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 14    
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 102   
+---RAMs : 
	             784K Bit         RAMs := 1     
	             672K Bit         RAMs := 1     
	              34K Bit         RAMs := 1     
	              32K Bit         RAMs := 2     
	              24K Bit         RAMs := 1     
	              10K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
	              608 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 3     
	   3 Input     49 Bit        Muxes := 1     
	   9 Input     48 Bit        Muxes := 1     
	   3 Input     48 Bit        Muxes := 1     
	  67 Input     48 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 33    
	   8 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	  16 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 10    
	   3 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 5     
	  67 Input      8 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	  87 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	  68 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 14    
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 30    
	   6 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 59    
	   8 Input      4 Bit        Muxes := 2     
	  10 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 9     
	   8 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	  23 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 132   
	   5 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 18    
	  23 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 6     
	  67 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cadr_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module support 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module xbus_disk 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 1     
	  23 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  23 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 5     
	  23 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
Module xbus_tv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xbus_io 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
Module xbus_unibus 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 5     
Module xbus_spy 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module busint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module ACTL 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module Summodule 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
Module ALU01 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ALUC4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module CONTRL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 4     
+---RAMs : 
	              34K Bit         RAMs := 1     
Module part_32x8prom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
Module DSPCTL 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module FLAG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module IREG 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module IWR 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 1     
+---Muxes : 
	   3 Input     49 Bit        Muxes := 1     
Module L 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module LC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module LCC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 3     
Module LPC 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module MCTL 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module MD 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module MDS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module MO01 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module part_32x32prom_maskleft 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module part_32x32prom_maskright 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
+---Muxes : 
	   4 Input     14 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PDLCTL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module PDLPTR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Q 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module SHIFT01 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module SMCTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module SOURCE 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 4     
+---RAMs : 
	              608 Bit         RAMs := 1     
Module SPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module SPCW 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module SPY124 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module VCTL1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module VCTL2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
Module VMA 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module VMAS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module xpm_memory_base__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module DEBUG 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
+---Muxes : 
	   2 Input     49 Bit        Muxes := 2     
Module OLORD1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module OLORD2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OPCS 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module part_512x49prom 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module xpm_memory_base__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               49 Bit    Registers := 2     
+---RAMs : 
	             784K Bit         RAMs := 1     
Module SPY0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module caddr 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 30    
	  12 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module spy_port 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 21    
	   6 Input      4 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---RAMs : 
	             672K Bit         RAMs := 1     
Module null_ram_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   9 Input      7 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mmc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   9 Input     48 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 30    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 5     
Module mmc_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 2     
	               14 Bit    Registers := 2     
Module mmc_block_dev 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     48 Bit        Muxes := 1     
	  67 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  67 Input      8 Bit        Muxes := 1     
	  87 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  68 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	  67 Input      1 Bit        Muxes := 13    
Module vga_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ps2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module scancode_convert 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module keyboard 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ps2_send 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module mouse 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  14 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 3     
Module ps2_support 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element lpddr_reset_holdoff_cnt_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/support.v:89]
WARNING: [Synth 8-6014] Unused sequential element sys_slowcount_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/support.v:167]
WARNING: [Synth 8-6014] Unused sequential element sys_medcount_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/support.v:159]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_disk.v:405]
INFO: [Synth 8-5546] ROM "addr_match" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wc_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_disk.v:439]
INFO: [Synth 8-5546] ROM "set_tv_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "iob_csr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "us_clock" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element hz60_counter_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:211]
WARNING: [Synth 8-6014] Unused sequential element us_clock_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:240]
WARNING: [Synth 8-6014] Unused sequential element hz60_clock_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/xbus_io.v:217]
WARNING: [Synth 8-6014] Unused sequential element timeout_count_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/busint.v:424]
INFO: [Synth 8-5546] ROM "aeqm" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_MSKR/q_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32prom_maskleft.v:19]
WARNING: [Synth 8-6014] Unused sequential element i_MSKL/q_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x32prom_maskright.v:19]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'cadr_dspctl/i_DMASK/q_reg' and it is trimmed from '8' to '7' bits. [D:/FPGA/cadr/lispm/uhdl/rtl/part_32x8prom.v:19]
WARNING: [Synth 8-6014] Unused sequential element cadr_spc/spcptr_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/cadr/spc.v:26]
INFO: [Synth 8-5544] ROM "p_2_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "spy_uart/tx_bit_end0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spy_uart/tx_bit_start0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spy_uart/rx_bit_end0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spy_uart/rx_bit_middle0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element spy_uart/tx_bit_time_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:224]
WARNING: [Synth 8-6014] Unused sequential element spy_uart/rx_bit_time_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:128]
WARNING: [Synth 8-6014] Unused sequential element spy_uart/rx_bit_cnt_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/uart.v:127]
INFO: [Synth 8-5546] ROM "O550" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data61" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mmc_wrapper/mmc/bit_time_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:117]
WARNING: [Synth 8-6014] Unused sequential element mmc_wrapper/mmc/bitcount_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc.v:215]
WARNING: [Synth 8-6014] Unused sequential element wc_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/mmc_block_dev.v:218]
WARNING: [Synth 8-6014] Unused sequential element h_counter_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:76]
WARNING: [Synth 8-6014] Unused sequential element h_pos_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:126]
WARNING: [Synth 8-6014] Unused sequential element v_counter_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:79]
WARNING: [Synth 8-6014] Unused sequential element v_addr_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/vga_display.v:215]
WARNING: [Synth 8-6014] Unused sequential element keyboard/ps2/timer_r_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/ps2.v:79]
WARNING: [Synth 8-6014] Unused sequential element keyboard/ps2/bitcnt_r_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/ps2.v:87]
WARNING: [Synth 8-6014] Unused sequential element mouse/ps2_in/timer_r_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/ps2.v:79]
WARNING: [Synth 8-6014] Unused sequential element mouse/ps2_in/bitcnt_r_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/rtl/ps2.v:87]
WARNING: [Synth 8-6014] Unused sequential element clkcnt_reg was removed.  [D:/FPGA/cadr/lispm/uhdl/tb/cadr_unit.v:480]
INFO: [Synth 8-3971] The signal gen_wr_a.gen_word_narrow.mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_b.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[14]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[60]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[14]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[60]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[15]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[17]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[15]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[17]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[16]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[18]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[16]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[18]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[17]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[19]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[17]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[19]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[18]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[21]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[18]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[21]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[19]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[20]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[19]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[20]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[20]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[55]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[20]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[55]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\disk/lba_reg[0] )
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[55]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[56]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[55]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[56]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[56]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[59]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[56]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[59]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/scancode_convert/keycode_reg[14]' (FDRE) to 'ps2_support/keyboard/scancode_convert/keycode_reg[15]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/scancode_convert/keycode_reg[13]' (FDRE) to 'ps2_support/keyboard/scancode_convert/keycode_reg[15]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/scancode_convert/keycode_reg[15]' (FDRE) to 'ps2_support/keyboard/scancode_convert/keycode_reg[12]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/scancode_convert/keycode_reg[12]' (FDRE) to 'ps2_support/keyboard/scancode_convert/keycode_reg[11]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/scancode_convert/keycode_reg[11]' (FDRE) to 'ps2_support/keyboard/scancode_convert/keycode_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/scancode_convert/keycode_reg[9]' (FDRE) to 'ps2_support/keyboard/scancode_convert/keycode_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/scancode_convert/keycode_reg[10]' (FDRE) to 'ps2_support/keyboard/scancode_convert/keycode_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps2_support/\keyboard/scancode_convert/keycode_reg[7] )
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[59]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc0_reg[61]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/data_reg[14]' (FDR) to 'ps2_support/keyboard/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/data_reg[13]' (FDR) to 'ps2_support/keyboard/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/data_reg[15]' (FDR) to 'ps2_support/keyboard/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/data_reg[12]' (FDR) to 'ps2_support/keyboard/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/data_reg[11]' (FDR) to 'ps2_support/keyboard/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/data_reg[9]' (FDR) to 'ps2_support/keyboard/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'ps2_support/keyboard/data_reg[10]' (FDR) to 'ps2_support/keyboard/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[59]' (FDR) to 'mmc_bd/mmc_wrapper/sampled2mmc1_reg[61]'
INFO: [Synth 8-3886] merging instance 'ps2_support/kb_data_reg[14]' (FDR) to 'ps2_support/kb_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ps2_support/kb_data_reg[13]' (FDR) to 'ps2_support/kb_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'ps2_support/kb_data_reg[15]' (FDR) to 'ps2_support/kb_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'ps2_support/kb_data_reg[12]' (FDR) to 'ps2_support/kb_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'ps2_support/ms_x_reg[11]' (FDR) to 'ps2_support/ms_x_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/ms_y_reg[11]' (FDR) to 'ps2_support/ms_y_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/kb_data_reg[11]' (FDR) to 'ps2_support/kb_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/ms_x_reg[8]' (FDR) to 'ps2_support/ms_x_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/ms_y_reg[8]' (FDR) to 'ps2_support/ms_y_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/ms_x_reg[9]' (FDR) to 'ps2_support/ms_x_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/ms_y_reg[9]' (FDR) to 'ps2_support/ms_y_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/kb_data_reg[9]' (FDR) to 'ps2_support/kb_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'ps2_support/kb_data_reg[10]' (FDR) to 'ps2_support/kb_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'busint/disk/disk_ma_reg[28]' (FDRE) to 'busint/disk/disk_ma_reg[27]'
INFO: [Synth 8-3886] merging instance 'busint/disk/disk_ma_reg[27]' (FDRE) to 'busint/disk/disk_ma_reg[26]'
INFO: [Synth 8-3886] merging instance 'busint/disk/disk_ma_reg[26]' (FDRE) to 'busint/disk/disk_ma_reg[31]'
INFO: [Synth 8-3886] merging instance 'busint/disk/disk_ma_reg[31]' (FDRE) to 'busint/disk/disk_ma_reg[30]'
INFO: [Synth 8-3886] merging instance 'busint/disk/disk_ma_reg[30]' (FDRE) to 'busint/disk/disk_ma_reg[29]'
INFO: [Synth 8-3886] merging instance 'busint/disk/disk_ma_reg[29]' (FDRE) to 'busint/disk/disk_ma_reg[24]'
INFO: [Synth 8-3886] merging instance 'busint/disk/disk_ma_reg[24]' (FDRE) to 'busint/disk/disk_ma_reg[25]'
INFO: [Synth 8-3886] merging instance 'busint/disk/disk_ma_reg[25]' (FDRE) to 'busint/disk/disk_ma_reg[22]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/xbus_int_reg' (FDRE) to 'busint/io/mouse_rawx_reg[0]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[30]' (FDE) to 'busint/io/iob_key_scan_reg[31]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[29]' (FDE) to 'busint/io/iob_key_scan_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\unibus/unibus_int_reg )
INFO: [Synth 8-3886] merging instance 'busint/io/mouse_rawx_reg[1]' (FDRE) to 'busint/io/mouse_rawx_reg[0]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[31]' (FDE) to 'busint/io/iob_key_scan_reg[28]'
INFO: [Synth 8-3886] merging instance 'busint/io/mouse_rawx_reg[0]' (FDRE) to 'busint/io/iob_rdy_reg[3]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[28]' (FDE) to 'busint/io/iob_key_scan_reg[27]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[27]' (FDE) to 'busint/io/iob_key_scan_reg[26]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/unibus_vector_reg[6]' (FDRE) to 'busint/unibus/unibus_vector_reg[7]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[24]' (FDE) to 'busint/io/iob_key_scan_reg[26]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/unibus_vector_reg[7]' (FDRE) to 'busint/unibus/unibus_vector_reg[5]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[25]' (FDE) to 'busint/io/iob_key_scan_reg[26]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[26]' (FDE) to 'busint/io/iob_key_scan_reg[18]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/unibus_vector_reg[5]' (FDRE) to 'busint/unibus/unibus_vector_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\io/iob_rdy_reg[3] )
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[23]' (FDE) to 'busint/io/iob_key_scan_reg[22]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/unibus_vector_reg[2]' (FDRE) to 'busint/unibus/unibus_vector_reg[4]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[20]' (FDE) to 'busint/io/iob_key_scan_reg[22]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/unibus_vector_reg[3]' (FDRE) to 'busint/unibus/unibus_vector_reg[4]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[21]' (FDE) to 'busint/io/iob_key_scan_reg[22]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/unibus_vector_reg[4]' (FDRE) to 'busint/unibus/unibus_vector_reg[1]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[22]' (FDE) to 'busint/io/iob_key_scan_reg[19]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/unibus_vector_reg[1]' (FDRE) to 'busint/unibus/unibus_vector_reg[0]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[19]' (FDE) to 'busint/io/iob_key_scan_reg[16]'
INFO: [Synth 8-3886] merging instance 'busint/io/iob_key_scan_reg[17]' (FDE) to 'busint/io/iob_key_scan_reg[18]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\unibus/unibus_vector_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\io/iob_key_scan_reg[18] )
INFO: [Synth 8-3886] merging instance 'busint/disk/disk_ma_reg[22]' (FDRE) to 'busint/disk/disk_ma_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\disk/disk_ma_reg[23] )
INFO: [Synth 8-3886] merging instance 'cpu/cadr_prom01/i_PROM/q_reg[38]' (FD) to 'cpu/cadr_prom01/i_PROM/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu/cadr_prom01/i_PROM/q_reg[39]' (FD) to 'cpu/cadr_prom01/i_PROM/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu/cadr_prom01/i_PROM/q_reg[40]' (FD) to 'cpu/cadr_prom01/i_PROM/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'cpu/cadr_prom01/i_PROM/q_reg[41]' (FD) to 'cpu/cadr_prom01/i_PROM/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'busint/spy/dataout_reg[28]' (FDRE) to 'busint/spy/dataout_reg[27]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/dataout_reg[28]' (FDE) to 'busint/unibus/dataout_reg[31]'
INFO: [Synth 8-3886] merging instance 'busint/spy/dataout_reg[27]' (FDRE) to 'busint/spy/dataout_reg[26]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/dataout_reg[27]' (FDE) to 'busint/unibus/dataout_reg[31]'
INFO: [Synth 8-3886] merging instance 'busint/spy/dataout_reg[26]' (FDRE) to 'busint/spy/dataout_reg[31]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/dataout_reg[26]' (FDE) to 'busint/unibus/dataout_reg[31]'
INFO: [Synth 8-3886] merging instance 'busint/spy/dataout_reg[31]' (FDRE) to 'busint/spy/dataout_reg[30]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/dataout_reg[31]' (FDE) to 'busint/unibus/dataout_reg[30]'
INFO: [Synth 8-3886] merging instance 'busint/spy/dataout_reg[30]' (FDRE) to 'busint/spy/dataout_reg[29]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/dataout_reg[30]' (FDE) to 'busint/unibus/dataout_reg[29]'
INFO: [Synth 8-3886] merging instance 'busint/spy/dataout_reg[29]' (FDRE) to 'busint/spy/dataout_reg[24]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/dataout_reg[29]' (FDE) to 'busint/unibus/dataout_reg[25]'
INFO: [Synth 8-3886] merging instance 'busint/spy/dataout_reg[24]' (FDRE) to 'busint/spy/dataout_reg[25]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/dataout_reg[24]' (FDE) to 'busint/unibus/dataout_reg[25]'
INFO: [Synth 8-3886] merging instance 'busint/spy/dataout_reg[25]' (FDRE) to 'busint/spy/dataout_reg[19]'
INFO: [Synth 8-3886] merging instance 'busint/unibus/dataout_reg[25]' (FDE) to 'busint/unibus/dataout_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\spy/dataout_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\unibus/dataout_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ps2_support/\mouse/m_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\tv/fb_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/\cadr_prom01/i_PROM /\q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (spy_port/\spy_uart/tx_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu/\cadr_olord2/statstop_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\io/iob_key_scan_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (busint/\unibus/dataout_reg[2] )
WARNING: [Synth 8-3332] Sequential element (lpddr_reset_holdoff_cnt_reg[3]) is unused and will be removed from module support.
WARNING: [Synth 8-3332] Sequential element (lpddr_reset_holdoff_cnt_reg[2]) is unused and will be removed from module support.
WARNING: [Synth 8-3332] Sequential element (lpddr_reset_holdoff_cnt_reg[1]) is unused and will be removed from module support.
WARNING: [Synth 8-3332] Sequential element (lpddr_reset_holdoff_cnt_reg[0]) is unused and will be removed from module support.
WARNING: [Synth 8-3332] Sequential element (disk/disk_ma_reg[23]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (disk/reg_dataout_reg[31]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (disk/lba_reg[23]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (disk/lba_reg[0]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (tv/fb_state_reg[2]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (io/iob_key_scan_reg[7]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (unibus/clear_bus_ints_reg) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (unibus/unibus_vector_reg[0]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (unibus/unibus_int_reg) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (unibus/dataout_reg[2]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/ack_state_reg[2]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/dataout_reg[23]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[15]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[14]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[13]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[12]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[11]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[10]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[9]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[8]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[7]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[6]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[5]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[4]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[3]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[2]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[1]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (spy/spyout_reg[0]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (io/iob_rdy_reg[3]) is unused and will be removed from module busint.
WARNING: [Synth 8-3332] Sequential element (ir_reg[48]) is unused and will be removed from module IREG.
WARNING: [Synth 8-3332] Sequential element (ir_reg[47]) is unused and will be removed from module IREG.
WARNING: [Synth 8-3332] Sequential element (ir_reg[46]) is unused and will be removed from module IREG.
WARNING: [Synth 8-3332] Sequential element (ir_reg[45]) is unused and will be removed from module IREG.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[31]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[30]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[29]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[28]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[27]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[26]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[25]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[24]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[23]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[22]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[21]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[20]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[19]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[18]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[17]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[16]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[15]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[14]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[13]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[12]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[11]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[10]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[9]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[8]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[7]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[6]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[5]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[4]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[3]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[2]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[1]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (ob_last_reg[0]) is unused and will be removed from module SPY124.
WARNING: [Synth 8-3332] Sequential element (q_reg[47]) is unused and will be removed from module part_512x49prom.
WARNING: [Synth 8-3332] Sequential element (q_reg[46]) is unused and will be removed from module part_512x49prom.
WARNING: [Synth 8-3332] Sequential element (q_reg[45]) is unused and will be removed from module part_512x49prom.
WARNING: [Synth 8-3332] Sequential element (q_reg[24]) is unused and will be removed from module part_512x49prom.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/errstop_reg) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[15]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[14]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[13]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[12]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[11]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[10]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[9]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[8]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[7]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[6]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[5]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[4]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[3]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[2]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[1]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/scratch_reg[0]) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord1/stathenb_reg) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (cadr_olord2/statstop_reg) is unused and will be removed from module caddr.
WARNING: [Synth 8-3332] Sequential element (spy_uart/tx_reg_reg[0]) is unused and will be removed from module spy_port.
WARNING: [Synth 8-3332] Sequential element (vram_vga_ready_dly_reg[3]) is unused and will be removed from module null_ram_controller.
WARNING: [Synth 8-3332] Sequential element (vram_vga_ready_dly_reg[2]) is unused and will be removed from module null_ram_controller.
WARNING: [Synth 8-3332] Sequential element (vram_vga_ready_dly_reg[1]) is unused and will be removed from module null_ram_controller.
WARNING: [Synth 8-3332] Sequential element (mmc_wrapper/sampled2mmc0_reg[62]) is unused and will be removed from module mmc_block_dev.
WARNING: [Synth 8-3332] Sequential element (mmc_wrapper/sampled2mmc1_reg[62]) is unused and will be removed from module mmc_block_dev.
WARNING: [Synth 8-3332] Sequential element (mmc_wrapper/mmc2sampled0_reg[13]) is unused and will be removed from module mmc_block_dev.
WARNING: [Synth 8-3332] Sequential element (mmc_wrapper/mmc2sampled1_reg[13]) is unused and will be removed from module mmc_block_dev.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 894.813 ; gain = 589.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+---------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                  | Depth x Width | Implemented As | 
+-------------------------+---------------------------------------------+---------------+----------------+
|part_32x32prom_maskleft  | q_reg                                       | 32x32         | Block RAM      | 
|part_32x32prom_maskright | q_reg                                       | 32x32         | Block RAM      | 
|scancode_rom             | data                                        | 512x7         | LUT            | 
|MSKG4                    | i_MSKR/q_reg                                | 32x32         | Block RAM      | 
|MSKG4                    | i_MSKL/q_reg                                | 32x32         | Block RAM      | 
|ps2_support              | keyboard/scancode_convert/scancode_rom/data | 512x7         | LUT            | 
+-------------------------+---------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 2 K x 17(NO_CHANGE)    | W | R | 2 K x 17(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_b.gen_word_narrow.mem_reg | 32 x 32(NO_CHANGE)     | W | R | 32 x 32(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized2: | gen_wr_b.gen_word_narrow.mem_reg | 32 x 19(NO_CHANGE)     | W | R | 32 x 19(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_b.gen_word_narrow.mem_reg | 2 K x 5(NO_CHANGE)     | W | R | 2 K x 5(NO_CHANGE)     | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized4: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 24(NO_CHANGE)    | W | R | 1 K x 24(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 16 K x 49(READ_FIRST)  | W | R |                        |   |   | Port A           | 1      | 24     | 
|xpm_memory_base__parameterized6: | gen_wr_b.gen_word_narrow.mem_reg | 32 K x 32(NO_CHANGE)   | W | R | 32 K x 32(NO_CHANGE)   | W | R | Port A and B     | 0      | 32     | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 964.129 ; gain = 658.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 971.316 ; gain = 665.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                 | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized0: | gen_wr_b.gen_word_narrow.mem_reg | 2 K x 17(NO_CHANGE)    | W | R | 2 K x 17(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized1: | gen_wr_b.gen_word_narrow.mem_reg | 32 x 32(NO_CHANGE)     | W | R | 32 x 32(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base:                 | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 32(NO_CHANGE)    | W | R | 1 K x 32(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized2: | gen_wr_b.gen_word_narrow.mem_reg | 32 x 19(NO_CHANGE)     | W | R | 32 x 19(NO_CHANGE)     | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized3: | gen_wr_b.gen_word_narrow.mem_reg | 2 K x 5(NO_CHANGE)     | W | R | 2 K x 5(NO_CHANGE)     | W | R | Port A and B     | 1      | 0      | 
|xpm_memory_base__parameterized4: | gen_wr_b.gen_word_narrow.mem_reg | 1 K x 24(NO_CHANGE)    | W | R | 1 K x 24(NO_CHANGE)    | W | R | Port A and B     | 0      | 1      | 
|xpm_memory_base__parameterized5: | gen_wr_a.gen_word_narrow.mem_reg | 16 K x 49(READ_FIRST)  | W | R |                        |   |   | Port A           | 1      | 24     | 
|xpm_memory_base__parameterized6: | gen_wr_b.gen_word_narrow.mem_reg | 32 K x 32(NO_CHANGE)   | W | R | 32 K x 32(NO_CHANGE)   | W | R | Port A and B     | 0      | 32     | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_amem01/i_AMEM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_dram02/i_DRAM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_mmem/i_MMEM/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_pdl01/i_PDL/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_spc/i_SPC/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_vmem0/i_VMEM0/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_vmem12/i_VMEM1/xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_iram/i_IRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_iram/i_IRAM/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_mskg4/i_MSKR/q_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_mskg4/i_MSKR/q_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_mskg4/i_MSKL/q_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance cpu/cadr_mskg4/i_MSKL/q_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1107.344 ; gain = 801.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1107.344 ; gain = 801.719
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1107.344 ; gain = 801.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1107.344 ; gain = 801.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1107.344 ; gain = 801.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1107.344 ; gain = 801.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1107.344 ; gain = 801.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cadr_unit   | rc/vram_cpu_ready_dly_reg[3] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   102|
|3     |LUT1       |    50|
|4     |LUT2       |   298|
|5     |LUT3       |   410|
|6     |LUT4       |   299|
|7     |LUT5       |   497|
|8     |LUT6       |  1543|
|9     |MUXF7      |    66|
|10    |MUXF8      |     1|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     1|
|13    |RAMB18E1_3 |     1|
|14    |RAMB18E1_4 |     1|
|15    |RAMB36E1_2 |     1|
|16    |RAMB36E1_4 |     5|
|17    |RAMB36E1_5 |     1|
|18    |RAMB36E1_6 |    23|
|19    |RAMB36E1_7 |    32|
|20    |SRL16E     |     1|
|21    |FDCE       |    13|
|22    |FDRE       |  1941|
|23    |FDSE       |    15|
|24    |IBUF       |     7|
|25    |IOBUF      |     1|
|26    |OBUF       |    13|
|27    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------------------+------+
|      |Instance                       |Module                            |Cells |
+------+-------------------------------+----------------------------------+------+
|1     |top                            |                                  |  5327|
|2     |  busint                       |busint                            |  1030|
|3     |    disk                       |xbus_disk                         |   589|
|4     |    io                         |xbus_io                           |   254|
|5     |    spy                        |xbus_spy                          |    26|
|6     |    tv                         |xbus_tv                           |   113|
|7     |    unibus                     |xbus_unibus                       |    24|
|8     |  cpu                          |caddr                             |  2487|
|9     |    cadr_aluc4                 |ALUC4                             |     2|
|10    |    cadr_actl                  |ACTL                              |    25|
|11    |    cadr_amem01                |AMEM01                            |    44|
|12    |      i_AMEM                   |part_1kx32dpram_a                 |    44|
|13    |        xpm_memory_tdpram_inst |xpm_memory_tdpram__1              |    33|
|14    |          xpm_memory_base_inst |xpm_memory_base__1                |    33|
|15    |    cadr_contrl                |CONTRL                            |     3|
|16    |    cadr_debug                 |DEBUG                             |    85|
|17    |    cadr_dram02                |DRAM02                            |    19|
|18    |      i_DRAM                   |part_2kx17dpram                   |    19|
|19    |        xpm_memory_tdpram_inst |xpm_memory_tdpram__parameterized0 |    18|
|20    |          xpm_memory_base_inst |xpm_memory_base__parameterized0   |    18|
|21    |    cadr_dspctl                |DSPCTL                            |    18|
|22    |      i_DMASK                  |part_32x8prom                     |     8|
|23    |    cadr_flag                  |FLAG                              |     5|
|24    |    cadr_iram                  |IRAM                              |    28|
|25    |      i_IRAM                   |part_16kx49ram                    |    28|
|26    |        xpm_memory_spram_inst  |xpm_memory_spram                  |    28|
|27    |          xpm_memory_base_inst |xpm_memory_base__parameterized5   |    28|
|28    |    cadr_ireg                  |IREG                              |   833|
|29    |    cadr_iwr                   |IWR                               |    48|
|30    |    cadr_l                     |L                                 |    32|
|31    |    cadr_lc                    |LC                                |    40|
|32    |    cadr_lcc                   |LCC                               |     3|
|33    |    cadr_lpc                   |LPC                               |    14|
|34    |    cadr_md                    |MD                                |    33|
|35    |    cadr_mlatch                |MLATCH                            |   104|
|36    |    cadr_mmem                  |MMEM                              |    48|
|37    |      i_MMEM                   |part_32x32dpram                   |    48|
|38    |        xpm_memory_tdpram_inst |xpm_memory_tdpram__parameterized1 |    33|
|39    |          xpm_memory_base_inst |xpm_memory_base__parameterized1   |    33|
|40    |    cadr_mskg4                 |MSKG4                             |     3|
|41    |      i_MSKL                   |part_32x32prom_maskright          |     2|
|42    |      i_MSKR                   |part_32x32prom_maskleft           |     1|
|43    |    cadr_npc                   |NPC                               |   153|
|44    |    cadr_olord1                |OLORD1                            |    36|
|45    |    cadr_olord2                |OLORD2                            |     2|
|46    |    cadr_opcs                  |OPCS                              |    14|
|47    |    cadr_pdl01                 |PDL01                             |    33|
|48    |      i_PDL                    |part_1kx32dpram_p                 |    33|
|49    |        xpm_memory_tdpram_inst |xpm_memory_tdpram                 |    33|
|50    |          xpm_memory_base_inst |xpm_memory_base                   |    33|
|51    |    cadr_pdlctl                |PDLCTL                            |     1|
|52    |    cadr_pdlptr                |PDLPTR                            |    52|
|53    |    cadr_prom01                |PROM01                            |   383|
|54    |      i_PROM                   |part_512x49prom                   |   383|
|55    |    cadr_q                     |Q                                 |    32|
|56    |    cadr_spc                   |SPC                               |    33|
|57    |      i_SPC                    |part_32x19dpram                   |    23|
|58    |        xpm_memory_tdpram_inst |xpm_memory_tdpram__parameterized2 |    20|
|59    |          xpm_memory_base_inst |xpm_memory_base__parameterized2   |    20|
|60    |    cadr_vctl1                 |VCTL1                             |    19|
|61    |    cadr_vma                   |VMA                               |   199|
|62    |    cadr_vmas                  |VMAS                              |    16|
|63    |    cadr_vmem0                 |VMEM0                             |     6|
|64    |      i_VMEM0                  |part_2kx5dpram                    |     6|
|65    |        xpm_memory_tdpram_inst |xpm_memory_tdpram__parameterized3 |     6|
|66    |          xpm_memory_base_inst |xpm_memory_base__parameterized3   |     6|
|67    |    cadr_vmem12                |VMEM12                            |   110|
|68    |      i_VMEM1                  |part_1kx24dpram                   |   110|
|69    |        xpm_memory_tdpram_inst |xpm_memory_tdpram__parameterized4 |    25|
|70    |          xpm_memory_base_inst |xpm_memory_base__parameterized4   |    25|
|71    |  mmc_bd                       |mmc_block_dev                     |   751|
|72    |    mmc_wrapper                |mmc_wrapper                       |   521|
|73    |      mmc                      |mmc                               |   236|
|74    |  ps2_support                  |ps2_support                       |   347|
|75    |    keyboard                   |keyboard                          |   138|
|76    |      ps2                      |ps2_0                             |    57|
|77    |      scancode_convert         |scancode_convert                  |    72|
|78    |        scancode_rom           |scancode_rom                      |    46|
|79    |    mouse                      |mouse                             |   178|
|80    |      ps2_in                   |ps2                               |    60|
|81    |      ps2_out                  |ps2_send                          |    90|
|82    |  rc                           |null_ram_controller               |    99|
|83    |    vram                       |part_21kx32dpram                  |    32|
|84    |      xpm_memory_tdpram_inst   |xpm_memory_tdpram__parameterized5 |    32|
|85    |        xpm_memory_base_inst   |xpm_memory_base__parameterized6   |    32|
|86    |  spy_port                     |spy_port                          |   268|
|87    |    spy_uart                   |uart                              |   159|
|88    |  support                      |support                           |    88|
|89    |  vga                          |vga_display                       |   229|
+------+-------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1107.344 ; gain = 801.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1037 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:08 . Memory (MB): peak = 1107.344 ; gain = 485.379
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1107.344 ; gain = 801.719
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 243 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
611 Infos, 331 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:23 . Memory (MB): peak = 1107.344 ; gain = 813.703
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/cadr/projects/uhdl_zynq/uhdl_zynq.runs/synth_1/cadr_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cadr_unit_utilization_synth.rpt -pb cadr_unit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1107.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 17 06:51:41 2018...
