// Seed: 1198041504
module module_0 (
    input wire id_0,
    input wor id_1,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    output uwire id_5
);
  assign (highz1, pull0) id_2 = 1 == id_3;
  assign id_5 = id_0;
  supply1 \id_7 = 1;
  module_2 modCall_1 (
      id_3,
      id_4,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  wand id_1,
    output tri0 id_2
);
  always disable id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.\id_7 = 0;
endmodule
module module_2 (
    input  wor  id_0,
    input  wand id_1,
    output tri1 id_2
);
  tri id_4;
  assign id_4 = 1'b0 || -1 == id_1 || id_1;
  logic [-1 : 1] \id_5 ;
endmodule
