Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Processor_project\processor7777\ALU.v" into library work
Parsing module <ALU>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU>.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 20: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 22: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 26: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 27: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 28: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 29: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 30: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 31: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 32: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "E:\Processor_project\processor7777\ALU.v" Line 34: Signal <A> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "E:\Processor_project\processor7777\ALU.v".
        ADD = 4'b0000
        SUB = 4'b0001
        MUL = 4'b0010
        DIV = 4'b0011
        AND = 4'b0100
        OR = 4'b0101
        NOT = 4'b0110
        INC = 4'b0111
        DEC = 4'b1000
        LSHIFT8 = 4'b1001
        AtoC = 4'b1010
        BtoC = 4'b1011
    Found 1-bit register for signal <Z>.
    Found 16-bit subtractor for signal <A[15]_B[15]_sub_2_OUT> created at line 22.
    Found 16-bit subtractor for signal <A[15]_GND_1_o_sub_10_OUT> created at line 32.
    Found 16-bit adder for signal <A[15]_B[15]_add_0_OUT> created at line 20.
    Found 16-bit adder for signal <A[15]_GND_1_o_add_8_OUT> created at line 31.
    Found 16x16-bit multiplier for signal <n0022> created at line 26.
    Found 16-bit 13-to-1 multiplexer for signal <C> created at line 19.
WARNING:Xst:737 - Found 1-bit latch for signal <z_assign>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  21 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_3_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_3_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_3_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_3_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_3_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_3_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_3_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_3_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_3_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_3_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_3_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_3_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_3_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_3_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_3_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_3_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 34
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 20-bit adder                                          : 2
 21-bit adder                                          : 2
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 25-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 2
 28-bit adder                                          : 2
 29-bit adder                                          : 2
 30-bit adder                                          : 2
 31-bit adder                                          : 2
 32-bit adder                                          : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 17
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 262
 1-bit 2-to-1 multiplexer                              : 240
 16-bit 2-to-1 multiplexer                             : 22

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 16x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 18
 16-bit adder carry in                                 : 16
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 17
 16-bit comparator lessequal                           : 1
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 24-bit comparator lessequal                           : 1
 25-bit comparator lessequal                           : 1
 26-bit comparator lessequal                           : 1
 27-bit comparator lessequal                           : 1
 28-bit comparator lessequal                           : 1
 29-bit comparator lessequal                           : 1
 30-bit comparator lessequal                           : 1
 31-bit comparator lessequal                           : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 262
 1-bit 2-to-1 multiplexer                              : 240
 16-bit 2-to-1 multiplexer                             : 22

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Optimizing unit <div_16u_16u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 839
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 22
#      LUT3                        : 62
#      LUT4                        : 176
#      LUT5                        : 104
#      LUT6                        : 127
#      MUXCY                       : 206
#      VCC                         : 1
#      XORCY                       : 137
# FlipFlops/Latches                : 2
#      FDE                         : 1
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 53
#      IBUF                        : 36
#      OBUF                        : 17
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               1  out of  54576     0%  
 Number of Slice LUTs:                  494  out of  27288     1%  
    Number used as Logic:               494  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    494
   Number with an unused Flip Flop:     493  out of    494    99%  
   Number with an unused LUT:             0  out of    494     0%  
   Number of fully used LUT-FF pairs:     1  out of    494     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          54
 Number of bonded IOBs:                  54  out of    218    24%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      1  out of     58     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------+------------------------+-------+
Clock Signal                                                  | Clock buffer(FF name)  | Load  |
--------------------------------------------------------------+------------------------+-------+
control[3]_GND_4_o_Mux_13_o(control[3]_GND_4_o_Mux_13_o<3>1:O)| NONE(*)(z_assign)      | 1     |
clk                                                           | BUFGP                  | 1     |
--------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 5.862ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: 58.614ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'control[3]_GND_4_o_Mux_13_o'
  Total number of paths / destination ports: 392 / 1
-------------------------------------------------------------------------
Offset:              5.862ns (Levels of Logic = 12)
  Source:            B<0> (PAD)
  Destination:       z_assign (LATCH)
  Destination Clock: control[3]_GND_4_o_Mux_13_o falling

  Data Path: B<0> to z_assign
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            61   1.222   1.621  B_0_IBUF (B_0_IBUF)
     LUT2:I1->O            1   0.205   0.000  Msub_A[15]_B[15]_sub_2_OUT_lut<0> (Msub_A[15]_B[15]_sub_2_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Msub_A[15]_B[15]_sub_2_OUT_cy<0> (Msub_A[15]_B[15]_sub_2_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Msub_A[15]_B[15]_sub_2_OUT_cy<1> (Msub_A[15]_B[15]_sub_2_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Msub_A[15]_B[15]_sub_2_OUT_cy<2> (Msub_A[15]_B[15]_sub_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Msub_A[15]_B[15]_sub_2_OUT_cy<3> (Msub_A[15]_B[15]_sub_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Msub_A[15]_B[15]_sub_2_OUT_cy<4> (Msub_A[15]_B[15]_sub_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Msub_A[15]_B[15]_sub_2_OUT_cy<5> (Msub_A[15]_B[15]_sub_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Msub_A[15]_B[15]_sub_2_OUT_cy<6> (Msub_A[15]_B[15]_sub_2_OUT_cy<6>)
     XORCY:CI->O           2   0.180   0.981  Msub_A[15]_B[15]_sub_2_OUT_xor<7> (A[15]_B[15]_sub_2_OUT<7>)
     LUT6:I0->O            1   0.203   0.924  A[15]_GND_1_o_equal_3_o<15>1 (A[15]_GND_1_o_equal_3_o<15>)
     LUT6:I1->O            1   0.203   0.000  A[15]_GND_1_o_equal_3_o<15>3 (A[15]_GND_1_o_equal_3_o)
     LD:D                      0.037          z_assign
    ----------------------------------------
    Total                      5.862ns (2.336ns logic, 3.526ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 1
-------------------------------------------------------------------------
Offset:              4.218ns (Levels of Logic = 2)
  Source:            control<0> (PAD)
  Destination:       Z (FF)
  Destination Clock: clk rising

  Data Path: control<0> to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.222   1.854  control_0_IBUF (control_0_IBUF)
     LUT4:I0->O            2   0.203   0.616  control[3]_GND_4_o_Mux_13_o<3>1 (control[3]_GND_4_o_Mux_13_o)
     FDE:CE                    0.322          Z
    ----------------------------------------
    Total                      4.218ns (1.747ns logic, 2.471ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Z (FF)
  Destination:       Z (PAD)
  Source Clock:      clk rising

  Data Path: Z to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  Z (Z_OBUF)
     OBUF:I->O                 2.571          Z_OBUF (Z)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 568541728200903030000 / 16
-------------------------------------------------------------------------
Delay:               58.614ns (Levels of Logic = 121)
  Source:            B<6> (PAD)
  Destination:       C<15> (PAD)

  Data Path: B<6> to C<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            41   1.222   1.784  B_6_IBUF (B_6_IBUF)
     LUT6:I0->O            1   0.203   0.684  A[15]_B[15]_div_4/o<15>222 (A[15]_B[15]_div_4/o<15>222)
     LUT3:I1->O            6   0.203   1.089  A[15]_B[15]_div_4/o<15>223 (A[15]_B[15]_div_4/o<15>22)
     LUT6:I1->O            2   0.203   0.864  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_186_o151 (A[15]_B[15]_div_4/a[14]_GND_3_o_MUX_172_o)
     LUT6:I2->O            4   0.203   1.048  A[15]_B[15]_div_4/o<13>31 (A[15]_B[15]_div_4_OUT<13>)
     LUT6:I0->O            4   0.203   0.931  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_244_o151 (A[15]_B[15]_div_4/a[14]_GND_3_o_MUX_230_o)
     LUT5:I1->O            1   0.203   0.000  A[15]_B[15]_div_4/Mcompar_o<12>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<12>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<12>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<12>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           7   0.213   1.138  A[15]_B[15]_div_4/Mcompar_o<12>_cy<4> (A[15]_B[15]_div_4_OUT<12>)
     LUT6:I0->O            7   0.203   1.002  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_300_o141 (A[15]_B[15]_div_4/a[13]_GND_3_o_MUX_287_o)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<11>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<11>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<11>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<11>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          15   0.213   1.346  A[15]_B[15]_div_4/Mcompar_o<11>_cy<4> (A[15]_B[15]_div_4_OUT<11>)
     LUT6:I0->O            7   0.203   1.021  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_354_o151 (A[15]_B[15]_div_4/a[14]_GND_3_o_MUX_340_o)
     LUT5:I1->O            1   0.203   0.000  A[15]_B[15]_div_4/Mcompar_o<10>_lut<2> (A[15]_B[15]_div_4/Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<10>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<10>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          17   0.213   1.392  A[15]_B[15]_div_4/Mcompar_o<10>_cy<4> (A[15]_B[15]_div_4_OUT<10>)
     LUT6:I0->O            6   0.203   0.992  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_406_o131 (A[15]_B[15]_div_4/a[12]_GND_3_o_MUX_394_o)
     LUT4:I0->O            0   0.203   0.000  A[15]_B[15]_div_4/Mcompar_o<9>_lutdi1 (A[15]_B[15]_div_4/Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  A[15]_B[15]_div_4/Mcompar_o<9>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<9>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<9>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<9>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          25   0.213   1.537  A[15]_B[15]_div_4/Mcompar_o<9>_cy<5> (A[15]_B[15]_div_4_OUT<9>)
     LUT5:I0->O            6   0.203   0.973  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_456_o111 (A[15]_B[15]_div_4/a[10]_GND_3_o_MUX_446_o)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<8>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<8>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<8>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<8>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<8>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<8>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          23   0.213   1.498  A[15]_B[15]_div_4/Mcompar_o<8>_cy<5> (A[15]_B[15]_div_4_OUT<8>)
     LUT5:I0->O            6   0.203   0.973  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_504_o1151 (A[15]_B[15]_div_4/a[9]_GND_3_o_MUX_495_o)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<7>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<7>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<7>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<7>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<7>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<7>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          31   0.213   1.622  A[15]_B[15]_div_4/Mcompar_o<7>_cy<5> (A[15]_B[15]_div_4_OUT<7>)
     LUT5:I0->O            6   0.203   0.973  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_550_o1141 (A[15]_B[15]_div_4/a[8]_GND_3_o_MUX_542_o)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<6>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<6>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<6>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<6>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<6>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<6>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          29   0.213   1.594  A[15]_B[15]_div_4/Mcompar_o<6>_cy<5> (A[15]_B[15]_div_4_OUT<6>)
     LUT5:I0->O            6   0.203   0.973  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_594_o1131 (A[15]_B[15]_div_4/a[7]_GND_3_o_MUX_587_o)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<5>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<5>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<5>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<5>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<5>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<5>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<5>_cy<5> (A[15]_B[15]_div_4/Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          37   0.213   1.707  A[15]_B[15]_div_4/Mcompar_o<5>_cy<6> (A[15]_B[15]_div_4_OUT<5>)
     LUT5:I0->O            6   0.203   0.973  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_636_o1121 (A[15]_B[15]_div_4/a[6]_GND_3_o_MUX_630_o)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<4>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<4>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<4>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<4>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<4>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<4>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<4>_cy<5> (A[15]_B[15]_div_4/Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          35   0.213   1.679  A[15]_B[15]_div_4/Mcompar_o<4>_cy<6> (A[15]_B[15]_div_4_OUT<4>)
     LUT5:I0->O            6   0.203   0.973  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_676_o1111 (A[15]_B[15]_div_4/a[5]_GND_3_o_MUX_671_o)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<3>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<3>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<3>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<3>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<3>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<3>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  A[15]_B[15]_div_4/Mcompar_o<3>_cy<5> (A[15]_B[15]_div_4/Mcompar_o<3>_cy<5>)
     LUT6:I5->O           43   0.205   1.793  A[15]_B[15]_div_4/Mcompar_o<3>_cy<6> (A[15]_B[15]_div_4_OUT<3>)
     LUT5:I0->O            5   0.203   0.943  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_714_o1101 (A[15]_B[15]_div_4/a[4]_GND_3_o_MUX_710_o)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<2>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<2>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<2>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<2>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<2>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<2>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<2>_cy<5> (A[15]_B[15]_div_4/Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<2>_cy<6> (A[15]_B[15]_div_4/Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          42   0.213   1.778  A[15]_B[15]_div_4/Mcompar_o<2>_cy<7> (A[15]_B[15]_div_4_OUT<2>)
     LUT5:I0->O            2   0.203   0.845  A[15]_B[15]_div_4/Mmux_a[0]_GND_3_o_MUX_750_o191 (A[15]_B[15]_div_4/a[3]_GND_3_o_MUX_747_o)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<1>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<1>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<1>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<1>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<1>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<1>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<1>_cy<5> (A[15]_B[15]_div_4/Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           3   0.213   0.651  A[15]_B[15]_div_4/Mcompar_o<1>_cy<6> (A[15]_B[15]_div_4/Mcompar_o<1>_cy<6>)
     LUT4:I3->O           14   0.205   1.302  A[15]_B[15]_div_4/Mcompar_o<1>_cy<7> (A[15]_B[15]_div_4_OUT<1>)
     LUT5:I0->O            2   0.203   0.845  A[15]_B[15]_div_4/Mmux_n095091 (A[15]_B[15]_div_4/n0950<2>)
     LUT4:I1->O            1   0.205   0.000  A[15]_B[15]_div_4/Mcompar_o<0>_lut<1> (A[15]_B[15]_div_4/Mcompar_o<0>_lut<1>)
     MUXCY:S->O            1   0.172   0.000  A[15]_B[15]_div_4/Mcompar_o<0>_cy<1> (A[15]_B[15]_div_4/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<0>_cy<2> (A[15]_B[15]_div_4/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<0>_cy<3> (A[15]_B[15]_div_4/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<0>_cy<4> (A[15]_B[15]_div_4/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  A[15]_B[15]_div_4/Mcompar_o<0>_cy<5> (A[15]_B[15]_div_4/Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.213   0.580  A[15]_B[15]_div_4/Mcompar_o<0>_cy<6> (A[15]_B[15]_div_4/Mcompar_o<0>_cy<6>)
     LUT5:I4->O            1   0.205   0.827  A[15]_B[15]_div_4/Mcompar_o<0>_cy<7> (A[15]_B[15]_div_4_OUT<0>)
     LUT6:I2->O            1   0.203   0.684  Mmux_C12_A25 (Mmux_C12_A22)
     LUT4:I2->O            1   0.203   0.944  Mmux_C12_A29 (Mmux_C12_rs_A<0>)
     LUT6:I0->O            1   0.203   0.000  Mmux_C12_rs_lut<0> (Mmux_C12_rs_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mmux_C12_rs_cy<0> (Mmux_C12_rs_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<1> (Mmux_C12_rs_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<2> (Mmux_C12_rs_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<3> (Mmux_C12_rs_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<4> (Mmux_C12_rs_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<5> (Mmux_C12_rs_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<6> (Mmux_C12_rs_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<7> (Mmux_C12_rs_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<8> (Mmux_C12_rs_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<9> (Mmux_C12_rs_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<10> (Mmux_C12_rs_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<11> (Mmux_C12_rs_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<12> (Mmux_C12_rs_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mmux_C12_rs_cy<13> (Mmux_C12_rs_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Mmux_C12_rs_cy<14> (Mmux_C12_rs_cy<14>)
     XORCY:CI->O           1   0.180   0.579  Mmux_C12_rs_xor<15> (C_15_OBUF)
     OBUF:I->O                 2.571          C_15_OBUF (C<15>)
    ----------------------------------------
    Total                     58.614ns (17.502ns logic, 41.112ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
control[3]_GND_4_o_Mux_13_o|         |    1.179|         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.02 secs
 
--> 

Total memory usage is 295020 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    2 (   0 filtered)

