{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1635672010116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1635672010116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 31 17:20:09 2021 " "Processing started: Sun Oct 31 17:20:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1635672010116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1635672010116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_TOP -c DE0_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1635672010116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1635672010340 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_top.v 1 1 " "Using design file de0_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_TOP " "Found entity 1: DE0_TOP" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635672010392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635672010392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_TOP " "Elaborating entity \"DE0_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1635672010394 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_D de0_top.v(135) " "Output port \"HEX1_D\" at de0_top.v(135) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_D de0_top.v(137) " "Output port \"HEX2_D\" at de0_top.v(137) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_D de0_top.v(139) " "Output port \"HEX3_D\" at de0_top.v(139) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[9..1\] de0_top.v(142) " "Output port \"LEDG\[9..1\]\" at de0_top.v(142) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0_top.v(150) " "Output port \"DRAM_ADDR\" at de0_top.v(150) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR de0_top.v(164) " "Output port \"FL_ADDR\" at de0_top.v(164) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de0_top.v(192) " "Output port \"VGA_R\" at de0_top.v(192) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de0_top.v(193) " "Output port \"VGA_G\" at de0_top.v(193) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de0_top.v(194) " "Output port \"VGA_B\" at de0_top.v(194) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0_CLKOUT de0_top.v(197) " "Output port \"GPIO0_CLKOUT\" at de0_top.v(197) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO1_CLKOUT de0_top.v(200) " "Output port \"GPIO1_CLKOUT\" at de0_top.v(200) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_DP de0_top.v(134) " "Output port \"HEX0_DP\" at de0_top.v(134) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_DP de0_top.v(136) " "Output port \"HEX1_DP\" at de0_top.v(136) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_DP de0_top.v(138) " "Output port \"HEX2_DP\" at de0_top.v(138) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_DP de0_top.v(140) " "Output port \"HEX3_DP\" at de0_top.v(140) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD de0_top.v(144) " "Output port \"UART_TXD\" at de0_top.v(144) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_CTS de0_top.v(146) " "Output port \"UART_CTS\" at de0_top.v(146) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 146 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM de0_top.v(151) " "Output port \"DRAM_LDQM\" at de0_top.v(151) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010410 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM de0_top.v(152) " "Output port \"DRAM_UDQM\" at de0_top.v(152) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0_top.v(153) " "Output port \"DRAM_WE_N\" at de0_top.v(153) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 153 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0_top.v(154) " "Output port \"DRAM_CAS_N\" at de0_top.v(154) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0_top.v(155) " "Output port \"DRAM_RAS_N\" at de0_top.v(155) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0_top.v(156) " "Output port \"DRAM_CS_N\" at de0_top.v(156) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 de0_top.v(157) " "Output port \"DRAM_BA_0\" at de0_top.v(157) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 de0_top.v(158) " "Output port \"DRAM_BA_1\" at de0_top.v(158) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0_top.v(159) " "Output port \"DRAM_CLK\" at de0_top.v(159) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0_top.v(160) " "Output port \"DRAM_CKE\" at de0_top.v(160) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N de0_top.v(165) " "Output port \"FL_WE_N\" at de0_top.v(165) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N de0_top.v(166) " "Output port \"FL_RST_N\" at de0_top.v(166) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N de0_top.v(167) " "Output port \"FL_OE_N\" at de0_top.v(167) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N de0_top.v(168) " "Output port \"FL_CE_N\" at de0_top.v(168) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N de0_top.v(169) " "Output port \"FL_WP_N\" at de0_top.v(169) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_BYTE_N de0_top.v(170) " "Output port \"FL_BYTE_N\" at de0_top.v(170) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON de0_top.v(174) " "Output port \"LCD_BLON\" at de0_top.v(174) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de0_top.v(175) " "Output port \"LCD_RW\" at de0_top.v(175) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de0_top.v(176) " "Output port \"LCD_EN\" at de0_top.v(176) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de0_top.v(177) " "Output port \"LCD_RS\" at de0_top.v(177) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de0_top.v(182) " "Output port \"SD_CLK\" at de0_top.v(182) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de0_top.v(190) " "Output port \"VGA_HS\" at de0_top.v(190) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de0_top.v(191) " "Output port \"VGA_VS\" at de0_top.v(191) has no driver" {  } { { "de0_top.v" "" { Text "E:/source_code/verilog_test/de0_top.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1635672010411 "|DE0_TOP"}
{ "Warning" "WSGN_SEARCH_FILE" "button_debouncer.v 1 1 " "Using design file button_debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 button_debouncer " "Found entity 1: button_debouncer" {  } { { "button_debouncer.v" "" { Text "E:/source_code/verilog_test/button_debouncer.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635672010447 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635672010447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_debouncer button_debouncer:button_debouncer_inst0 " "Elaborating entity \"button_debouncer\" for hierarchy \"button_debouncer:button_debouncer_inst0\"" {  } { { "de0_top.v" "button_debouncer_inst0" { Text "E:/source_code/verilog_test/de0_top.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635672010448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 button_debouncer.v(78) " "Verilog HDL assignment warning at button_debouncer.v(78): truncated value with size 32 to match size of target (1)" {  } { { "button_debouncer.v" "" { Text "E:/source_code/verilog_test/button_debouncer.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635672010449 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(79) " "Verilog HDL assignment warning at button_debouncer.v(79): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/source_code/verilog_test/button_debouncer.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635672010449 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(88) " "Verilog HDL assignment warning at button_debouncer.v(88): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/source_code/verilog_test/button_debouncer.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635672010450 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 button_debouncer.v(90) " "Verilog HDL assignment warning at button_debouncer.v(90): truncated value with size 32 to match size of target (21)" {  } { { "button_debouncer.v" "" { Text "E:/source_code/verilog_test/button_debouncer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635672010450 "|DE0_TOP|button_debouncer:button_debouncer_inst0"}
{ "Warning" "WSGN_SEARCH_FILE" "divisor.v 1 1 " "Using design file divisor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.v" "" { Text "E:/source_code/verilog_test/divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1635672010461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1635672010461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:clk_gen " "Elaborating entity \"divisor\" for hierarchy \"divisor:clk_gen\"" {  } { { "de0_top.v" "clk_gen" { Text "E:/source_code/verilog_test/de0_top.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1635672010462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divisor.v(19) " "Verilog HDL assignment warning at divisor.v(19): truncated value with size 32 to match size of target (25)" {  } { { "divisor.v" "" { Text "E:/source_code/verilog_test/divisor.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1635672010463 "|DE0_TOP|divisor:clk_gen"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"4\";  expecting \";\" count_num.v(10) " "Verilog HDL syntax error at count_num.v(10) near text \"4\";  expecting \";\"" {  } { { "count_num.v" "" { Text "E:/source_code/verilog_test/count_num.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1635672010472 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "count_num count_num.v(1) " "Ignored design unit \"count_num\" at count_num.v(1) due to previous errors" {  } { { "count_num.v" "" { Text "E:/source_code/verilog_test/count_num.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1635672010472 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 48 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 48 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1635672010525 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 31 17:20:10 2021 " "Processing ended: Sun Oct 31 17:20:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1635672010525 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1635672010525 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1635672010525 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635672010525 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 48 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 48 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1635672011101 ""}
