`include "param.v"

// vi: syntax=verilog
// This file is automatically generated by wrap_verilog_modules_to_hacprsim.awk, maintained by David Fang.

module HAC_AND_N;
	parameter input_size = 2;
	parameter prsim_name="";
// need not be reg with acc: wn:*
	wire [input_size-1:0] A;
	wire Z;
	integer _i_;
	reg [64*8:1] verilog_name, tmp;
	AND_N #(input_size)
	dummy (
		A,
		Z
	);
initial begin
#0	// happens *after* initial
	if (prsim_name != "") begin
	$sformat(verilog_name, "%m");
	for (_i_=0; _i_<=input_size-1; _i_=_i_+1) begin
		$sformat(tmp, ".A[%d]", _i_);
		$from_prsim({prsim_name, tmp}, {verilog_name, tmp});
	end // end for
	$to_prsim({verilog_name, ".Z"}, {prsim_name, ".Z"});
	end // end if
end // end initial
endmodule

