// Seed: 390087860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1 == id_2;
  wire id_6;
  wire id_7;
  assign id_5 = 1;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  wire id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    if (id_4) begin
      id_1 <= 1;
    end
    $display;
  end
  xor (id_4, id_5, id_2, id_8, id_6);
  wire id_5, id_6, id_7, id_8;
  module_0(
      id_3, id_6, id_6, id_2, id_7
  );
endmodule
