Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun Mar 21 12:55:01 2021
| Host              : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command           : report_timing_summary -path_type summary -file /home/ds6365/DES_SYN_FIN/DES_syn.v1/vivado_concat_vhdl/timing_summary_synth.rpt
| Design            : des_check
| Device            : xcvu11p-flga2577
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.912        0.000                      0                 1367       -0.053       -6.360                    120                 1367        0.725        0.000                       0                   714  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
clk             {0.000 1.000}        2.000           500.000         
virtual_io_clk  {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.912        0.000                      0                 1367       -0.053       -6.360                    120                 1367        0.725        0.000                       0                   714  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.912ns,  Total Violation        0.000ns
Hold  :          120  Failing Endpoints,  Worst Slack       -0.053ns,  Total Violation       -6.360ns
PW    :            0  Failing Endpoints,  Worst Slack        0.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
des_check_core_inst/des_check_core_core_fsm_inst/FSM_onehot_state_var_reg[7]/C
                               des_check_core_inst/input_sva_reg[0]/CE
                                                              0.912         




Min Delay Paths
--------------------------------------------------------------------------------------
Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
input_rsc_dat[0]               des_check_core_inst/input_sva_reg[0]/D
                                                              -0.053        




Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         2.000       1.450                des_check_core_inst/R_0_10_sva_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1.000       0.725                des_check_core_inst/R_0_10_sva_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1.000       0.725                des_check_core_inst/R_0_10_sva_reg/C



Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun Mar 21 12:55:02 2021
| Host              : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command           : report_timing -nworst 1 -from [all_inputs] -to [all_outputs] -file /home/ds6365/DES_SYN_FIN/DES_syn.v1/vivado_concat_vhdl/timing_summary_synth.rpt -append
| Design            : des_check
| Device            : xcvu11p-flga2577
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

No timing paths found.


Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun Mar 21 12:55:02 2021
| Host              : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command           : report_timing -nworst 1 -from [all_inputs] -to [all_clocks] -file /home/ds6365/DES_SYN_FIN/DES_syn.v1/vivado_concat_vhdl/timing_summary_synth.rpt -append
| Design            : des_check
| Device            : xcvu11p-flga2577
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.558ns  (required time - arrival time)
  Source:                 input_rsc_dat[31]
                            (input port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            des_check_core_inst/s_output_1_19_16_19_sva_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.243ns (55.991%)  route 0.191ns (44.009%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.000     0.000    
                                                      0.000     0.000 r  input_rsc_dat[31] (IN)
                         net (fo=2, unset)            0.000     0.000    des_check_core_inst/input_rsc_dat[31]
                         LUT2 (Prop_LUT2_I0_O)        0.064     0.064 r  des_check_core_inst/g0_b0_i_1/O
                         net (fo=4, unplaced)         0.133     0.197    des_check_core_inst/g0_b0_i_1_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.376 r  des_check_core_inst/g0_b0/O
                         net (fo=1, unplaced)         0.058     0.434    des_check_core_inst/operator_8_false_1_read_rom_S_rom_map_1_rg_data_out[0]
                         FDRE                                         r  des_check_core_inst/s_output_1_19_16_19_sva_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=713, unset)          0.000     2.000    des_check_core_inst/clk
                         FDRE                                         r  des_check_core_inst/s_output_1_19_16_19_sva_reg[0]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_D)        0.027     1.992    des_check_core_inst/s_output_1_19_16_19_sva_reg[0]
  -------------------------------------------------------------------
                         required time                          1.992    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  1.558    




Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun Mar 21 12:55:02 2021
| Host              : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command           : report_timing -nworst 1 -from [all_clocks] -to [all_clocks] -file /home/ds6365/DES_SYN_FIN/DES_syn.v1/vivado_concat_vhdl/timing_summary_synth.rpt -append
| Design            : des_check
| Device            : xcvu11p-flga2577
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 des_check_core_inst/des_check_core_core_fsm_inst/FSM_onehot_state_var_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            des_check_core_inst/input_sva_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.312ns (30.891%)  route 0.698ns (69.109%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.000     0.000    des_check_core_inst/des_check_core_core_fsm_inst/clk
                         FDRE                                         r  des_check_core_inst/des_check_core_core_fsm_inst/FSM_onehot_state_var_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.093 f  des_check_core_inst/des_check_core_core_fsm_inst/FSM_onehot_state_var_reg[7]/Q
                         net (fo=34, unplaced)        0.238     0.331    des_check_core_inst/des_check_core_core_fsm_inst/FSM_onehot_state_var_reg[15]_0[5]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.510 r  des_check_core_inst/des_check_core_core_fsm_inst/reg_input_rsc_triosy_obj_ld_cse_i_3/O
                         net (fo=1, unplaced)         0.210     0.720    des_check_core_inst/des_check_core_core_fsm_inst/reg_input_rsc_triosy_obj_ld_cse_i_3_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.040     0.760 r  des_check_core_inst/des_check_core_core_fsm_inst/reg_input_rsc_triosy_obj_ld_cse_i_1/O
                         net (fo=122, unplaced)       0.250     1.010    des_check_core_inst/des_check_core_core_fsm_inst_fsm_output[0]
                         FDRE                                         r  des_check_core_inst/input_sva_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
                                                      0.000     2.000 r  clk (IN)
                         net (fo=713, unset)          0.000     2.000    des_check_core_inst/clk
                         FDRE                                         r  des_check_core_inst/input_sva_reg[0]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         FDRE (Setup_FDRE_C_CE)      -0.043     1.922    des_check_core_inst/input_sva_reg[0]
  -------------------------------------------------------------------
                         required time                          1.922    
                         arrival time                          -1.010    
  -------------------------------------------------------------------
                         slack                                  0.912    




Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun Mar 21 12:55:03 2021
| Host              : hansolo.poly.edu running 64-bit Red Hat Enterprise Linux Server release 7.8 (Maipo)
| Command           : report_timing -nworst 1 -from [all_clocks] -to [all_outputs] -file /home/ds6365/DES_SYN_FIN/DES_syn.v1/vivado_concat_vhdl/timing_summary_synth.rpt -append
| Design            : des_check
| Device            : xcvu11p-flga2577
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 des_check_core_inst/reg_input_rsc_triosy_obj_ld_cse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            input_rsc_triosy_lz
                            (output port clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        0.093ns  (logic 0.093ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=713, unset)          0.000     0.000    des_check_core_inst/clk
                         FDRE                                         r  des_check_core_inst/reg_input_rsc_triosy_obj_ld_cse_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.093     0.093 r  des_check_core_inst/reg_input_rsc_triosy_obj_ld_cse_reg/Q
                         net (fo=0)                   0.000     0.093    input_rsc_triosy_lz
                                                                      r  input_rsc_triosy_lz (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
                         output delay                -0.000     1.965    
  -------------------------------------------------------------------
                         required time                          1.965    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  1.872    




