

================================================================
== Vivado HLS Report for 'reduce_1'
================================================================
* Date:           Mon Mar  1 22:17:18 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.962|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         1|          -|          -|     2|    no    |
        |- Loop 2  |    2|    2|         1|          -|          -|     2|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    223|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     45|
|Register         |        -|      -|     98|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|     98|    268|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |ap_return              |     +    |      0|  0|  18|          18|          18|
    |i_5_fu_122_p2          |     +    |      0|  0|  10|           2|           1|
    |i_6_fu_166_p2          |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_204_p2         |     +    |      0|  0|  25|          18|          18|
    |tmp_fu_210_p2          |     +    |      0|  0|  18|          18|          18|
    |cond1_fu_172_p2        |   icmp   |      0|  0|   8|           2|           1|
    |cond_fu_128_p2         |   icmp   |      0|  0|   8|           2|           1|
    |exitcond2_fu_116_p2    |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_160_p2     |   icmp   |      0|  0|   9|           2|           3|
    |left_0_V_1_fu_152_p3   |  select  |      0|  0|  18|           1|          18|
    |left_0_V_fu_144_p3     |  select  |      0|  0|  18|           1|          18|
    |left_1_V_fu_134_p3     |  select  |      0|  0|  18|           1|          18|
    |right_0_V_1_fu_196_p3  |  select  |      0|  0|  18|           1|          18|
    |right_0_V_fu_188_p3    |  select  |      0|  0|  18|           1|          18|
    |right_1_V_fu_178_p3    |  select  |      0|  0|  18|           1|          18|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 223|          72|         172|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  27|          5|    1|          5|
    |i2_reg_105  |   9|          2|    2|          4|
    |i_reg_70    |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       |  45|          9|    5|         13|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   4|   0|    4|          0|
    |i2_reg_105        |   2|   0|    2|          0|
    |i_reg_70          |   2|   0|    2|          0|
    |p_Val2_10_reg_81  |  18|   0|   18|          0|
    |p_Val2_1_reg_93   |  18|   0|   18|          0|
    |p_Val2_9_reg_46   |  18|   0|   18|          0|
    |p_Val2_s_reg_58   |  18|   0|   18|          0|
    |tmp1_reg_277      |  18|   0|   18|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  98|   0|   98|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   reduce.1   | return value |
|ap_return   | out |   18| ap_ctrl_hs |   reduce.1   | return value |
|x_0_V_read  |  in |   18|   ap_none  |  x_0_V_read  |    scalar    |
|x_1_V_read  |  in |   18|   ap_none  |  x_1_V_read  |    scalar    |
|x_2_V_read  |  in |   18|   ap_none  |  x_2_V_read  |    scalar    |
|x_3_V_read  |  in |   18|   ap_none  |  x_3_V_read  |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond2)
	3  / (exitcond2)
3 --> 
	4  / (exitcond)
	3  / (!exitcond)
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_3_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_3_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 5 'read' 'x_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_2_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_2_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 6 'read' 'x_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_1_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 7 'read' 'x_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x_0_V_read)" [firmware/nnet_utils/nnet_common.h:62]   --->   Operation 8 'read' 'x_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_9 = phi i18 [ undef, %arrayctor.loop1.preheader ], [ %left_0_V, %1 ]"   --->   Operation 10 'phi' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i18 [ undef, %arrayctor.loop1.preheader ], [ %left_0_V_1, %1 ]"   --->   Operation 11 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %arrayctor.loop1.preheader ], [ %i_5, %1 ]"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %i, -2" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 13 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.56ns)   --->   "%i_5 = add i2 %i, 1" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 15 'add' 'i_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader.preheader, label %1" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.95ns)   --->   "%cond = icmp eq i2 %i, 0" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 17 'icmp' 'cond' <Predicate = (!exitcond2)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.75ns)   --->   "%left_1_V = select i1 %cond, i18 %x_0_V_read_1, i18 %x_1_V_read_1" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 18 'select' 'left_1_V' <Predicate = (!exitcond2)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i2 %i to i1" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 19 'trunc' 'tmp_20' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.75ns)   --->   "%left_0_V = select i1 %tmp_20, i18 %left_1_V, i18 %p_Val2_9" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 20 'select' 'left_0_V' <Predicate = (!exitcond2)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.75ns)   --->   "%left_0_V_1 = select i1 %tmp_20, i18 %p_Val2_s, i18 %left_1_V" [firmware/nnet_utils/nnet_common.h:75]   --->   Operation 21 'select' 'left_0_V_1' <Predicate = (!exitcond2)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_common.h:74]   --->   Operation 22 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 23 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_10 = phi i18 [ %right_0_V, %2 ], [ undef, %.preheader.preheader ]"   --->   Operation 24 'phi' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i18 [ %right_0_V_1, %2 ], [ undef, %.preheader.preheader ]"   --->   Operation 25 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i_6, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 26 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %i2, -2" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 27 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 28 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.56ns)   --->   "%i_6 = add i2 %i2, 1" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 29 'add' 'i_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.95ns)   --->   "%cond1 = icmp eq i2 %i2, 0" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 31 'icmp' 'cond1' <Predicate = (!exitcond)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.75ns)   --->   "%right_1_V = select i1 %cond1, i18 %x_2_V_read_1, i18 %x_3_V_read_1" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 32 'select' 'right_1_V' <Predicate = (!exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i2 %i2 to i1" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 33 'trunc' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.75ns)   --->   "%right_0_V = select i1 %tmp_21, i18 %right_1_V, i18 %p_Val2_10" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 34 'select' 'right_0_V' <Predicate = (!exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.75ns)   --->   "%right_0_V_1 = select i1 %tmp_21, i18 %p_Val2_1, i18 %right_1_V" [firmware/nnet_utils/nnet_common.h:78]   --->   Operation 35 'select' 'right_0_V_1' <Predicate = (!exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_common.h:77]   --->   Operation 36 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.13ns)   --->   "%tmp1 = add i18 %p_Val2_s, %p_Val2_9" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 37 'add' 'tmp1' <Predicate = (exitcond)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.96>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i18 %p_Val2_10, %p_Val2_1" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 38 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%agg_result_i = add i18 %tmp1, %tmp" [firmware/nnet_utils/nnet_common.h:88->firmware/nnet_utils/nnet_common.h:80]   --->   Operation 39 'add' 'agg_result_i' <Predicate = true> <Delay = 3.96> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "ret i18 %agg_result_i" [firmware/nnet_utils/nnet_common.h:80]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_3_V_read_1 (read             ) [ 00110]
x_2_V_read_1 (read             ) [ 00110]
x_1_V_read_1 (read             ) [ 00100]
x_0_V_read_1 (read             ) [ 00100]
StgValue_9   (br               ) [ 01100]
p_Val2_9     (phi              ) [ 00110]
p_Val2_s     (phi              ) [ 00110]
i            (phi              ) [ 00100]
exitcond2    (icmp             ) [ 00100]
empty        (speclooptripcount) [ 00000]
i_5          (add              ) [ 01100]
StgValue_16  (br               ) [ 00000]
cond         (icmp             ) [ 00000]
left_1_V     (select           ) [ 00000]
tmp_20       (trunc            ) [ 00000]
left_0_V     (select           ) [ 01100]
left_0_V_1   (select           ) [ 01100]
StgValue_22  (br               ) [ 01100]
StgValue_23  (br               ) [ 00110]
p_Val2_10    (phi              ) [ 00011]
p_Val2_1     (phi              ) [ 00011]
i2           (phi              ) [ 00010]
exitcond     (icmp             ) [ 00010]
empty_27     (speclooptripcount) [ 00000]
i_6          (add              ) [ 00110]
StgValue_30  (br               ) [ 00000]
cond1        (icmp             ) [ 00000]
right_1_V    (select           ) [ 00000]
tmp_21       (trunc            ) [ 00000]
right_0_V    (select           ) [ 00110]
right_0_V_1  (select           ) [ 00110]
StgValue_36  (br               ) [ 00110]
tmp1         (add              ) [ 00001]
tmp          (add              ) [ 00000]
agg_result_i (add              ) [ 00000]
StgValue_40  (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="x_3_V_read_1_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="18" slack="0"/>
<pin id="24" dir="0" index="1" bw="18" slack="0"/>
<pin id="25" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="x_2_V_read_1_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="18" slack="0"/>
<pin id="30" dir="0" index="1" bw="18" slack="0"/>
<pin id="31" dir="1" index="2" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="x_1_V_read_1_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="18" slack="0"/>
<pin id="36" dir="0" index="1" bw="18" slack="0"/>
<pin id="37" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="x_0_V_read_1_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="18" slack="0"/>
<pin id="42" dir="0" index="1" bw="18" slack="0"/>
<pin id="43" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="46" class="1005" name="p_Val2_9_reg_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="18" slack="1"/>
<pin id="48" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 (phireg) "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_Val2_9_phi_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="1"/>
<pin id="52" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="18" slack="0"/>
<pin id="54" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_9/2 "/>
</bind>
</comp>

<comp id="58" class="1005" name="p_Val2_s_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="18" slack="1"/>
<pin id="60" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_Val2_s_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="1"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="18" slack="0"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="i_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="1"/>
<pin id="72" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="2" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="p_Val2_10_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="18" slack="1"/>
<pin id="83" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="p_Val2_10_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="18" slack="0"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="1" slack="1"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="93" class="1005" name="p_Val2_1_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="18" slack="1"/>
<pin id="95" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="p_Val2_1_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="18" slack="0"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="1" slack="1"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i2_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="1"/>
<pin id="107" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i2_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exitcond2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="2" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_5_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="cond_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="left_1_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="18" slack="1"/>
<pin id="137" dir="0" index="2" bw="18" slack="1"/>
<pin id="138" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="left_1_V/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_20_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="left_0_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="18" slack="0"/>
<pin id="147" dir="0" index="2" bw="18" slack="0"/>
<pin id="148" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="left_0_V/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="left_0_V_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="18" slack="0"/>
<pin id="155" dir="0" index="2" bw="18" slack="0"/>
<pin id="156" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="left_0_V_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="exitcond_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="i_6_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cond1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="2" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_1_V_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="18" slack="2"/>
<pin id="181" dir="0" index="2" bw="18" slack="2"/>
<pin id="182" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_1_V/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_21_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="right_0_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="18" slack="0"/>
<pin id="191" dir="0" index="2" bw="18" slack="0"/>
<pin id="192" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_0_V/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="right_0_V_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="18" slack="0"/>
<pin id="199" dir="0" index="2" bw="18" slack="0"/>
<pin id="200" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="right_0_V_1/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="1"/>
<pin id="206" dir="0" index="1" bw="18" slack="1"/>
<pin id="207" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="18" slack="1"/>
<pin id="212" dir="0" index="1" bw="18" slack="1"/>
<pin id="213" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="agg_result_i_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="18" slack="1"/>
<pin id="218" dir="0" index="1" bw="18" slack="0"/>
<pin id="219" dir="1" index="2" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_i/4 "/>
</bind>
</comp>

<comp id="221" class="1005" name="x_3_V_read_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="18" slack="2"/>
<pin id="223" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="x_3_V_read_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="x_2_V_read_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="18" slack="2"/>
<pin id="228" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="x_2_V_read_1 "/>
</bind>
</comp>

<comp id="231" class="1005" name="x_1_V_read_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="18" slack="1"/>
<pin id="233" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_1_V_read_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="x_0_V_read_1_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="18" slack="1"/>
<pin id="238" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="x_0_V_read_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="i_5_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="249" class="1005" name="left_0_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="18" slack="0"/>
<pin id="251" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="left_0_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="left_0_V_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="0"/>
<pin id="256" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="left_0_V_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_6_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="267" class="1005" name="right_0_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="18" slack="0"/>
<pin id="269" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="right_0_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="right_0_V_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="18" slack="0"/>
<pin id="274" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="right_0_V_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="tmp1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="18" slack="1"/>
<pin id="279" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="6" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="56"><net_src comp="46" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="50" pin="4"/><net_sink comp="46" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="58" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="62" pin="4"/><net_sink comp="58" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="92"><net_src comp="85" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="74" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="74" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="74" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="74" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="134" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="50" pin="4"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="140" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="62" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="134" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="164"><net_src comp="109" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="109" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="109" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="109" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="178" pin="3"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="85" pin="4"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="184" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="97" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="178" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="58" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="81" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="93" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="22" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="229"><net_src comp="28" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="234"><net_src comp="34" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="239"><net_src comp="40" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="247"><net_src comp="122" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="252"><net_src comp="144" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="257"><net_src comp="152" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="265"><net_src comp="166" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="270"><net_src comp="188" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="275"><net_src comp="196" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="280"><net_src comp="204" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="216" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce.1 : x_0_V_read | {1 }
	Port: reduce.1 : x_1_V_read | {1 }
	Port: reduce.1 : x_2_V_read | {1 }
	Port: reduce.1 : x_3_V_read | {1 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_5 : 1
		StgValue_16 : 2
		cond : 1
		left_1_V : 2
		tmp_20 : 1
		left_0_V : 3
		left_0_V_1 : 3
	State 3
		exitcond : 1
		i_6 : 1
		StgValue_30 : 2
		cond1 : 1
		right_1_V : 2
		tmp_21 : 1
		right_0_V : 3
		right_0_V_1 : 3
	State 4
		agg_result_i : 1
		StgValue_40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     left_1_V_fu_134     |    0    |    18   |
|          |     left_0_V_fu_144     |    0    |    18   |
|  select  |    left_0_V_1_fu_152    |    0    |    18   |
|          |     right_1_V_fu_178    |    0    |    18   |
|          |     right_0_V_fu_188    |    0    |    18   |
|          |    right_0_V_1_fu_196   |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |        i_5_fu_122       |    0    |    10   |
|          |        i_6_fu_166       |    0    |    10   |
|    add   |       tmp1_fu_204       |    0    |    25   |
|          |        tmp_fu_210       |    0    |    18   |
|          |   agg_result_i_fu_216   |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |     exitcond2_fu_116    |    0    |    8    |
|   icmp   |       cond_fu_128       |    0    |    8    |
|          |     exitcond_fu_160     |    0    |    8    |
|          |       cond1_fu_172      |    0    |    8    |
|----------|-------------------------|---------|---------|
|          | x_3_V_read_1_read_fu_22 |    0    |    0    |
|   read   | x_2_V_read_1_read_fu_28 |    0    |    0    |
|          | x_1_V_read_1_read_fu_34 |    0    |    0    |
|          | x_0_V_read_1_read_fu_40 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |      tmp_20_fu_140      |    0    |    0    |
|          |      tmp_21_fu_184      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   221   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i2_reg_105     |    2   |
|     i_5_reg_244    |    2   |
|     i_6_reg_262    |    2   |
|      i_reg_70      |    2   |
| left_0_V_1_reg_254 |   18   |
|  left_0_V_reg_249  |   18   |
|  p_Val2_10_reg_81  |   18   |
|   p_Val2_1_reg_93  |   18   |
|   p_Val2_9_reg_46  |   18   |
|   p_Val2_s_reg_58  |   18   |
| right_0_V_1_reg_272|   18   |
|  right_0_V_reg_267 |   18   |
|    tmp1_reg_277    |   18   |
|x_0_V_read_1_reg_236|   18   |
|x_1_V_read_1_reg_231|   18   |
|x_2_V_read_1_reg_226|   18   |
|x_3_V_read_1_reg_221|   18   |
+--------------------+--------+
|        Total       |   242  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  p_Val2_9_reg_46 |  p0  |   2  |  18  |   36   ||    9    |
|  p_Val2_s_reg_58 |  p0  |   2  |  18  |   36   ||    9    |
| p_Val2_10_reg_81 |  p0  |   2  |  18  |   36   ||    9    |
|  p_Val2_1_reg_93 |  p0  |   2  |  18  |   36   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   144  ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   221  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   242  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   242  |   257  |
+-----------+--------+--------+--------+
