;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @300, 90
	SLT <300, 90
	SPL 0, <405
	SUB @27, 0
	DJN @12, #200
	ADD 210, 60
	ADD 30, 9
	MOV #0, -19
	SUB #0, -40
	SPL <-1, @-20
	SUB @127, 106
	SPL <-1, @-20
	SUB 72, 200
	SUB -0, 0
	DAT #0, <402
	ADD 270, 1
	SPL 0, <402
	SUB #0, -31
	DJN -1, @-20
	DJN -1, @-20
	SUB <-1, <-20
	SLT <300, 90
	ADD 30, 9
	ADD 30, 9
	SUB @121, 130
	SUB @121, 106
	SUB @120, <106
	JMN <111, 503
	SUB @121, 106
	DJN -1, @-0
	ADD 210, 60
	SUB 72, 200
	SUB 7, <20
	MOV -1, <-20
	SUB @121, 159
	DAT <300, #90
	MOV -1, <-20
	SPL 0, <402
	ADD 210, 60
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
