[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TUSB2046IBVF production of TEXAS INSTRUMENTS from the text:Personal\nComputerMonitor with\nTUSB2046B\n4-Port Hub ModemScannerDigital Scanner\nRight Speaker\nMouse\nLeft SpeakerPrinter with\nTUSB2046B\n4-Port Hub\nKeyboard with\nTUSB2046B\n4-Port Hub\n... ......\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nTUSB2046x 4-Port HubfortheUniversal SerialBusWithOptional\nSerialEEPROM Interface\n1(1) JEDEC descriptor S-PQFP-G forlow-profile quad flatpack\n(LQFP).1Features\n1•Fully Compliant With theUSB Specification asa\nFull-Speed Hub: TID#30220231\n•32-Pin LQFP(1)Package With a0.8-mm Terminal\nPitch orQFN Package With a0.5-mm PinPitch\n•3.3-V Low-Power ASIC Logic\n•Integrated USB Transceivers\n•State Machine Implementation Requires No\nFirmware Programming\n•One Upstream Port andFour Downstream Ports\n•AllDownstream Ports Support Full-Speed and\nLow-Speed Operations\n•Two Power Source Modes\n–Self-Powered Mode\n–Bus-Powered Mode\n•Power Switching andOvercurrent Reporting Is\nProvided Ganged orPerPort\n•Supports Suspend andResume Operations\n•Supports Programmable Vendor IDandProduct\nIDWith External Serial EEPROM\n•3-State EEPROM Interface Allows EEPROM\nSharing\n•Push-Pull Outputs forPWRON Eliminate theNeed\nforExternal Pullup Resistors\n•Noise Filtering onOVRCUR Provides Immunity to\nVoltage Spikes\n•Package Pinout Allows 2-Layer PCB\n•Low EMI Emission Achieved bya6-MHz Crystal\nInput\n•Migrated From Proven TUSB2040 Hub\n•Lower Cost Than theTUSB2040 Hub\n•Enhanced System ESD Performance\n•NoSpecial Driver Requirements; Works\nSeamlessly With Any Operating System With USB\nStack Support\n•Supports 6-MHz Operation Through aCrystal\nInput ora48-MHz Input Clock2Applications\n•Computer Systems\n•Docking Stations\n3Description\nThe TUSB2046x isa3.3-V CMOS hub device that\nprovides one upstream port and four downstream\nports incompliance with theUniversal Serial Bus\n(USB) specification asafull-speed hub. Because this\ndevice isimplemented with adigital state machine\ninstead ofamicrocontroller, nofirmware\nprogramming isrequired. Fully compliant USB\ntransceivers are integrated into the ASIC forall\nupstream and downstream ports. The downstream\nports support full-speed and low-speed devices by\nautomatically setting theslew rate according tothe\nspeed ofthe device attached tothe ports. The\nconfiguration oftheBUSPWR pinselects either the\nbus-powered ortheself-powered mode.\nConfiguring theGANGED input determines thepower\nswitching and overcurrent detection modes forthe\ndownstream ports. IfGANGED ishigh, allPWRON\noutputs switch together and ifany OVRCUR is\nactivated, allports transition tothepower-off state. If\nGANGED islow, thePWRON outputs and OVRCUR\ninputs operate onaper-port basis.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTUSB2046B\nTUSB2046BI\nTUSB2046IVQFN (32) 5.00 mm×5.00 mm\nLQFP (32) 7.00 mm×7.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nUSB-Tiered Configuration Example\n2TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Description (Continued) ........................................ 3\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 6\n7.1 Absolute Maximum Ratings ..................................... 6\n7.2 ESD Ratings .............................................................. 6\n7.3 Recommended Operating Conditions ....................... 6\n7.4 Thermal Information .................................................. 7\n7.5 Electrical Characteristics ........................................... 7\n7.6 Differential Driver Switching Characteristics (Full\nSpeed Mode) ............................................................. 7\n7.7 Differential Driver Switching Characteristics (Low\nSpeed Mode) ............................................................. 8\n7.8 Typical Characteristics .............................................. 9\n8Detailed Description .............................................. 9\n8.1 Overview ................................................................... 9\n8.2 Functional Block Diagram ....................................... 108.3 Feature Description ................................................. 10\n8.4 Device Functional Modes ........................................ 12\n8.5 Programming ........................................................... 13\n9Application andImplementation ........................ 15\n9.1 Application Information ............................................ 15\n9.2 Typical Application .................................................. 15\n10Power Supply Recommendations ..................... 17\n10.1 TUSB2046x Power Supply ................................... 17\n10.2 Downstream Port Power ....................................... 17\n11Layout ................................................................... 18\n11.1 Layout Guidelines ................................................. 18\n11.2 Layout Example .................................................... 19\n12Device andDocumentation Support ................. 20\n12.1 Related Links ........................................................ 20\n12.2 Community Resources .......................................... 20\n12.3 Trademarks ........................................................... 20\n12.4 Electrostatic Discharge Caution ............................ 20\n12.5 Glossary ................................................................ 20\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 20\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision K(January 2016) toRevision L Page\n•Added device TUSB2046IB tothedata sheet ........................................................................................................................ 1\nChanges from Revision J(July 2015) toRevision K Page\n•Changed theVQFN package Body Size From: 5.00 mmx2.00 mmTo:5.00 mmx5.00 mm ............................................ 1\nChanges from Revision I(September 2013) toRevision J Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\n3TUSB2046B ,TUSB2046I\nwww.ti.com SLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated5Description (Continued)\nThe TUSB2046x provides theflexibility ofusing a6-MHz ora48-MHz clock. The logic level oftheTSTMODE\nterminal controls theselection oftheclock source. When TSTMODE islow, theoutput oftheinternal APLL\ncircuitry isselected todrive theinternal core ofthedevice. When TSTMODE ishigh, theTSTPLL/48MCLK input\nisselected astheinput clock source and theAPLL circuitry ispowered down and bypassed. The internal\noscillator cell isalso powered down while TSTMODE ishigh. Low EMI emission isachieved because the\nTUSB2046x can usee a6-MHz crystal input. Connect thecrystal asshown inFigure 6.Aninternal PLL then\ngenerates the48-MHz clock used tosample data from theupstream port and tosynchronize the12MHz used\nfortheUSB clock. Iflow-power suspend and resume aredesired, apassive crystal orresonator must beused.\nHowever, a6-MHz oscillator may beused byconnecting theoutput totheXTAL1 pinandleaving theXTAL2 pin\nopen. The oscillator TTL output must notexceed 3.6V.\nFor48-MHz operation, theclock cannot begenerated with acrystal using theXTAL2 output because theinternal\noscillator cell supports only thefundamental frequency. Other useful features oftheTUSB2046x include a\npackage with a0.8-mm pinpitch foreasy PCB routing and assembly, push-pull outputs forthePWRON pins\neliminate theneed forpullup resistors required bytraditional open-collector I/Os, and OVRCUR pins have noise\nfiltering forincreased immunity tovoltage spikes.\n4TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated6PinConfiguration andFunctions\nVFPackage\n32-Pin LQFP\nTopViewRHB Package\n32-Pin VQFN With Thermal Pad\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nBUSPWR 8 IPower source indicator. BUSPWR isanactive-high input thatindicates whether thedownstream\nports source their power from theUSB cable oralocal power supply. Forthebus-power mode,\nthisterminal must bepulled to3.3V,andfortheself-powered mode, thisterminal must bepulled\nlow. Input must notchange dynamically during operation.\nDM0 2 I/O Root port USB differential data minus. DM0 paired with DP0 constitutes theupstream USB port.\nDM1 11\nI/OUSB differential data minus. DM1 –DM4 paired with DP1–DP4 support uptofour downstream USB\nports.DM2 15\nDM3 19\nDM4 23\nDP0 1 I/O Root port USB differential data plus. DP0 paired with DM0 constitutes theupstream USB port.\nDP1 12\nI/OUSB differential data plus. DP1–DP4 paired with DM1 –DM4 support uptofour downstream USB\nports.DP2 16\nDP3 20\nDP4 24\nEECLK 5 OEEPROM serial clock. When EXTMEM ishigh, theEEPROM interface isdisabled. The EECLK\nterminal isdisabled andmust beleftfloating (unconnected). When EXTMEM islow, EECLK acts\nasa3-state serial clock output totheEEPROM with a100-μAinternal pulldown.\nEEDATA/GA\nNGED6 I/OEEPROM serial data/power-management mode indicator. When EXTMEM ishigh,\nEEDATA/GANGED selects between ganged orper-port power overcurrent detection forthe\ndownstream ports. When EXTMEM islow, EEDATA/GANGED acts asaserial data I/Oforthe\nEEPROM andisinternally pulled down with a100-μApulldown. This standard TTL input must not\nchange dynamically during operation.\nEXTMEM 26 IWhen EXTMEM ishigh, theserial EEPROM interface ofthedevice isdisabled. When EXTMEM is\nlow, terminals 5and6areconfigured astheclock anddata terminals oftheserial EEPROM\ninterface, respectively.\nGND 7,28 GND terminals must betiedtoground forproper operation.\n5TUSB2046B ,TUSB2046I\nwww.ti.com SLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nOVRCUR1 10\nIOvercurrent input. OVRCUR1 –OVRCUR4 areactive low. Forper-port overcurrent detection, one\novercurrent input isavailable foreach ofthefour downstream ports. Intheganged mode, any\nOVRCUR input may beused andallOVRCUR terminals must betiedtogether. OVRCUR\nterminals areactive lowinputs with noise filtering logic.OVRCUR2 14\nOVRCUR3 18\nOVRCUR4 22\nPWRON1 9\nOPower-on/-off control signals. PWRON1 –PWRON4 areactive low, push-pull outputs. Push-pull\noutputs eliminate thepullup resistors which open-drain outputs require. However, theexternal\npower switches thatconnect tothese terminals must beable tooperate with 3.3-V inputs because\nthese outputs cannot drive 5-Vsignals.PWRON2 13\nPWRON3 17\nPWRON4 21\nRESET 4 IRESET isanactive lowTTL input with hysteresis andmust beasserted atpower up.When\nRESET isasserted, alllogic isinitialized. Generally, areset with apulse width between 100μs\nand1msisrecommended after 3.3-V VCCreaches its90%. Clock signal hastobeactive during\nthelast60μsofthereset window.\nSUSPND 32 OSuspend status. SUSPND isanactive high output available forexternal logic power-down\noperations. During thesuspend mode, SUSPND ishigh. SUSPND islowfornormal operation.\nTSTMODE 31 ITest/mode terminal. TSTMODE isused asatestterminal during production testing. This terminal\nmust betiedtoground or3.3-V VCCfornormal 6-MHz or48-MHz operation, respectively.\nTSTPLL/\n48MCLK27 I/OTest/48-MHz clock input. TSTPLL/48MCLK isused asatestterminal during production testing.\nThis terminal must betiedtoground fornormal 6-MHz operation. If48-MHz input clock isdesired,\na48-MHz clock source (nocrystal) canbeconnected tothisinput terminal.\nVCC 3,25 3.3-V supply voltage\nXTAL1 30 ICrystal 1.XTAL1 isa6-MHz crystal input with 50% duty cycle. Aninternal PLL generates the48-\nMHz and12-MHz clocks used internally bytheASIC logic.\nXTAL2 29 OCrystal 2.XTAL2 isa6-MHz crystal output. This terminal must beleftopen when using an\noscillator.\n6TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Allvoltage levels arewith respect toGND.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Supply voltage(2)–0.5 3.6 V\nVI Input voltage range –0.5 VCC+0.5 V\nVO Output voltage range –0.5 VCC+0.5 V\nIIK Input clamp current VI<0VorVI<VCC ±20 mA\nIOK Output clamp current VO<0VorVO<VCC ±20 mA\nTA Operating free-air temperatureTUSB2046B 0 70\n°C\nTUSB2046BI, TUSB2046I –40 85\nTstg Storage temperature range –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±4000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1500\n7.3 Recommended Operating Conditions\nPARAMETER MIN NOM MAX UNIT\nVCC Supply voltageTUSB2046B 3 3.3 3.6\nV\nTUSB2046BI, TUSB2046I 3.3 3.6\nVI Input voltage, TTL/LVCMOS 0 VCC V\nVO Output voltage, TTL/LVCMOS 0 VCC V\nVIH(REC) High-level input voltage, signal-ended receiver 2 VCC V\nVIL(REC) Low-level input voltage, signal-ended receiver 0.8 V\nVIH(TTL) High-level input voltage, TTL/LVCMOS 2 VCC V\nVIL(TTL) Low-level input voltage, TTL/LVCMOS 0 0.8 V\nTA Operating free-air temperatureTUSB2046B 0 70\n°C\nTUSB2046BI, TUSB2046I –40 85\nR(DRV) External series, differential driver resistor 22(–5%) 22(5%) Ω\nf(OPRH) Operating (dcdifferential driver) high speed mode 12 Mb/s\nf(OPRL) Operating (dcdifferential driver) lowspeed mode 1.5 Mb/s\nVICR Common mode, input range, differential receiver 0.8 2.5 V\ntt Input transition times, TTL/LVCMOS 0 25 ns\nTJ Junction temperature range –40 115 °C\n7TUSB2046B ,TUSB2046I\nwww.ti.com SLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)TUSB2046x\nUNIT RHB (VQFN)\n32PINS\nRθJA Junction-to-ambient thermal resistance 35.7 °C/W\nRθJCtop Junction-to-case (top) thermal resistance 28.4 °C/W\nRθJB Junction-to-board thermal resistance 9.9 °C/W\nψJT Junction-to-top characterization parameter 0.5 °C/W\nψJB Junction-to-board characterization parameter 9.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 4.3 °C/W\n(1) Applies forinput buffers with hysteresis.\n(2) Applies foropen-drain buffers.7.5 Electrical Characteristics\nover recommended ranges ofoperating free-air temperature andsupply voltage (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\nVOH High-level output voltageTTL/LVCMOS IOH=–4mA VCC–0.5\nV\nUSB data linesR(DRV) =15kΩtoGND 2.8\nIOH=–12mA(without R(DRV) ) VCC–0.5\nVOL Low-level output voltageTTL/LVCMOS IOL=4mA 0.5\nV\nUSB data linesR(DRV) =1.5kΩto3.6V 0.3\nIOL=12mA(without R(DRV) ) 0.5\nVIT+ Positive input thresholdTTL/LVCMOS 1.8\nV\nSingle-ended 0.8V≤VICR≤2.5V 1.8\nVIT– Negative-input thresholdTTL/LVCMOS 0.8\nV\nSingle-ended 0.8V≤VICR≤2.5V 1\nVhysInput hysteresis(1)\n(VT+–VT–)TTL/LVCMOS 0.3 0.7\nmV\nSingle-ended 0.8V≤VICR≤2.5V 300 500\nIOZ High-impedance output currentTTL/LVCMOS V=VCCorGND(2)±10\nμA\nUSB data lines 0V≤VO≤VCC ±10\nIIL Low-level input current TTL/LVCMOS VI=GND –1μA\nIIH High-level input current TTL/LVCMOS VI=VCC 1μA\nz0(DRV) Driver output impedance USB data lines Static VOHorVOL 7.1 19.9 Ω\nVID Differential input voltage USB data lines 0.8V≤VICR≤2.5V 0.2 V\nICC Input supply currentNormal operation 40 mA\nSuspend mode 1μA\n(1) Characterized only. Limits areapproved bydesign andarenotproduction tested.7.6 Differential Driver Switching Characteristics (Full Speed Mode)\nover recommended ranges ofoperating free-air temperature andsupply voltage, CL=50pF(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\ntr Transition risetime forDPorDM See Figure 1andFigure 2 4 20 ns\ntf Transition falltime forDPorDM See Figure 1andFigure 2 4 20 ns\nt(RFM) Rise/fall time matching(1)(tr/tf)×100 90% 110%\nVO(CRS) Signal crossover output voltage(1)1.3 2.0 V\nVhys\nVIT+\nVIT-VCC\nVIH\nVIL\n0 VLogic high\nLogic low\n15 kΩ15 kΩ1.5 k Ω22Ω\n22Ω\n8TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated(1) Characterized only. Limits areapproved bydesign andarenotproduction tested.7.7 Differential Driver Switching Characteristics (Low Speed Mode)\nover recommended ranges ofoperating free-air temperature andsupply voltage, CL=50pF(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN MAX UNIT\ntr Transition risetime forDPorDM(1)CL=200pFto600pF, See Figure 1andFigure 2 75 300 ns\ntf Transition falltime forDPorDM(1)CL=200pFto600pF, See Figure 1andFigure 2 75 300 ns\nt(RFM) Rise/fall time matching(1)(tr/tf)×100 80% 120%\nVO(CRS) Signal crossover output voltage(1)CL=200pFto600pF 1.3 2.0 V\nFigure 1.Differential Driver Switching Load\nFigure 2.Differential Driver Timing Waveforms\nFigure 3.Single-Ended Receiver Input Signal Parameter Definitions\n0.5\n0\n0 1 2- Diff erential Receiver Input Sensitivity - V11.5\n3 4VID\nVICR- Common Mode Input Rang e - V0.8 3.60.21.3\n2.5\n9TUSB2046B ,TUSB2046I\nwww.ti.com SLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated7.8 Typical Characteristics\nFigure 4.Differential Receiver Input Sensitivity vsCommon Mode Input Range\n8Detailed Description\n8.1 Overview\nThe TUSB2046x isa3.3-V CMOS hub device that provides one upstream port and four downstream ports in\ncompliance with theUniversal Serial Bus (USB) specification asafull-speed hub. Because this device is\nimplemented with adigital state machine instead ofamicrocontroller, nofirmware programming isrequired. Fully\ncompliant USB transceivers are integrated into the ASIC forallupstream and downstream ports. The\ndownstream ports support full-speed and low-speed devices byautomatically setting theslew rate according to\nthespeed ofthedevice attached totheports. The configuration oftheBUSPWR pinselects either thebus-\npowered ortheself-powered mode.\nSUSPND\nXTAL1\nXTAL2\nRESETTSTPLL/48MCLK\nEEDATA/GANGED\nEECLK\n10, 14, 18, 22856264293027321 2\n24 23 20 19 16 15 12 11\n9, 13, 17, 21BUSPWR\nOVRCUR1 OVRCUR4 –\nPWRON1 PWRON4 –EXTMEMDP0\nDP4 DP3 DP2 DP1DM0\nDM4 DM3 DM2 DM1USB\nTransceiver\nSuspend/Resume\nLogic and\nFrame TimerHUB RepeaterSIE\nUSB\nTransceiverUSB\nTransceiverUSB\nTransceiverUSB\nTransceiverOSC/PLL\nSerial\nEEPROM\nInterface\nHub/Device\nCommand\nDecoder\nPort 4\nLogicPort 3\nLogicPort 2\nLogicPort 1\nLogicSIE Interface\nLogic\nHub\nPower\nLogic\n10TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated8.2 Functional Block Diagram\n8.3 Feature Description\n8.3.1 USB Power Management\nExternal power-management devices, such astheTPS2044, arerequired tocontrol the5-V source tothe\ndownstream ports according tothecorresponding values ofthePWRON pin. Upon detecting any overcurrent\nconditions, thepower-management device sets thecorresponding OVRCUR pinoftheTUSB2046x toalogic\nlow. IfGANGED ishigh, allPWRON outputs switch together andifanyOVRCUR isactivated, allports transition\ntothepower-off state. IfGANGED islow, thePWRON outputs andOVRCUR inputs operate onaper-port basis.\nBoth bus-powered andself-powered hubs require overcurrent protection foralldownstream ports. The twotypes\nofprotection areindividual-port management (individual-port basis) organged-port management (multiple-port\nbasis). Individual-port management requires power-management devices foreach individual downstream port,\nbutadds robustness totheUSB system because, intheevent ofanovercurrent condition, theUSB host only\npowers down theport that hasthecondition. The ganged configuration uses fewer power-management devices\nandthus haslower system costs, butintheevent ofanovercurrent condition onanyofthedownstream ports, all\ntheganged ports aredisabled bytheUSB host.\nXTAL1\nC1 C2CL\nXTAL2\n11TUSB2046B ,TUSB2046I\nwww.ti.com SLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedFeature Description (continued)\nUsing acombination oftheBUSPWR and EEDATA/GANGED inputs, theTUSB2046x supports four modes of\npower management: bus-powered hub with either individual-port power-management organged-port power\nmanagement, and theself-powered hub with either individual-port power management organged-port power\nmanagement. TIsupplies thecomplete hub solution with theTUSB2036 (2/3-port), TUSB2046x, and the\nTUSB2077 (7-port) hubs along with the power-management devices needed toimplement afully USB\nspecification-compliant system.\n8.3.2 Clock Generation\nThe input clock configuration logic ofTUSB2046x isenhanced toaccept a6-MHz crystal or48-MHz on-the-board\nclock source with asimple tie-off change onTSTMODE (pin31).\n•A6-MHz input clock configuration isshown inFigure 5.\nInthismode, both TSTMODE and TSTPLL/48MCLK pins must betiedtoground. The hub isconfigured to\nusethe6-MHz clock onpins 30and29,which areXTAL1 andXTAL2, respectively, ontheTUSB2046x. This\nisidentical totheTUSB2046.\nFigure 5.6-MHz Input Clock Configuration\nNOTE: This figure assumes a6-MHz fundamental crystal that isparallel loaded. The component values ofC1,C2,and Rd\naredetermined using acrystal from Fox Electronics –part number HC49U-6.00MHz 30\\50\\0-70\\20, which means\n±30ppm at25°Cand±50ppm from 0°Cto70°C.The characteristics forthecrystal include aload capacitance (CL)of\n20pF,maximum shunt capacitance (Co)of7pF,andthemaximum ESR of50Ω.Inorder toinsure enough negative\nresistance, useC1=C2=27pF.The resistor Rdisused totrimthegain, andRd=1.5kΩisrecommended.\nFigure 6.Crystal Tuning Circuit\n•A48-MHz input clock configuration isshown inFigure 7.\nInthismode, both TSTMODE andXTAL1 pins must betiedto3.3-V VCC.The hubaccepts the48-MHz clock\ninput onTSTPLL/48MCLK (terminal 27). XTAL2 must beleftfloating (open) forthisconfiguration. Only the\noscillator ortheonboard clock source isaccepted forthismode. Acrystal cannot beused forthismode,\nbecause theinternal oscillator cellofthechip only supports thefundamental frequency.\nΩ\n30\n29\n31\n27XTAL1\nXTAL2\nTSTMODE\nTSTPLL/48MCLKTUSB2046B USB HUB\nOpen\n48-MHz Oscillator\nor on Board Clock Source3.3 V\n12TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedFeature Description (continued)\nFigure 7.48-MHz Input Clock Configuration\n8.4 Device Functional Modes\n8.4.1 Vendor IDandProduct IDWith External Serial EEPROM\nThe EXTMEM pinenables ordisables theoptional EEPROM interface. When theEXTMEM pinishigh, the\nproduct ID(PID) displayed during enumeration isthegeneral-purpose USB hub. Forthisdefault, pin5isdisabled\nand pin6functions astheGANGED input pin.Ifcustom product ID(PID) and vendor ID(VID) descriptors are\ndesired, theEXTMEM pinmust below(EXTMEM =0).Forthis configuration, pins 5and 6function asthe\nEEPROM interface with pins 5and 6functioning asEECLK and EEDATA, respectively. See Table 1fora\ndescription oftheEEPROM memory map. Ablock diagram example ofhow toconnect theexternal EEPROM ifa\ncustom PIDandVIDaredesired isshown inFigure 8.\nFigure 8.Typical Application oftheTUSB2046x USB Hub\n13TUSB2046B ,TUSB2046I\nwww.ti.com SLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated8.5 Programming\nAnSGS Thompson M93C46 EEPROM, orequivalent, stores theprogrammable VID and PID. When the\nEEPROM interface isenabled (EXTMEM =0),theEECLK and EEDATA areinternally pulled down (100μA)\ninside the TUSB2046x. The internal pulldowns are disabled when the EEPROM interface isdisabled\n(EXTMEM =1).\nThe EEPROM isprogrammed with thethree 16-bit locations asshown inTable 1.Connecting terminal 6ofthe\nEEPROM high (ORG =1)organizes theEEPROM memory into64×16-bit words.\nTable 1.EEPROM Memory Map\nADDRESS D15 D14 D13 D12–D8 D7–D0\n00000 0 GANGED 00000 00000 00000000\n00001 VIDhigh-byte VIDlow-byte\n00010 PIDhigh-byte PIDlow-byte\nXXXXXXXX\nThe Dand Qsignals oftheEEPROM must betied together using a1-kΩresistor with thecommon I/O\noperations forming asingle-wire bus. After system power-on reset, theTUSB2046x performs aone-time access\nread operation from theEEPROM iftheEXTMEM terminal ispulled lowandthechip select(s) oftheEEPROM is\nconnected tothesystem power-on reset. Initially, theEEDATA terminal isdriven bytheTUSB2046x tosend a\nstart bit(1)which isfollowed bytheread instruction (10) and thestarting-word address (00000). Once theread\ninstruction isreceived, theinstruction and address aredecoded bytheEEPROM, which then sends thedata to\ntheoutput shift register. Atthispoint, thehubstops driving theEEDATA terminal andtheEEPROM starts driving.\nAdummy (0)bitisthen output and thefirst three 16-bit words intheEEPROM areoutput with themost\nsignificant bit(MSB) first.\nThe output data changes aretriggered bytherising edge oftheclock provided bytheTUSB2046x ontheEECLK\nterminal. The SGS-Thompson M936C46 EEPROM isrecommended because itadvances tothenext memory\nlocation byautomatically incrementing theaddress internally. Any EEPROM used must have theautomatic\ninternal address advance function. After reading thethree words ofdata from theEEPROM, theTUSB2046x\nputs theEEPROM interface intoahigh-impedance condition (pulled down internally) toallow other logic toshare\ntheEEPROM. The EEPROM read operation issummarized inFigure 9.Formore details onEEPROM operation,\nrefer toSGS-Thompson Microelectronics M93C46 Serial Microwire BusEEPROM data sheet.\n6 BitAddress (000000)\nStartRead OP Code(10)48 Data BitsDon’t Care\nD15D14D0XX\nA5A1A0DummyBitMSB of TheFirst WordOther\nData BitsLSB of\nThird WordMSB of\nFourth Word\nEEPROM Driving Data Line\nHub Driving Data Line3-Stated\nWith InternalPulldown\nS C DOtherAddressBits\n14TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedFigure 9.EEPROM Read Operation Timing Diagram\nDC\nPower\nTUSB2046BUSB\nType B\nConnector \nUSB Type A\nConnectorUS Port\nDS Port 1 DS Port 2 DS Port 3 DS Port 4USB \nPower SwitchUSB \nPower Switch\nUSB Type A\nConnectorUSB Type A\nConnectorUSB Type A\nConnector\n15TUSB2046B ,TUSB2046I\nwww.ti.com SLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nAmajor advantage ofUSB istheability toconnect 127 functions configured inupto6logical layers (tiers) toa\nsingle personal computer.\nAnother advantage ofUSB isthat allperipherals areconnected using astandardized 4-wire cable that provides\nboth communication andpower distribution. The power configurations arebus-powered andself-powered modes.\nThe maximum current that may bedrawn from theUSB 5-V line during power upis100 mA. Forthebus-\npowered mode, ahub candraw amaximum of500 mAfrom the5-VlineoftheUSB cable. Abus-powered hub\nmust always beconnected downstream toaself-powered hubunless itistheonly hubconnected tothePCand\nthere arenohigh-powered functions connected downstream. Intheself-powered mode, thehub isconnected to\nanexternal power supply and cansupply upto500 mAtoeach downstream port. High-powered functions may\ndraw amaximum of500 mAfrom each downstream port and may only beconnected downstream toself-\npowered hubs. Per theUSB specification, inthebus-powered mode, each downstream port can provide a\nmaximum of100mAofcurrent, andintheself-powered mode, each downstream port canprovide amaximum of\n500mAofcurrent.\n9.2 Typical Application\nAcommon application fortheTUSB2046x isasaselfpowered USB hubproduct. The product ispowered byan\nexternal 5-VDCpower adapter. Inthisapplication, using aUSB cable TUSB2046x ’supstream port isplugged\nintoaUSB host controller. The downstream ports oftheTUSB2046x areexposed tousers forconnecting USB\ncameras, keyboards, printers, andsoforth.\nFigure 10.Self-Powered USB Hub Product\nΩ\nΩ1.5 kΩ\nΩ\nΩ\nΩ\nΩ\nNOTES: A.\nB.\nC. LDO is a 5-V-to-3.3-V voltage regulator\nD. All USB DP, DM signal pairs require series resistors of approximately 27TPS2044, TPS2042,  and SN75240 are Texas Instruments devices. Two TPS2042 devices can be substituted for the TPS2044.\nThe outputs of the TPS204n are open drain. A 10-k pullup is recommended.\n120 µF per hub is the minimum required per the USB specification. However, TI recommends a 100-µF, low ESR,\ntantalum capacitor per port for immunity to voltage droop.OCn Ω\nΩ to ensure proper termination. An optional filter\ncapacitor of about 22 pF is recommended for EMI suppression. This capacitor, if used, must be placed between the hub\nterminal and the series resistor, as per section 7.1.6 of the USB specification.SN75240A\nTPS2044ASN75240A\n3.3 V LDOCD\n100 µFB\n100 µFB\n100 µFB\n100 µFBSN75240A\n16TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedTypical Application (continued)\n9.2.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 2.\nTable 2.Design Parameters\nDESIGN PARAMETERS VALUE\nVCC Supply 3.3-V\nDownstream Ports 4\nPower Management Individual-Port\nClock Source 6-MHz Crystal\nExternal EEPROM No\nPower Source Mode Self-Powered\n9.2.2 Detailed Design Procedure\nInaself-powered configuration, theTUSB2046x can beimplemented forindividual-port power management\nwhen used with theTPS2044 because itiscapable ofsupplying 500mAofcurrent toeach downstream port and\ncanprovide current limiting onaper-port basis. When thehub detects afault onadownstream port, power is\nremoved from only theport with thefault and theremaining ports continue tooperate normally. Self-powered\nhubs arerequired toimplement overcurrent protection andreport overcurrent conditions. The SN75240 transient\nsuppressors reduce inrush current andvoltage spikes onthedata lines.\nFigure 11.TUSB2046x Self-Powered Hub, Individual-Port Power-Management Application\n17TUSB2046B ,TUSB2046I\nwww.ti.com SLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9.2.3 Application Curve\nFigure 12.Downstream Port 1\n10Power Supply Recommendations\n10.1 TUSB2046x Power Supply\nVCCshould beimplemented asasingle power plane.\n•The VCCpins oftheTUSB2046x supply 3.3-V power railtotheI/OoftheTUSB2046x. This power railcanbe\nisolated from allother power rails byaferrite bead toreduce noise.\n•Allpower rails require a10-μFcapacitor or1-μFcapacitors forstability and noise immunity. These bulk\ncapacitors canbeplaced anywhere onthepower rail.The smaller decoupling capacitors should beplaced as\nclose totheTUSB2046x power pins aspossible with anoptimal grouping oftwoofdiffering values perpin.\n10.2 Downstream Port Power\n•The downstream port power, VBUS, must besupplied byasource capable ofsupplying 5Vand upto500\nmA perport. Downstream port power switches can becontrolled bytheTUSB2046x signals. Itisalso\npossible toleave thedownstream port power always enabled.\n•Alarge bulk low-ESR capacitor of22μForlarger isrequired oneach downstream port’sVBUS tolimit in-rush\ncurrent.\n•The ferrite beads ontheVBUS pins ofthedownstream USB port connections arerecommended forboth\nESD andEMI reasons. A0.1-μFcapacitor ontheUSB connector side oftheferrite provides alowimpedance\npath toground forfastrisetime ESD current thatmight have coupled onto theVBUS trace from thecable.\n18TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated11Layout\n11.1 Layout Guidelines\n11.1.1 Placement\n1.A0.1-μFshould beplaced asclose aspossible onVCCpower pin.\n2.The ESD and EMI protection devices (ifused) should also beplaced asclose aspossible totheUSB\nconnector.\n3.Ifacrystal isused, itmust beplaced asclose aspossible totheTUSB2046x ’sXTAL1 andXTAL2 pins.\n4.Place voltage regulators asfaraway aspossible from theTUSB2046x, thecrystal, andthedifferential pairs.\n5.Ingeneral, thelarge bulk capacitors associated with thepower railshould beplaced asclose aspossible to\nthevoltage regulators.\n11.1.2 Differential Pairs\n1.Must bedesigned with adifferential impedance of90Ω±10%.\n2.Route alldifferential pairs onthesame layer adjacent toasolid ground plane.\n3.Donotroute differential pairs over anyplane split.\n4.Adding testpoints willcause impedance discontinuity andwilltherefore negative impact signal performance.\nIftest points areused, they should beplaced inseries and symmetrically. They must notbeplaced ina\nmanner thatcauses stub onthedifferential pair.\n5.Avoid 90-degree turns intrace. The useofbends indifferential traces should bekept toaminimum. When\nbends areused, thenumber ofleftandright bends should beasequal aspossible andtheangle ofthebend\nshould be≥135 degrees. This willminimize any length mismatch causes bythebends and therefore\nminimize theimpact bends have onEMI.\n6.Minimize thetrace lengths ofthedifferential pair traces. The maximum recommended trace length forUSB\n2.0differential pair signals is8inches. Longer trace lengths require very careful routing toassure proper\nsignal integrity.\n7.Match theetch lengths ofthedifferential pairtraces. The USB 2.0differential pairs should notexceed 50mils\nrelative trace length difference.\n8.Minimize theuseofvias inthedifferential pairpaths asmuch aspossible. Ifthisisnotpractical, make sure\nthatthesame viatype andplacement areused forboth signals inapair. Any vias used should beplaced as\nclose aspossible totheTUSB2046x device.\n9.Donotplace power fuses across thedifferential pairtraces.\n11.1.3 Ground\nTIrecommends using only one board ground plane inthedesign. This provides thebest image plane forsignal\ntraces running above theplane. The thermal padoftheTUSB2046x andanyofthevoltage regulators should be\nconnected tothisplane with vias. Anearth orchassis ground isimplemented only near theUSB port connectors\nonadifferent plane forEMI andESD purposes.\n19TUSB2046B ,TUSB2046I\nwww.ti.com SLLS413L –FEBRUARY 2000 –REVISED JUNE 2017\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated11.2 Layout Example\nFigure 13.TUSB2046x Layout Example\n20TUSB2046B ,TUSB2046I\nSLLS413L –FEBRUARY 2000 –REVISED JUNE 2017 www.ti.com\nProduct Folder Links: TUSB2046B TUSB2046ISubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access toorder now.\nTable 3.Related Links\nPARTS PRODUCT FOLDER ORDER NOWTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTUSB2046B Click here Click here Click here Click here Click here\nTUSB2046BI Click here Click here Click here Click here Click here\nTUSB2046I Click here Click here Click here Click here Click here\n12.2 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.3 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTUSB2046BIRHBR ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TUSB\n2046BI\nTUSB2046BIRHBRG4 ACTIVE VQFN RHB 323000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TUSB\n2046BI\nTUSB2046BIRHBT ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TUSB\n2046BI\nTUSB2046BIRHBTG4 ACTIVE VQFN RHB 32250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 85 TUSB\n2046BI\nTUSB2046BVF ACTIVE LQFP VF32250RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TUSB2046B\nTUSB2046BVFG4 ACTIVE LQFP VF32250RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TUSB2046B\nTUSB2046BVFR ACTIVE LQFP VF321000RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TUSB2046B\nTUSB2046BVFRG4 ACTIVE LQFP VF321000RoHS & Green NIPDAU Level-3-260C-168 HR 0 to 70 TUSB2046B\nTUSB2046IBVF ACTIVE LQFP VF32250RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TUSB2046I\nTUSB2046IBVFR ACTIVE LQFP VF321000RoHS & Green NIPDAU Level-3-260C-168 HR -40 to 85 TUSB2046I\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTUSB2046BIRHBR VQFN RHB 323000 330.0 12.4 5.35.31.58.012.0 Q2\nTUSB2046BVFR LQFP VF321000 330.0 16.4 9.69.61.912.016.0 Q2\nTUSB2046IBVFR LQFP VF321000 330.0 16.4 9.69.61.912.016.0 Q2PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTUSB2046BIRHBR VQFN RHB 323000 350.0 350.0 43.0\nTUSB2046BVFR LQFP VF 321000 336.6 336.6 31.8\nTUSB2046IBVFR LQFP VF 321000 336.6 336.6 31.8PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 2\nTRAY\nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nTUSB2046BVF VF LQFP 3225010 x 25 150 315135.9762012.211.111.25\nTUSB2046BVFG4 VF LQFP 3225010 x 25 150 315135.9762012.211.111.25\nTUSB2046IBVF VF LQFP 3225010 x 25 150 315135.9762012.211.111.25PACKAGE MATERIALS INFORMATION\nwww.ti.com 5-Jan-2022\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHB 32\nPLASTIC QUAD FLATPACK - NO LEAD 5 x 5, 0.5 mm pitch\n4224745/A\nwww.ti.comPACKAGE OUTLINE\nC\n32X 0.3\n0.23.45 0.1\n32X 0.50.31 MAX\n(0.2) TYP0.050.00\n28X 0.5\n2X\n3.52X 3.5A5.14.9 B\n5.14.9(0.1)VQFN - 1 mm max height RHB0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4223442/B   08/2019PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n1817\n249 16\n32 25\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CEXPOSEDTHERMAL PAD\n33SYMM\nSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nSEE SIDE WALL\nDETAIL20.000SIDE WALL DETAIL\nOPTIONAL METAL THICKNESS\nwww.ti.comEXAMPLE BOARD LAYOUT\n(1.475)\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND32X (0.25)32X (0.6)\n(0.2) TYP\nVIA28X (0.5)\n(4.8)\n(4.8)(1.475)(3.45)\n(R0.05)\nTYPVQFN - 1 mm max height RHB0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4223442/B   08/2019SYMM\n1\n8\n9 16172425 32\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:18X\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.33\nSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n32X (0.6)\n32X (0.25)\n28X (0.5)\n(4.8)(4.8)4X ( 1.49)\n(0.845)(0.845) (R0.05) TYPVQFN - 1 mm max height RHB0032E\nPLASTIC QUAD FLATPACK - NO LEAD\n4223442/B   08/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  33\nSYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 33:\n75% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM1\n8\n9 16172425 32\nwww.ti.comPACKAGE OUTLINE\nC32X 0.45\n0.25 28X 0.8PIN 1 ID\n(0.13)\nTYP\n0.150.05\n0-74X 5.69.28.8 TYP\n0.750.45B7.26.8\nNOTE 3\nA7.26.8\nNOTE 3\n0.25\nGAGE PLANE1.6 MAX\n(1.4)PLASTIC QUAD FLATPACKLQFP - 1.6 mm max height VF0032A\nPLASTIC QUAD FLATPACK\n4219769/A   04/2019\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. This dimension does not include mold flash, protrusions, or gate burrs.4. Reference JEDEC registration MS-026.PowerPAD is a trademark of Texas Instruments.1\n8\n9 16172425 32\n0.2 C A B\nSEE DETAIL ASEATING PLANE\nA  15DETAIL  A\nTYPICAL0.1 CSCALE  1.700\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MIN\nALL AROUND(8.4)(8.4)\n28X (0.8)32X (1.5)\n32X (0.55)\n(R0.05) TYPLQFP - 1.6 mm max height VF0032A\nPLASTIC QUAD FLATPACK\n4219769/A   04/2019\nNOTES: (continued)\n   5. Publication IPC-7351 may have alternate designs.   6. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\nSYMM32 25\n9 161724 1\n833\nSEE DETAILS\nMETAL\nSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED METALSOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n28X (0.8)32X (1.5)\n32X (0.55)\n(R0.05) TYP\n(8.4)(8.4)LQFP - 1.6 mm max height VF0032A\nPLASTIC QUAD FLATPACK\n4219769/A   04/2019\nNOTES: (continued)\n 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   8. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nSCALE:8XSYMM\nSYMM32 25\n9 161724 1\n833\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TUSB2046IBVF

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): 3.3V (operating range: 3.0V to 3.6V)
- **Current Ratings**: 
  - Maximum current per downstream port: 500 mA (self-powered mode)
  - Maximum current draw from USB 5V line: 100 mA (bus-powered mode)
- **Power Consumption**: 
  - Typical operating current: 40 mA
  - Suspend mode current: 1 µA
- **Operating Temperature Range**: 
  - TUSB2046B: 0°C to 70°C
  - TUSB2046I: -40°C to 85°C
- **Package Type**: 
  - 32-Pin LQFP (Low-Profile Quad Flat Package)
- **Special Features**: 
  - Fully compliant with USB specification as a full-speed hub
  - Integrated USB transceivers
  - Supports both self-powered and bus-powered modes
  - Overcurrent reporting and power switching
  - No firmware programming required due to digital state machine implementation
  - Supports programmable Vendor ID and Product ID with external EEPROM
- **Moisture Sensitive Level (MSL)**: 
  - Level 3 (according to JEDEC J-STD-020E)

#### Description:
The **TUSB2046IBVF** is a 3.3V CMOS USB hub device that provides one upstream port and four downstream ports, compliant with the USB specification as a full-speed hub. It integrates USB transceivers and operates without the need for firmware programming, utilizing a digital state machine for control. The device can be configured for either bus-powered or self-powered operation, making it versatile for various applications.

#### Typical Applications:
- **Computer Systems**: Used as a USB hub to connect multiple peripherals to a single USB port on a computer.
- **Docking Stations**: Facilitates the connection of various devices such as keyboards, mice, printers, and scanners.
- **Peripheral Devices**: Commonly found in devices requiring multiple USB connections, such as external hard drives and USB hubs.

The TUSB2046IBVF is ideal for applications where multiple USB devices need to be connected efficiently, providing both power and data transfer capabilities while ensuring compliance with USB standards.