always @(posedge clk) begin
    if (a == 1'b1 && q == 1'b1)
        q <= 1'b0;
    else if (a == 1'b0 && q == 1'b0)
        q <= 1'b1;
end

endmodule