{
  "author": {
    "email": "brunosmmm@gmail.com",
    "name": "Bruno Morais"
  },
  "data": {
    "scope": "architecture",
    "tags": [
      "file-map",
      "modules",
      "structure"
    ],
    "text": "Module structure and key files:\n\n**abshdl/ (27 files)** - Core HDL IR: module.py, port.py, signal.py, expr.py, assign.py, scope.py, vector.py, const.py, instance.py, interface.py, highlvl.py (24KB - Python HDL DSL), seq.py, ifelse.py, concat.py, macro.py, loop.py, comment.py, generator.py, registers.py, mmap.py, builtin.py, sens.py\n\n**verilog/** - codegen.py (15KB), parser.py (5KB uses TextX), module_grammar.tx\n**vhdl/** - codegen.py (29KB, largest file - auto library headers, type mapping, operator conversion)\n**vcd/ (14+ files)** - parser.py, streaming_parser.py (27KB), compare.py (28KB), tracker.py, event.py (20KB), efficient_storage.py, pattern.py; submodules: mixins/, trigger/, tools/, util/\n**mmap/** - builder.py (18KB), ast.py (11KB, 23+ AST nodes), mmap.tx grammar\n**sim/ (7 files)** - hdl.py (22KB - Python-to-HDL compiler), ports.py (8KB), simulation.py, primitives.py, state.py\n**hdllib/** - aximm.py (AXI slaves), fsm.py, patterns.py; axi/ subdir\n**binutils/** - instruction.py, decoder.py, function.py, passes.py; objdump.tx grammar\n**patterns/** - Pattern class (hex/bin/decimal with don't-care), PatternMatcher (sequential)\n**tools/** - 9 CLI tools: axi_slave_builder, fnboundary, inputgen, mmap_docgen, vcdevts, vcdhier, vcdtracker, vgc, vcdcmp\n**vecgen/** - TextX DSL for test vector generation"
  },
  "entity_id": "know_013231_3e7ckyf1c0a8",
  "lamport_clock": 34,
  "operation_id": "op_20260206_024536_43d3c6bf",
  "operation_type": "knowledge_add",
  "parent_operation": null,
  "timestamp": "2026-02-06T02:45:36.185364+00:00"
}