
@inproceedings{katz:iaccp,
  author    = {Randy H. Katz and
               Susan J. Eggers and
               David A. Wood and
               Charles L. Perkins and
               Robert G. Sheldon},
  editor    = {Thomas F. Gannon and
               Tilak Agerwala and
               Charles V. Freiman},
  title     = {Implementing {A} Cache Consistency Protocol},
  booktitle = {Proceedings of the 12th Annual Symposium on Computer Architecture,
               Boston, MA, USA, June 1985},
  pages     = {276--283},
  publisher = {{IEEE} Computer Society},
  year      = {1985},
  url       = {https://doi.org/10.1145/327070.327237},
  doi       = {10.1145/327070.327237},
  timestamp = {Tue, 31 Aug 2021 17:59:20 +0200},
  biburl    = {https://dblp.org/rec/conf/isca/KatzEWPS85.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{fangfei:sidechannel,
  author={Liu, Fangfei and Yarom, Yuval and Ge, Qian and Heiser, Gernot and Lee, Ruby B.},
  booktitle={2015 IEEE Symposium on Security and Privacy}, 
  title={Last-Level Cache Side-Channel Attacks are Practical}, 
  year={2015},
  volume={},
  number={},
  pages={605-622},
  doi={10.1109/SP.2015.43}
}

@inproceedings{goodman:ucmtrpt,
  author    = {James R. Goodman},
  editor    = {Harold W. Lawson Jr. and
               Tilak Agerwala and
               Hans H. Heilborn and
               Hideo Aiso and
               Lars{-}Erik Thorelli and
               Jean{-}Loup Baer and
               Mario Tokoro},
  title     = {Using Cache Memory to Reduce Processor-Memory Traffic},
  booktitle = {Proceedings of the 10th Annual Symposium on Computer Architecture,
               1983},
  pages     = {124--131},
  publisher = {{ACM}},
  year      = {1983},
  url       = {https://doi.org/10.1145/800046.801647},
  doi       = {10.1145/800046.801647},
  timestamp = {Tue, 13 Jul 2021 10:01:21 +0200},
  biburl    = {https://dblp.org/rec/conf/isca/Goodman83.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{em:dragon,
  author          = {McCreight E.M.},
  title           = {The Dragon Computer System},
  journal         = {Microarchitecture of VLSI Computers},
  volume          = {96},
  year            = {1985}
}

@inproceedings{thacker:firefly,
  author    = {Charles P. Thacker and
               Lawrence C. Stewart},
  editor    = {Randy H. Katz and
               Martin Freeman},
  title     = {Firefly: {A} Multiprocessor Workstation},
  booktitle = {Proceedings of the Second International Conference on Architectural
               Support for Programming Languages and Operating Systems {(ASPLOS}
               II), Palo Alto, California, USA, October 5-8, 1987},
  pages     = {164--172},
  publisher = {{ACM} Press},
  year      = {1987},
  url       = {https://doi.org/10.1145/36206.36199},
  doi       = {10.1145/36206.36199},
  timestamp = {Wed, 07 Jul 2021 13:23:09 +0200},
  biburl    = {https://dblp.org/rec/conf/asplos/ThackerS87.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{owicki:etposcc,
  author    = {Susan S. Owicki and
               Anant Agarwal},
  editor    = {Joel S. Emer and
               John L. Hennessy},
  title     = {Evaluating the Performance of Software Cache Coherence},
  booktitle = {{ASPLOS-III} Proceedings - Third International Conference on Architectural
               Support for Programming Languages and Operating Systems, Boston, Massachusetts,
               USA, April 3-6, 1989},
  pages     = {230--242},
  publisher = {{ACM} Press},
  year      = {1989},
  url       = {https://doi.org/10.1145/70082.68204},
  doi       = {10.1145/70082.68204},
  timestamp = {Wed, 07 Jul 2021 13:23:09 +0200},
  biburl    = {https://dblp.org/rec/conf/asplos/OwickiA89.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{archibald:ccpeuams,
  author    = {James K. Archibald and
               Jean{-}Loup Baer},
  title     = {Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation
               Model},
  journal   = {{ACM} Trans. Comput. Syst.},
  volume    = {4},
  number    = {4},
  pages     = {273--298},
  year      = {1986},
  url       = {https://doi.org/10.1145/6513.6514},
  doi       = {10.1145/6513.6514},
  timestamp = {Wed, 14 Nov 2018 10:49:57 +0100},
  biburl    = {https://dblp.org/rec/journals/tocs/ArchibaldB86.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{cytron:amopc,
  author    = {Ron Cytron and
               Steve Karlovsky and
               Kevin P. McAuliffe},
  title     = {Automatic Management of Programmable Caches},
  booktitle = {Proceedings of the International Conference on Parallel Processing,
               {ICPP} '88, The Pennsylvania State University, University Park, PA,
               USA, August 1988. Volume 2: Software},
  pages     = {229--238},
  publisher = {Pennsylvania State University Press},
  year      = {1988},
  timestamp = {Mon, 15 Jun 2015 19:00:07 +0200},
  biburl    = {https://dblp.org/rec/conf/icpp/CytronKM88.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@techreport{smith:cccwssauoti,
    Author = {Smith, Alan Jay},
    Title = {CPU Cache Consistency with Software Support and Using "One Time Identifiers"},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {1986},
    Month = {Apr},
    URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/1986/5194.html},
    Number = {UCB/CSD-86-290},
}

@inproceedings{agarwal:aeodsfcc,
  author    = {Anant Agarwal and
               Richard Simoni and
               John L. Hennessy and
               Mark Horowitz},
  editor    = {Howard Jay Siegel},
  title     = {An Evaluation of Directory Schemes for Cache Coherence},
  booktitle = {Proceedings of the 15th Annual International Symposium on Computer
               Architecture, Honolulu, Hawaii, USA, May-June 1988},
  pages     = {280--289},
  publisher = {{IEEE} Computer Society},
  year      = {1988},
  url       = {https://doi.org/10.1109/ISCA.1988.5238},
  doi       = {10.1109/ISCA.1988.5238},
  timestamp = {Thu, 08 Jul 2021 16:04:01 +0200},
  biburl    = {https://dblp.org/rec/conf/isca/AgarwalSHH88.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{tang:csdittcms,
  author    = {Calvin K. Tang},
  title     = {Cache system design in the tightly coupled multiprocessor system},
  booktitle = {American Federation of Information Processing Societies: 1976 National
               Computer Conference, 7-10 June 1976, New York, NY, {USA}},
  series    = {{AFIPS} Conference Proceedings},
  volume    = {45},
  pages     = {749--753},
  publisher = {{AFIPS} Press},
  year      = {1976},
  url       = {https://doi.org/10.1145/1499799.1499901},
  doi       = {10.1145/1499799.1499901},
  timestamp = {Wed, 14 Apr 2021 16:50:07 +0200},
  biburl    = {https://dblp.org/rec/conf/afips/Tang76.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{patel:aomwpcm,
  author    = {Janak H. Patel},
  title     = {Analysis of Multiprocessors with Private Cache Memories},
  journal   = {{IEEE} Trans. Computers},
  volume    = {31},
  number    = {4},
  pages     = {296--304},
  year      = {1982},
  url       = {https://doi.org/10.1109/TC.1982.1675995},
  doi       = {10.1109/TC.1982.1675995},
  timestamp = {Sat, 20 May 2017 00:24:31 +0200},
  biburl    = {https://dblp.org/rec/journals/tc/Patel82.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{frank:synapse,
  title = {Tightly coupled multiprocessor system speeds memory-access times},
  author = {Frank, S J},
  url = {https://www.osti.gov/biblio/5211025}, 
  journal = {Electronics; (United States)},
  volume = 1,
  place = {United States},
  year = {1984},
  month = {1}
}

@inproceedings{gupta:schfmccacda,
  author    = {Vishal Gupta and
               Vinod Ganesan and
               Biswabandan Panda},
  title     = {Seclusive Cache Hierarchy for Mitigating Cross-Core Cache and Coherence
               Directory Attacks},
  booktitle = {Design, Automation {\&} Test in Europe Conference {\&} Exhibition,
               {DATE} 2021, Grenoble, France, February 1-5, 2021},
  pages     = {637--640},
  publisher = {{IEEE}},
  year      = {2021},
  url       = {https://doi.org/10.23919/DATE51398.2021.9474168},
  doi       = {10.23919/DATE51398.2021.9474168},
  timestamp = {Wed, 21 Jul 2021 10:05:23 +0200},
  biburl    = {https://dblp.org/rec/conf/date/0006GP21.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{franques:widir,
  author    = {Antonio Franques and
               Apostolos Kokolis and
               Sergi Abadal and
               Vimuth Fernando and
               Sasa Misailovic and
               Josep Torrellas},
  title     = {WiDir: {A} Wireless-Enabled Directory Cache Coherence Protocol},
  booktitle = {{IEEE} International Symposium on High-Performance Computer Architecture,
               {HPCA} 2021, Seoul, South Korea, February 27 - March 3, 2021},
  pages     = {304--317},
  publisher = {{IEEE}},
  year      = {2021},
  url       = {https://doi.org/10.1109/HPCA51647.2021.00034},
  doi       = {10.1109/HPCA51647.2021.00034},
  timestamp = {Tue, 27 Apr 2021 15:04:38 +0200},
  biburl    = {https://dblp.org/rec/conf/hpca/FranquesKAFMT21.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{kao:ghostwriter,
  author    = {Henry Kao and
               Joshua San Miguel and
               Natalie D. Enright Jerger},
  editor    = {Federico Silla and
               Osni Marques},
  title     = {Ghostwriter: {A} Cache Coherence Protocol for Error-Tolerant Applications},
  booktitle = {{ICPP} Workshops 2021: 50th International Conference on Parallel Processing,
               Virtual Event / Lemont (near Chicago), IL, USA, August 9-12, 2021},
  pages     = {12:1--12:10},
  publisher = {{ACM}},
  year      = {2021},
  url       = {https://doi.org/10.1145/3458744.3474045},
  doi       = {10.1145/3458744.3474045},
  timestamp = {Tue, 28 Sep 2021 15:02:24 +0200},
  biburl    = {https://dblp.org/rec/conf/icppw/KaoMJ21.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{kaushik:asatatwclahpupcc,
  author    = {Anirudh Mohan Kaushik and
               Hiren D. Patel},
  title     = {A Systematic Approach to Achieving Tight Worst-Case Latency and High-Performance
               Under Predictable Cache Coherence},
  booktitle = {27th {IEEE} Real-Time and Embedded Technology and Applications Symposium,
               {RTAS} 2021, Nashville, TN, USA, May 18-21, 2021},
  pages     = {105--117},
  publisher = {{IEEE}},
  year      = {2021},
  url       = {https://doi.org/10.1109/RTAS52030.2021.00017},
  doi       = {10.1109/RTAS52030.2021.00017},
  timestamp = {Fri, 09 Jul 2021 14:45:15 +0200},
  biburl    = {https://dblp.org/rec/conf/rtas/KaushikP21.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{wu:ahpfepccpfrtm,
  author    = {Zhuanhao Wu and
               Anirudh Mohan Kaushik and
               Paulos Tegegn and
               Hiren D. Patel},
  title     = {A Hardware Platform for Exploring Predictable Cache Coherence Protocols
               for Real-time Multicores},
  booktitle = {27th {IEEE} Real-Time and Embedded Technology and Applications Symposium,
               {RTAS} 2021, Nashville, TN, USA, May 18-21, 2021},
  pages     = {92--104},
  publisher = {{IEEE}},
  year      = {2021},
  url       = {https://doi.org/10.1109/RTAS52030.2021.00016},
  doi       = {10.1109/RTAS52030.2021.00016},
  timestamp = {Fri, 09 Jul 2021 14:45:15 +0200},
  biburl    = {https://dblp.org/rec/conf/rtas/WuKTP21.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{yudha:asccsficgs,
  author    = {Ardhi Wiratama Baskara Yudha and
               Reza Pulungan and
               Henry Hoffmann and
               Yan Solihin},
  title     = {A Simple Cache Coherence Scheme for Integrated {CPU-GPU} Systems},
  booktitle = {57th {ACM/IEEE} Design Automation Conference, {DAC} 2020, San Francisco,
               CA, USA, July 20-24, 2020},
  pages     = {1--6},
  publisher = {{IEEE}},
  year      = {2020},
  url       = {https://doi.org/10.1109/DAC18072.2020.9218664},
  doi       = {10.1109/DAC18072.2020.9218664},
  timestamp = {Wed, 14 Oct 2020 12:15:11 +0200},
  biburl    = {https://dblp.org/rec/conf/dac/YudhaPHS20.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{ren:hmg,
  author    = {Xiaowei Ren and
               Daniel Lustig and
               Evgeny Bolotin and
               Aamer Jaleel and
               Oreste Villa and
               David W. Nellans},
  title     = {{HMG:} Extending Cache Coherence Protocols Across Modern Hierarchical
               Multi-GPU Systems},
  booktitle = {{IEEE} International Symposium on High Performance Computer Architecture,
               {HPCA} 2020, San Diego, CA, USA, February 22-26, 2020},
  pages     = {582--595},
  publisher = {{IEEE}},
  year      = {2020},
  url       = {https://doi.org/10.1109/HPCA47549.2020.00054},
  doi       = {10.1109/HPCA47549.2020.00054},
  timestamp = {Wed, 29 Apr 2020 10:53:08 +0200},
  biburl    = {https://dblp.org/rec/conf/hpca/RenLBJVN20.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}