<module name="IDMA" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="IDMA0_STAT" acronym="IDMA0_STAT" offset="0x0" width="32" description="IDMA Channel 0 Status Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0" description="Reads return 0s" range="" rwaccess="R"/>
    <bitfield id="PEND" width="1" begin="1" end="1" resetval="0" description="Pending transfer: Set when control registers are written to by the CPU and there is already an active transfer in progress (ACTV = 1) and cleared when the transfer becomes active.PEND = 1: Transfer is pending PEND = 0: No pending transfer" range="" rwaccess="R"/>
    <bitfield id="ACTV" width="1" begin="0" end="0" resetval="0" description="Active transfer: Set when channel 0 begins reading data from the source address and cleared following the last write to the destination address.ACTV = 1: Active transfer ACTV = 0: No active transfer" range="" rwaccess="R"/>
  </register>
  <register id="IDMA0_MASK" acronym="IDMA0_MASK" offset="0x4" width="32" description="IDMA Channel 0 Mask Register">
    <bitfield id="M31" width="1" begin="31" end="31" resetval="0" description="Register Mask bit:M31 = 1: Register access blocked (masked)M31 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M30" width="1" begin="30" end="30" resetval="0" description="Register Mask bit:M30 = 1: Register access blocked (masked)M30 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M29" width="1" begin="29" end="29" resetval="0" description="Register Mask bit:M29 = 1: Register access blocked (masked)M29 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M28" width="1" begin="28" end="28" resetval="0" description="Register Mask bit:M28 = 1: Register access blocked (masked)M28 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M27" width="1" begin="27" end="27" resetval="0" description="Register Mask bit:M27 = 1: Register access blocked (masked)M27 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M26" width="1" begin="26" end="26" resetval="0" description="Register Mask bit:M26 = 1: Register access blocked (masked)M26 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M25" width="1" begin="25" end="25" resetval="0" description="Register Mask bit:M25 = 1: Register access blocked (masked)M25 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M24" width="1" begin="24" end="24" resetval="0" description="Register Mask bit:M24 = 1: Register access blocked (masked)M24 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M23" width="1" begin="23" end="23" resetval="0" description="Register Mask bit:M23 = 1: Register access blocked (masked)M23 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M22" width="1" begin="22" end="22" resetval="0" description="Register Mask bit:M22 = 1: Register access blocked (masked)M22 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M21" width="1" begin="21" end="21" resetval="0" description="Register Mask bit:M21 = 1: Register access blocked (masked)M21 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M20" width="1" begin="20" end="20" resetval="0" description="Register Mask bit:M20 = 1: Register access blocked (masked)M20 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M19" width="1" begin="19" end="19" resetval="0" description="Register Mask bit:M19 = 1: Register access blocked (masked)M19 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M18" width="1" begin="18" end="18" resetval="0" description="Register Mask bit:M18 = 1: Register access blocked (masked)M18 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M17" width="1" begin="17" end="17" resetval="0" description="Register Mask bit:M17 = 1: Register access blocked (masked)M17 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M16" width="1" begin="16" end="16" resetval="0" description="Register Mask bit:M16 = 1: Register access blocked (masked)M16 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M15" width="1" begin="15" end="15" resetval="0" description="Register Mask bit:M15 = 1: Register access blocked (masked)M15 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M14" width="1" begin="14" end="14" resetval="0" description="Register Mask bit:M14 = 1: Register access blocked (masked)M14 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M13" width="1" begin="13" end="13" resetval="0" description="Register Mask bit:M13 = 1: Register access blocked (masked)M13 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M12" width="1" begin="12" end="12" resetval="0" description="Register Mask bit:M12 = 1: Register access blocked (masked)M12 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M11" width="1" begin="11" end="11" resetval="0" description="Register Mask bit:M11 = 1: Register access blocked (masked)M11 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M10" width="1" begin="10" end="10" resetval="0" description="Register Mask bit:M10 = 1: Register access blocked (masked)M10 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M9" width="1" begin="9" end="9" resetval="0" description="Register Mask bit:M9 = 1: Register access blocked (masked)M9 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M8" width="1" begin="8" end="8" resetval="0" description="Register Mask bit:M8 = 1: Register access blocked (masked)M8 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M7" width="1" begin="7" end="7" resetval="0" description="Register Mask bit:M7 = 1: Register access blocked (masked)M7 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M6" width="1" begin="6" end="6" resetval="0" description="Register Mask bit:M6 = 1: Register access blocked (masked)M6 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M5" width="1" begin="5" end="5" resetval="0" description="Register Mask bit:M5 = 1: Register access blocked (masked)M5 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M4" width="1" begin="4" end="4" resetval="0" description="Register Mask bit:M4 = 1: Register access blocked (masked)M4 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M3" width="1" begin="3" end="3" resetval="0" description="Register Mask bit:M3 = 1: Register access blocked (masked)M3 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M2" width="1" begin="2" end="2" resetval="0" description="Register Mask bit:M2 = 1: Register access blocked (masked)M2 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M1" width="1" begin="1" end="1" resetval="0" description="Register Mask bit:M1 = 1: Register access blocked (masked)M1 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
    <bitfield id="M0" width="1" begin="0" end="0" resetval="0" description="Register Mask bit:M0 = 1: Register access blocked (masked)M0 = 0: Register access permitted (not masked)" range="" rwaccess="RW"/>
  </register>
  <register id="IDMA0_SOURCE" acronym="IDMA0_SOURCE" offset="0x8" width="32" description="IDMA Channel 0 Source Address Register">
    <bitfield id="SOURCEADDR" width="27" begin="31" end="5" resetval="0x0000000" description="Source Address: Must point to a 32-byte-aligned (e.g. window-aligned) memory location local to DSP megamodule or to a valid configuration register space." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="IDMA0_DEST" acronym="IDMA0_DEST" offset="0xC" width="32" description="IDMA Channel 0 Destination Address Register">
    <bitfield id="DESTADDR" width="27" begin="31" end="5" resetval="0x0000000" description="Destination Address: Must point to a 32-byte-aligned (e.g. windowaligned) memory location local to DSP megamodule or to a valid configuration register space." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="5" begin="4" end="0" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="IDMA0_COUNT" acronym="IDMA0_COUNT" offset="0x10" width="32" description="IDMA Channel 0 Count Register">
    <bitfield id="Reserved" width="3" begin="31" end="29" resetval="0x0" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="28" end="28" resetval="0" description="CPU interrupt enable INT = 1: Interrupt CPU (IDMA_INT0) on completion INT = 0: Do not interrupt CPU on completion" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="24" begin="27" end="4" resetval="0x000000" description="Write 0s for future compatibility. Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="4" begin="3" end="0" resetval="0x0" description="Window count COUNT = 0000: Transfer to/from one 32-word window COUNT = n: Transfer to/from n+1 32-word windows" range="" rwaccess="RW"/>
  </register>
  <register id="IDMA1_STAT" acronym="IDMA1_STAT" offset="0x100" width="32" description="IDMA Channel 1 Status Register">
    <bitfield id="Reserved" width="30" begin="31" end="2" resetval="0x00000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="R"/>
    <bitfield id="PEND" width="1" begin="1" end="1" resetval="0" description="Pending transfer: Set when control registers are written to by the CPU and there is already an active transfer in progress (ACTV = 1) and cleared when the transfer becomes active.PEND = 1: Transfer is pendingPEND = 0: No pending transfer" range="" rwaccess="R"/>
    <bitfield id="ACTV" width="1" begin="0" end="0" resetval="0" description="Active transfer: Set when channel 1 begins reading data from the source address and cleared following the last write to the destination address.ACTV = 1: Active transferACTV = 0: No active transfer" range="" rwaccess="R"/>
  </register>
  <register id="IDMA1_SOURCE" acronym="IDMA1_SOURCE" offset="0x108" width="32" description="IDMA Channel 1 Source Address Register">
    <bitfield id="SOURCEADDR" width="32" begin="31" end="0" resetval="0x00000000" description="Source Address: Must point to a word-aligned memory location local to GEM. When performing a block fill (IDMA1_COUNT.FILL = 1) the source address is the fill value. Note that when performing a Fill Mode transfer all 32-bits of the SOURCEADDR are writeable and when performing a linear transfer the two LSBs are implemented as 00b." range="" rwaccess="RW"/>
  </register>
  <register id="IDMA1_DEST" acronym="IDMA1_DEST" offset="0x10C" width="32" description="IDMA Channel 1 Destination Address Register">
    <bitfield id="DESTADDR" width="30" begin="31" end="2" resetval="0x00000000" description="Destination Address: Must point to a word-aligned memory location local to DSP megamodule." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x00" description="Reads return 0sWrite 0 for further compaibility" range="" rwaccess="R"/>
  </register>
  <register id="CPUARBE" acronym="CPUARBE" offset="0x200" width="32" description="CPU Arbitration Control">
    <bitfield id="Reserved" width="13" begin="31" end="19" resetval="0x000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRI" width="3" begin="18" end="16" resetval="0x1" description="Priority" range="" rwaccess="RW">
      <bitenum value="0" token="PRI_0" description="Highest priority"/>
      <bitenum value="1" token="PRI_1" description="2nd highest priority"/>
      <bitenum value="2" token="PRI_2" description="3rd highest priority"/>
      <bitenum value="3" token="PRI_3" description="4th highest priority"/>
      <bitenum value="4" token="PRI_4" description="5th highest priority"/>
      <bitenum value="5" token="PRI_5" description="6th highest priority"/>
      <bitenum value="6" token="PRI_6" description="7th highest priority"/>
      <bitenum value="7" token="PRI_7" description="Lowest priority"/>
    </bitfield>
    <bitfield id="Reserved" width="10" begin="15" end="6" resetval="0x000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x10" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="IDMAARBE" acronym="IDMAARBE" offset="0x204" width="32" description="IDMA Arbitration control">
    <bitfield id="Reserved" width="26" begin="31" end="6" resetval="0x0000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x10" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="SDMAARBE" acronym="SDMAARBE" offset="0x208" width="32" description="">
    <bitfield id="Reserved" width="26" begin="31" end="6" resetval="0x000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="MAXWAIT" width="6" begin="5" end="0" resetval="0x01" description="Maximum Wait time (in UMC/EMC cycles)" range="" rwaccess="RW">
      <bitenum value="0" token="MAXWAIT_0" description="Always stalls due to higher priority requestor"/>
      <bitenum value="1" token="MAXWAIT_1" description="Maximum wait of 1 cycles (1/2 = 50% access)"/>
      <bitenum value="2" token="MAXWAIT_2" description="Maximum wait of 2 cycles (1/3 = 33% access)"/>
      <bitenum value="4" token="MAXWAIT_4" description="Maximum wait of 4 cycles (1/5 = 20% access)"/>
      <bitenum value="8" token="MAXWAIT_8" description="Maximum wait of 8 cycles (1/9 = 11% access)"/>
      <bitenum value="16" token="MAXWAIT_16" description="Maximum wait of 16 cycles (1/17 = 6% access)"/>
      <bitenum value="32" token="MAXWAIT_32" description="Maximum wait of 32 cycles (1/33 = 3% access)"/>
    </bitfield>
  </register>
  <register id="MDMAARBE" acronym="MDMAARBE" offset="0x20C" width="32" description="">
    <bitfield id="Reserved" width="13" begin="31" end="19" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="PRI" width="3" begin="18" end="16" resetval="0x7" description="Priority" range="" rwaccess="RW">
      <bitenum value="0" token="PRI_0" description="Highest priority"/>
      <bitenum value="1" token="PRI_1" description="2nd highest priority"/>
      <bitenum value="2" token="PRI_2" description="3rd highest priority"/>
      <bitenum value="3" token="PRI_3" description="4th highest priority"/>
      <bitenum value="4" token="PRI_4" description="5th highest priority"/>
      <bitenum value="5" token="PRI_5" description="6th highest priority"/>
      <bitenum value="6" token="PRI_6" description="7th highest priority"/>
      <bitenum value="7" token="PRI_7" description="Lowest priority"/>
    </bitfield>
    <bitfield id="Reserved" width="16" begin="15" end="0" resetval="0x00000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="ICFGMPFAR" acronym="ICFGMPFAR" offset="0x300" width="32" description="ICFG Memory Protection Fault Address Register">
    <bitfield id="ADDR" width="32" begin="31" end="0" resetval="0x00000000" description="Fault Address" range="" rwaccess="R"/>
  </register>
  <register id="ICFGMPFSR" acronym="ICFGMPFSR" offset="0x304" width="32" description="ICFG Memory Protection Fault Status Register">
    <bitfield id="Reserved" width="16" begin="31" end="16" resetval="0x0000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="R"/>
    <bitfield id="FLTID" width="8" begin="15" end="8" resetval="0x00" description="Faulted ID:VBUS PrivID of faulting requestor. This field is valid only if LE is zero." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="2" begin="7" end="6" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="R"/>
    <bitfield id="ATYP" width="6" begin="5" end="0" resetval="0x00" description="Access type" range="" rwaccess="R"/>
  </register>
  <register id="ICFGMPFCR" acronym="ICFGMPFCR" offset="0x308" width="32" description="ICFG Memory Protection Fault Command Register">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="W"/>
    <bitfield id="MPFCLR" width="1" begin="0" end="0" resetval="0" description="Write 0: No effectWrite 1: Clear fault logged information" range="" rwaccess="W"/>
  </register>
  <register id="IBUSERR" acronym="IBUSERR" offset="0x400" width="32" description="Bus Access Error Register">
    <bitfield id="ERR" width="3" begin="31" end="29" resetval="0x00000" description="Error detected" range="" rwaccess="R">
      <bitenum value="0" token="ERR_0" description="No error"/>
      <bitenum value="1" token="ERR_1" description="MDMA Read Status Error detected"/>
      <bitenum value="2" token="ERR_2" description="MDMA Write Status Error detected"/>
      <bitenum value="3" token="ERR_3" description="CFG Read Status Error detected"/>
      <bitenum value="4" token="ERR_4" description="CFG Write Status Error detected"/>
    </bitfield>
    <bitfield id="Reserved" width="18" begin="28" end="11" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="R"/>
    <bitfield id="XID" width="3" begin="10" end="8" resetval="0x0" description="Transaction IDStores the Transaction ID when an error is detected on the response. Value should match the command id for the access that resulted in an error." range="" rwaccess="R"/>
    <bitfield id="Reserved" width="5" begin="7" end="3" resetval="0x00" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="R"/>
    <bitfield id="STAT" width="3" begin="2" end="0" resetval="0x0" description="Transaction StatusStores the non-zero status/error code that wasdetected on the response to an access" range="" rwaccess="R">
      <bitenum value="0" token="STAT_0" description="Success (should not cause error to be latched), or unrecognized RID/WID (should cause error to be latched)"/>
      <bitenum value="1" token="STAT_1" description="Addressing error"/>
      <bitenum value="2" token="STAT_2" description="Privilege error"/>
      <bitenum value="3" token="STAT_3" description="Timeout error"/>
      <bitenum value="4" token="STAT_4" description="Data error"/>
      <bitenum value="7" token="STAT_7" description="Exclusive-operation failure"/>
    </bitfield>
  </register>
  <register id="IBUSERRCLR" acronym="IBUSERRCLR" offset="0x404" width="32" description="Bus Access Error Clear">
    <bitfield id="Reserved" width="31" begin="31" end="1" resetval="0x00000000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="W"/>
    <bitfield id="CLR" width="1" begin="0" end="0" resetval="0" description="Clear ErrorCLR = 0: Writes of 0 have no effect.CLR = 1: Write of 1 clears all bits in the IBUSERRregister. Once an error is detected, the MDMA Error register must be cleared before additional errors canbe detected/stored." range="" rwaccess="W"/>
  </register>
  <register id="IDMA1_COUNT" acronym="IDMA1_COUNT" offset="0x169E1100" width="32" description="IDMA Channel 0 Count Register">
    <bitfield id="PRI" width="3" begin="31" end="29" resetval="0x0" description="Transfer priority. Used for arbitration between CPU and DMA accesses when there are conflicts.PRI = 111b: Low priorityPRI = 000b: High priority" range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="28" end="28" resetval="0" description="CPU interrupt enableINT = 1: Interrupt CPU (IDMA_INT1) on completionINT = 0: Do not interrupt CPU on completion" range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="11" begin="27" end="17" resetval="0x000" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
    <bitfield id="FILL" width="1" begin="16" end="16" resetval="0" description="Block fill:FILL = 1: Perform a block fill using the Source address field as the fill value to the memory buffer pointed to by the Destination address field.FILL = 0: Block transfer from the source address to the destination address." range="" rwaccess="RW"/>
    <bitfield id="COUNT" width="14" begin="15" end="2" resetval="0x0000" description="16-bit byte count. Must be a multiple of 4 bytes. A transfer count of zero will not transfer any data, but will generate an interrupt if requested in the INT field." range="" rwaccess="RW"/>
    <bitfield id="Reserved" width="2" begin="1" end="0" resetval="0x0" description="Write 0s for future compatibility.Read returns 0." range="" rwaccess="RW"/>
  </register>
</module>
