

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_4_2_x1'
================================================================
* Date:           Sun Sep 18 14:05:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       57|    35889|  0.190 us|  0.120 ms|   57|  35889|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_4_2_x1_loop_1          |       56|    35888|  14 ~ 8972|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_wrapper_4_2_x1_loop_2         |       12|     8970|   2 ~ 1495|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_wrapper_4_2_x1_loop_3       |     1296|     1296|        162|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_wrapper_4_2_x1_loop_4     |      160|      160|         10|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_4_2_x1_loop_5   |        4|        4|          1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_4_2_x1_loop_6       |      196|      196|         98|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_4_2_x1_loop_7     |       96|       96|          6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_4_2_x1_loop_8   |        4|        4|          2|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_4_2_x1_loop_9     |       96|       96|          6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_4_2_x1_loop_10  |        4|        4|          2|          -|          -|     2|        no|
        +---------------------------------------------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      236|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      160|      162|     -|
|Multiplexer          |        -|      -|        -|      304|     -|
|Register             |        -|      -|      319|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      479|      702|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+-----------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |     Memory     |                     Module                    | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |data_split_V_U  |D_drain_IO_L1_out_wrapper_0_2_x1_data_split_V  |        0|   32|   33|    0|     4|   32|     1|          128|
    |local_D_V_U     |D_drain_IO_L1_out_wrapper_0_2_x1_local_D_V     |        0|  128|  129|    0|    32|  128|     1|         4096|
    +----------------+-----------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total           |                                               |        0|  160|  162|    0|    36|  160|     2|         4224|
    +----------------+-----------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln24011_fu_552_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln691_831_fu_382_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_832_fu_350_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_833_fu_411_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_834_fu_435_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_835_fu_524_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_836_fu_506_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_837_fu_542_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_838_fu_494_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_839_fu_530_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_338_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln870_fu_488_p2      |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln878_fu_446_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_728_fu_356_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_729_fu_376_p2  |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_730_fu_388_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_731_fu_482_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_732_fu_429_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_733_fu_518_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_734_fu_500_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_735_fu_562_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_736_fu_536_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_344_p2      |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state14          |        or|   0|  0|   2|           1|           1|
    |ret_fu_370_p2             |        or|   0|  0|   6|           6|           3|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 236|          92|          72|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  81|         17|    1|         17|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_218                                    |   9|          2|    3|          6|
    |c1_V_reg_229                                    |   9|          2|    3|          6|
    |c4_V_reg_282                                    |   9|          2|    3|          6|
    |c5_V_19_reg_294                                 |   9|          2|    5|         10|
    |c5_V_reg_305                                    |   9|          2|    5|         10|
    |c6_V_74_reg_316                                 |   9|          2|    2|          4|
    |c6_V_reg_327                                    |   9|          2|    2|          4|
    |c7_V_reg_240                                    |   9|          2|    4|          8|
    |c8_V_reg_251                                    |   9|          2|    5|         10|
    |data_split_V_address0                           |  26|          5|    2|         10|
    |data_split_V_address1                           |  14|          3|    2|          6|
    |data_split_V_d0                                 |  14|          3|   32|         96|
    |fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_din    |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_2_4_x1159_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_262                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_273                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 304|         65|  337|        867|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+-----+----+-----+-----------+
    |             Name             |  FF | LUT| Bits| Const Bits|
    +------------------------------+-----+----+-----+-----------+
    |add_ln691_831_reg_608         |    4|   0|    4|          0|
    |add_ln691_832_reg_596         |    3|   0|    3|          0|
    |add_ln691_833_reg_626         |    5|   0|    5|          0|
    |add_ln691_836_reg_687         |    5|   0|    5|          0|
    |add_ln691_837_reg_713         |    2|   0|    2|          0|
    |add_ln691_838_reg_679         |    5|   0|    5|          0|
    |add_ln691_839_reg_705         |    2|   0|    2|          0|
    |add_ln691_reg_588             |    3|   0|    3|          0|
    |ap_CS_fsm                     |   16|   0|   16|          0|
    |ap_done_reg                   |    1|   0|    1|          0|
    |c0_V_reg_218                  |    3|   0|    3|          0|
    |c1_V_reg_229                  |    3|   0|    3|          0|
    |c4_V_reg_282                  |    3|   0|    3|          0|
    |c5_V_19_reg_294               |    5|   0|    5|          0|
    |c5_V_reg_305                  |    5|   0|    5|          0|
    |c6_V_74_reg_316               |    2|   0|    2|          0|
    |c6_V_reg_327                  |    2|   0|    2|          0|
    |c7_V_reg_240                  |    4|   0|    4|          0|
    |c8_V_reg_251                  |    5|   0|    5|          0|
    |data_split_V_addr_85_reg_621  |    2|   0|    2|          0|
    |icmp_ln870_reg_675            |    1|   0|    1|          0|
    |icmp_ln890_729_reg_604        |    1|   0|    1|          0|
    |local_D_V_addr_reg_631        |    5|   0|    5|          0|
    |n_V_reg_262                   |    3|   0|    3|          0|
    |p_Val2_s_reg_273              |  128|   0|  128|          0|
    |shl_ln890_reg_692             |    4|   0|    5|          1|
    |tmp_296_reg_639               |   32|   0|   32|          0|
    |tmp_reg_616                   |    1|   0|    1|          0|
    |v2_V_1683_reg_667             |   32|   0|   32|          0|
    |v2_V_reg_662                  |   32|   0|   32|          0|
    +------------------------------+-----+----+-----+-----------+
    |Total                         |  319|   0|  320|          1|
    +------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_4_2_x1|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_4_2_x1|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_4_2_x1|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_4_2_x1|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_4_2_x1|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_4_2_x1|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_4_2_x1|  return value|
|fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_4_3_x1192|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_4_3_x1192|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_4_3_x1192|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_4_2_x1191|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_4_2_x1191|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_4_2_x1191|       pointer|
|fifo_D_drain_PE_2_4_x1159_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_2_4_x1159|       pointer|
|fifo_D_drain_PE_2_4_x1159_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_2_4_x1159|       pointer|
|fifo_D_drain_PE_2_4_x1159_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_2_4_x1159|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

